
---------- Begin Simulation Statistics ----------
simSeconds                                   0.039801                       # Number of seconds simulated (Second)
simTicks                                  39801457944                       # Number of ticks simulated (Tick)
finalTick                                 39801457944                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    188.45                       # Real time elapsed on the host (Second)
hostTickRate                                211204726                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4525108                       # Number of bytes of host memory used (Byte)
simInsts                                     87413858                       # Number of instructions simulated (Count)
simOps                                       97549640                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   463853                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     517636                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         97552594                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data       13507587                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13507587                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13510709                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13510709                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       874279                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          874279                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       874309                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         874309                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data     14381866                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      14381866                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     14385018                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     14385018                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.060790                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.060790                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.060779                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.060779                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       203150                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            203150                       # number of writebacks (Count)
system.cpu.dcache.replacements                 872274                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data         8112                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total         8112                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           13                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           13                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         8125                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         8125                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.001600                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.001600                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.ReadReq.hits::cpu.data      9020940                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9020940                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       687722                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        687722                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data      9708662                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      9708662                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.070836                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.070836                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.hits::cpu.data         3122                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          3122                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           30                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           30                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         3152                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         3152                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.009518                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.009518                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.hits::cpu.data         8125                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         8125                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         8125                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         8125                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.hits::cpu.data           82                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           82                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data         8309                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total         8309                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.accesses::cpu.data         8391                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total         8391                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.990228                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.990228                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data      4486565                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4486565                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       178248                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       178248                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      4664813                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4664813                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.038211                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.038211                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2031.572448                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             14316260                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             872274                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              16.412572                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                1224                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2031.572448                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.991979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.991979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1602                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          428                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           29676858                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          29676858                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     87413858                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      97549640                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     40327211                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses     62009833                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      2254901                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      5301189                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     40327211                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts     62009833                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     51047865                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     23356417                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads    140242976                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites     60590233                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads     15616901                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites     16793666                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads    126321772                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites      6648238                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs     14187738                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      9504365                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      4683373                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles     97552594                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      7592120                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass      2179406      2.23%      2.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     30272565     31.03%     33.27% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult        10468      0.01%     33.28% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv         2277      0.00%     33.28% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd      2099231      2.15%     35.43% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp      1183271      1.21%     36.64% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt      1053323      1.08%     37.72% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult      1048606      1.07%     38.80% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc           10      0.00%     38.80% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv         2107      0.00%     38.80% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc         5908      0.01%     38.81% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     38.81% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd       524988      0.54%     39.35% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     39.35% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu      3792048      3.89%     43.23% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp      1047360      1.07%     44.31% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt       294967      0.30%     44.61% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc       757465      0.78%     45.38% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     45.38% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc     33554432     34.40%     79.78% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift      4717095      4.84%     84.62% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     84.62% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     84.62% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     84.62% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     84.62% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     84.62% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp       524289      0.54%     85.15% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     85.15% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     85.15% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     85.15% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult       295040      0.30%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     85.46% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      9504365      9.74%     95.20% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      4683373      4.80%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     97552594                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       87411111                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          87411111                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      87411111                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         87411111                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         5701                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            5701                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         5701                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           5701                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst     87416812                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      87416812                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     87416812                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     87416812                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000065                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000065                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000065                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000065                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3704                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3704                       # number of writebacks (Count)
system.cpu.icache.replacements                   3704                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     87411111                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        87411111                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         5701                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          5701                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst     87416812                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     87416812                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000065                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000065                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1969.865855                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              9372065                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               3704                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2530.255130                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1969.865855                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.961849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.961849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1997                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           93                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1849                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.975098                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          174839325                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         174839325                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   105                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       408                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    794                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 539252                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    540046                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   794                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                539252                       # number of overall hits (Count)
system.l2.overallHits::total                   540046                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 4907                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               326761                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  331668                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                4907                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              326761                       # number of overall misses (Count)
system.l2.overallMisses::total                 331668                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               5701                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             866013                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                871714                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              5701                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            866013                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               871714                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.860726                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.377317                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.380478                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.860726                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.377317                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.380478                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               164281                       # number of writebacks (Count)
system.l2.writebacks::total                    164281                       # number of writebacks (Count)
system.l2.replacements                         307798                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data         8309                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            8309                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data         8309                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          8309                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             794                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                794                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          4907                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             4907                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         5701                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           5701                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.860726                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.860726                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data                271                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   271                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           177977                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              177977                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data         178248                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            178248                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.998480                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.998480                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data         538981                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            538981                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data       148784                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          148784                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data       687765                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        687765                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.216330                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.216330                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         3704                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3704                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3704                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3704                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       203150                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           203150                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       203150                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       203150                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 30839.062058                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       609007                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     307798                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.978593                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     248.440328                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       703.766860                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     29886.854870                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.007582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.021477                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.912074                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.941133                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   25                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  349                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 8500                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3812                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                20082                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   14388566                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  14388566                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys                0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                             0                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                           nan                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       314048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     20912704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       21226752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       314048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       314048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     10513984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     10513984                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         4907                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       326761                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          331668                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       164281                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         164281                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        7890364                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      525425577                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         533315941                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      7890364                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       7890364                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    264160776                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        264160776                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    264160776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       7890364                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     525425577                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        797476717                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesRead                     0                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1299119613.600000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  1299119613.600000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    32.640001                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  39801457944                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              153691                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        164281                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            141172                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             177977                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            177977                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         153691                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           8309                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp          8309                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       985407                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  985407                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     31740736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 31740736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             339977                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   339977    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               339977                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests         645430                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       305453                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                        0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean            nan                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev           nan                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8                 0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total             0                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu               0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead              0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite             0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                      nan                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                           0                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                     nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads                0                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites               0                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses                   0                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                         0                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts                     0                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts                 0                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                           0                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                          0                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                      0                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts                    0                       # Number of stores executed (Count)
system.switch_cpus.numRate                        nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.committedInsts                   0                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps                     0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                            nan                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                       nan                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                            nan                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                       nan                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups               0                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed               0                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted            0                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted              0                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs                   0                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads                     0                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches                  0                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer                   0                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean           nan                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3                0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.idleRate                 nan                       # Ratio of cycles fetch was idle (Ratio)
system.switch_cpus.fetch.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                     nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles                 0                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles                  0                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles                0                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts              0                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts                0                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts               0                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts             0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents                 0                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents                0                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit                0                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount               0                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst                 0                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst                 0                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                     nan                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout                   nan                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads                   0                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads               0                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores              0                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                        0                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                       0                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp             693466                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       203150                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3704                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           669124                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            178248                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           178248                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           5701                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        687765                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          8309                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         8309                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15106                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2620918                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2636024                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       601920                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     68426432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                69028352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          307798                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  10513984                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1187821                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001977                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.044416                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1185473     99.80%     99.80% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    2348      0.20%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1187821                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  39801457944                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests       1756001                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       875978                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            2347                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         2347                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.130737                       # Number of seconds simulated (Second)
simTicks                                 130736836176                       # Number of ticks simulated (Tick)
finalTick                                170538454872                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   3195.42                       # Real time elapsed on the host (Second)
hostTickRate                                 40913854                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4528180                       # Number of bytes of host memory used (Byte)
simInsts                                    322581382                       # Number of instructions simulated (Count)
simOps                                      372077372                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   100951                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     116441                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data     22110690                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          22110690                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     22110807                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         22110807                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data      9278345                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         9278345                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data      9278366                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        9278366                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 719310918793                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 719310918793                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 719310918793                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 719310918793                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     31389035                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      31389035                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     31389173                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     31389173                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.295592                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.295592                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.295591                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.295591                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 77525.778444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 77525.778444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 77525.602977                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 77525.602977                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      3320243                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        64434                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      51.529363                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       663767                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            663767                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data      5294324                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       5294324                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data      5294324                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      5294324                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data      3984021                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3984021                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data      3984036                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3984036                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data 176874176033                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 176874176033                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data 176876270297                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 176876270297                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.126924                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.126924                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.126924                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.126924                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 44395.894508                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 44395.894508                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 44396.253020                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 44396.253020                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                3984036                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data           18                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           18                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data           18                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           18                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data     21265925                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        21265925                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data      5296476                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       5296476                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 280506411720                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 280506411720                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     26562401                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     26562401                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.199397                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.199397                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 52960.952097                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 52960.952097                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data      1887231                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      1887231                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      3409245                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      3409245                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data 113099454360                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 113099454360                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.128349                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.128349                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 33174.340465                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 33174.340465                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data          117                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           117                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data           21                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           21                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data          138                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          138                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.152174                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.152174                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data           15                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           15                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data      2094264                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      2094264                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.108696                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.108696                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 139617.600000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 139617.600000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data        40940                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total        40940                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data   1358784574                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total   1358784574                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data        40940                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total        40940                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 33189.657401                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 33189.657401                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data        40940                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total        40940                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data   1325377534                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   1325377534                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 32373.657401                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 32373.657401                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data       844765                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         844765                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data      3940929                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      3940929                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data 437445722499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 437445722499                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      4785694                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4785694                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.823481                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.823481                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 111000.660631                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 111000.660631                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data      3407093                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      3407093                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data       533836                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       533836                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data  62449344139                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  62449344139                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.111548                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.111548                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 116982.264476                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 116982.264476                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             26097898                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3984036                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.550618                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     0.823762                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  2047.176238                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.999598                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          123                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          900                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1025                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           66762418                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          66762418                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst     65786384                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          65786384                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     65786384                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         65786384                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          456                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             456                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          456                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            456                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     42131712                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     42131712                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     42131712                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     42131712                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     65786840                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      65786840                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     65786840                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     65786840                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 92394.105263                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 92394.105263                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 92394.105263                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 92394.105263                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          366                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            122                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          356                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               356                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst           94                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            94                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst           94                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           94                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          362                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          362                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          362                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          362                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     35029656                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     35029656                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     35029656                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     35029656                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 96767.005525                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 96767.005525                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 96767.005525                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 96767.005525                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    356                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     65786384                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        65786384                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          456                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           456                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     42131712                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     42131712                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     65786840                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     65786840                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 92394.105263                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 92394.105263                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst           94                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           94                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          362                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          362                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     35029656                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     35029656                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 96767.005525                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 96767.005525                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          2002.454351                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             11997613                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                356                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           33701.160112                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1821.707548                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   180.746803                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.889506                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.088255                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.977761                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2003                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1990                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.978027                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          131574042                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         131574042                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 130736836176                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    85                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       408                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst             62                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data        2692019                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   2692081                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst            62                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data       2692019                       # number of overall hits (Count)
system.l2.overallHits::total                  2692081                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst          300                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data      1251068                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1251368                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst          300                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data      1251068                       # number of overall misses (Count)
system.l2.overallMisses::total                1251368                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     33985584                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data 147642949034                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       147676934618                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     33985584                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data 147642949034                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      147676934618                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst          362                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data      3943087                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               3943449                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          362                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data      3943087                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              3943449                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.828729                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.317281                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.317328                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.828729                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.317281                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.317328                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 113285.280000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 118013.528468                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    118012.394929                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 113285.280000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 118013.528468                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   118012.394929                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               574108                       # number of writebacks (Count)
system.l2.writebacks::total                    574108                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst          300                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data      1251068                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1251368                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          300                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data      1251068                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1251368                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     31473144                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data 137191443690                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   137222916834                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     31473144                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data 137191443690                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  137222916834                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.828729                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.317281                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.317328                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.828729                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.317281                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.317328                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 104910.480000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 109659.461908                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 109658.323398                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 104910.480000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 109659.461908                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 109658.323398                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1292664                       # number of replacements (Count)
system.l2.InvalidateReq.misses::switch_cpus.data        40949                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total           40949                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data        40949                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         40949                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data        40949                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total        40949                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data    879086798                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total    879086798                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 21467.845320                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 21467.845320                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst           62                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 62                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          300                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              300                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     33985584                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     33985584                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          362                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            362                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.828729                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.828729                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 113285.280000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 113285.280000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          300                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          300                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     31473144                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     31473144                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.828729                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.828729                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 104910.480000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 104910.480000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data          708                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   708                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data       533119                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              533119                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data  61780367352                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    61780367352                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data       533827                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            533827                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.998674                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.998674                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 115884.759973                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 115884.759973                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data       533119                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          533119                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data  57328776056                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  57328776056                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.998674                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.998674                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 107534.670601                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 107534.670601                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data      2691311                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           2691311                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data       717949                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          717949                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data  85862581682                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  85862581682                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data      3409260                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3409260                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.210588                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.210588                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 119594.263216                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 119594.263216                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data       717949                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       717949                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data  79862667634                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  79862667634                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.210588                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.210588                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 111237.243361                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 111237.243361                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          356                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              356                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          356                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          356                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       663767                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           663767                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       663767                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       663767                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        32768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      7926287                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1292664                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.131746                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     449.851960                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         1.680767                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data       210.595794                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst    18.686645                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 32087.184834                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.013728                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000051                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.006427                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.000570                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.979223                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   57                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3829                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 9640                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                19242                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   65042984                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  65042984                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1148216.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       600.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples   2502116.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.004628342776                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        70029                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        70029                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3953573                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1080946                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1251368                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     574108                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2502736                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1148216                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     20                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       6.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                     17098                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5               2502736                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5              1148216                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  450842                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  615587                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  557429                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  442047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  232558                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  183200                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   10493                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   10493                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1249                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  13394                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  27243                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  44402                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  57260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  65219                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  74006                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  78048                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  78129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  78552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  79101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  79729                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  80607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  77188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  76860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  83770                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  85318                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  41245                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   3545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    786                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                   9944                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   9903                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        70029                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.738223                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    216.319232                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         69866     99.77%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023           51      0.07%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535           19      0.03%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047           12      0.02%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            6      0.01%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071           15      0.02%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583           16      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4608-5119            4      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655            4      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6656-7167           17      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679            4      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9728-10239           10      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10752-11263            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         70029                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        70029                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.395993                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.100123                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     33.642826                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::0-63          70021     99.99%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-127            3      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::3904-3967            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::3968-4031            4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         70029                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                80087552                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             36742912                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              612585973.03199899                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              281044830.78155655                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  130736764776                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      71617.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        19200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data     80067712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     36742240                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 146859.910042129661                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 612434217.791622161865                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 281039690.684705078602                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          600                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data      2502136                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1148216                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     37334412                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 168820329456                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3099317953456                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     62224.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     67470.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2699246.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        19200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data     80068352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       80087552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        19200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        19200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     36742912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     36742912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst          300                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data      1251068                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1251368                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       574108                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         574108                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst       146860                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    612439113                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         612585973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst       146860                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        146860                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    281044831                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        281044831                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    281044831                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst       146860                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    612439113                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        893630804                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2502716                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1148195                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       308258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       317122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       307448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       317518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       307662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       317754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       308908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       318046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       144677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       142856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       143210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       143412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       143428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       143284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       143906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       143422                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            118803343868                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           12513580000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       168857663868                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                47469.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           67469.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2135731                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1062918                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            85.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.57                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       452257                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   258.323564                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   207.720437                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   163.712553                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-63         4220      0.93%      0.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127        58743     12.99%     13.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191        66139     14.62%     28.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255       171822     37.99%     66.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319        14284      3.16%     69.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383         5895      1.30%     71.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447         7436      1.64%     72.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511        10044      2.22%     74.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575       113674     25.13%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       452257                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              80086912                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           36742240                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              612.581078                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              281.039691                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   13.96                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.39                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       807287670                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    425483385.600083                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     2943194016                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1074710520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy    814309860                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 3372983473.500000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1787649470.399903                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  11225618395.500929                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower    85.864235                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  50017886252                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4378010000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  76340939924                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              718249                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        574108                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            717973                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             533119                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            533119                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         718249                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          40949                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      3835766                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3835766                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    116830464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                116830464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1292317                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1292317    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1292317                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          6162931896                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6529114044                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2601496                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1309179                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                320433422                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded               280233082                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded              124                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued              279202936                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued           4133                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined      5705866                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined      5642132                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples    320388276                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       0.871452                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      1.035927                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0         175651531     54.82%     54.82% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1          26170321      8.17%     62.99% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2         106251708     33.16%     96.16% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3           8744271      2.73%     98.89% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4           3556158      1.11%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5             13968      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6               319      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            6                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total     320388276                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu           38037      0.06%      0.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              8      0.00%      0.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%      0.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp         19293      0.03%      0.08% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt         35832      0.05%      0.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%      0.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%      0.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%      0.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%      0.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%      0.13% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd         336344      0.49%      0.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%      0.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu             13      0.00%      0.62% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp          19185      0.03%      0.65% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt          34689      0.05%      0.70% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc        168784      0.24%      0.94% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%      0.94% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc     42592518     61.67%     62.61% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift      5334222      7.72%     70.33% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     70.33% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     70.33% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     70.33% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     70.33% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     70.33% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     70.33% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     70.33% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     70.33% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     70.33% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult        47406      0.07%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     70.40% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead       18515869     26.81%     97.21% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite       1928433      2.79%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass     10732800      3.84%      3.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu     30530775     10.93%     14.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult         2799      0.00%     14.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv            5      0.00%     14.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd        10244      0.00%     14.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp      1087065      0.39%     15.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt        23178      0.01%     15.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult           49      0.00%     15.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc           26      0.00%     15.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv        10380      0.00%     15.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc        22159      0.01%     15.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     15.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd      2624204      0.94%     16.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     16.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu       660736      0.24%     16.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp      2621445      0.94%     17.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt      1474695      0.53%     17.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc      3781296      1.35%     19.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     19.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc    167772160     60.09%     79.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift     21093437      7.55%     86.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     86.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     86.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     86.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp      2621445      0.94%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult      1475200      0.53%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     88.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead     26925712      9.64%     97.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      5733126      2.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total    279202936                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 0.871329                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                    69070633                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.247385                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        393956202                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        40305410                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     35712221                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads        553912712                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites       245633774                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses    242403703                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            37646950                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses           299893819                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                 278272307                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts              26648796                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts            930629                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                         211                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                   32215415                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                7468628                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts              5566619                       # Number of stores executed (Count)
system.switch_cpus.numRate                   0.868425                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                     372                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   45146                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts           235167201                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps             274527338                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       1.362577                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  1.362577                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       0.733903                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  0.733903                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads           67444327                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites          19717751                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads          854960818                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads            22236002                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites           23179998                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads         477790048                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites          6943845                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads     26844401                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores      5765914                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads          140                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores          115                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups         8929820                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted      8865083                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect       380645                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups      7958404                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates       167782                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits         7956493                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.999760                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed            5680                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups          335                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits          176                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses          159                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted           49                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts      5449073                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls           96                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts       379945                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples    319582004                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.859021                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.907960                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0    233272646     72.99%     72.99% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1     12994773      4.07%     77.06% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2     49299117     15.43%     92.49% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3      3832339      1.20%     93.68% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4       677641      0.21%     93.90% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5       305244      0.10%     93.99% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6      1625205      0.51%     94.50% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7      3150851      0.99%     95.49% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8     14424188      4.51%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total    319582004                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted    235167362                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted      274527499                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs            30904389                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads              26077755                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches            6665340                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions    241536106                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer            52423768                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls          4693                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass     10732800      3.91%      3.91% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu     28146070     10.25%     14.16% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult         2745      0.00%     14.16% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv            5      0.00%     14.16% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd        10240      0.00%     14.17% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp       673290      0.25%     14.41% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt        23135      0.01%     14.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult           40      0.00%     14.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc           20      0.00%     14.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv        10370      0.00%     14.42% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc        22035      0.01%     14.43% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     14.43% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd      2624000      0.96%     15.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     15.39% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu       660725      0.24%     15.63% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp      2621445      0.95%     16.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt      1474695      0.54%     17.12% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc      3781170      1.38%     18.50% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     18.50% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc    167772160     61.11%     79.61% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift     20971520      7.64%     87.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     87.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     87.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp      2621445      0.95%     88.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     88.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     88.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.21% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult      1475200      0.54%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead     26077755      9.50%     98.24% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      4826634      1.76%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total    274527499                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples     14424188                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles         63376162                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles     126318592                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles         127141107                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles       3172283                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         380130                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved      7733977                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred           731                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts      281674921                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts        821843                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles     66049084                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts              244204918                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches             8929820                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches      7962349                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles             253958336                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles          761660                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines          65786840                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes         56828                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples    320388276                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      0.885200                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     1.225205                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0        187834466     58.63%     58.63% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1         54639032     17.05%     75.68% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2          4775820      1.49%     77.17% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3         73138958     22.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total    320388276                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.027868                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                0.762108                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            380130                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles             442060                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles         48211298                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts      280233417                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts         26844401                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts         5765914                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts           124                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents               160                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents         48211182                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents          116                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect       225352                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect       179665                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts       405017                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit        278116268                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount       278115924                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst          51916702                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst          92434462                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.867937                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.561660                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads                 371                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads          766646                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation          116                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores         939280                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads           57                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache          55620                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples     26077624                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     30.314376                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    89.689640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9       20807015     79.79%     79.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19        63216      0.24%     80.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29      2677541     10.27%     90.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39        24825      0.10%     90.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49        61540      0.24%     90.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59        18723      0.07%     90.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69          817      0.00%     90.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79        76933      0.30%     91.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89         6946      0.03%     91.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99         3506      0.01%     91.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109         1222      0.00%     91.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119         2451      0.01%     91.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129         4933      0.02%     91.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139       164628      0.63%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149       207544      0.80%     92.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159         8339      0.03%     92.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169       185968      0.71%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179       171215      0.66%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189       622806      2.39%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199        16530      0.06%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209        21986      0.08%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219        13438      0.05%     96.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229        73036      0.28%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239         9209      0.04%     96.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249         5718      0.02%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259        25201      0.10%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269         5890      0.02%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279        50498      0.19%     97.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289       215933      0.83%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299       136949      0.53%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows       393068      1.51%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         1562                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total     26077624                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         380130                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         65668001                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles        80382262                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles        70975                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles         127661968                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles      46224938                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts      280874100                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.squashedInsts        179902                       # Number of squashed instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents       1237021                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents              8                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents          16661                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents       43931195                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.fullRegistersEvents           18                       # Number of times there has been no free registers (Count)
system.switch_cpus.rename.renamedOperands    311609068                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups          1174331348                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups         69150776                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups        605540767                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps     302024096                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps          9584968                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing            1373                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing          125                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           6773949                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                585133283                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               560759436                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts        235167201                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          274527338                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp            3409622                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1237875                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          356                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          4038825                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            533827                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           533827                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            362                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3409260                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         40949                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        40949                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1080                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11952108                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               11953188                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    294838656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               294884608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1292664                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  36742912                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           5277134                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000110                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.010510                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 5276551     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     583      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             5277134                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 130736996928                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3794716333                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            443495                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        4843045680                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       7971285                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3986815                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             583                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          583                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000150                       # Number of seconds simulated (Second)
simTicks                                    149830656                       # Number of ticks simulated (Tick)
finalTick                                170688285528                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      6.14                       # Real time elapsed on the host (Second)
hostTickRate                                 24400691                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4528688                       # Number of bytes of host memory used (Byte)
simInsts                                    322732757                       # Number of instructions simulated (Count)
simOps                                      372259365                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 52549714                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   60611583                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data        59585                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             59585                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data        59705                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            59705                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data         1755                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            1755                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data         1766                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           1766                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data    160029017                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    160029017                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data    160029017                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    160029017                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data        61340                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         61340                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data        61471                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        61471                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.028611                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.028611                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.028729                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.028729                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 91184.625071                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 91184.625071                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 90616.657418                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 90616.657418                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2860                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           32                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      89.375000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          811                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               811                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data          926                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           926                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data          926                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          926                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data          829                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          829                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data          839                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          839                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data     81391511                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     81391511                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data     82607351                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     82607351                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.013515                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.013515                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.013649                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.013649                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 98180.351025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 98180.351025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 98459.297974                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 98459.297974                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    840                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::switch_cpus.data          762                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          762                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::switch_cpus.data            7                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            7                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::switch_cpus.data       569976                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       569976                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::switch_cpus.data          769                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          769                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::switch_cpus.data     0.009103                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.009103                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::switch_cpus.data 81425.142857                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 81425.142857                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::switch_cpus.data            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            3                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            4                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::switch_cpus.data       412896                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       412896                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::switch_cpus.data     0.005202                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.005202                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus.data       103224                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       103224                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::switch_cpus.data        33467                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           33467                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data         1218                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1218                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data    114721848                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    114721848                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data        34685                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        34685                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.035116                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.035116                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 94188.709360                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 94188.709360                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data          509                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          509                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data          709                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          709                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data     71207832                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     71207832                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.020441                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.020441                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 100434.177715                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 100434.177715                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data          120                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           120                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data           11                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           11                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data          131                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          131                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.083969                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.083969                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data           10                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           10                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data      1215840                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1215840                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.076336                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.076336                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data       121584                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total       121584                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::switch_cpus.data          729                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          729                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::switch_cpus.data          729                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          729                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.hits::switch_cpus.data            1                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total            1                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data            5                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total            5                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data       146471                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total       146471                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data            6                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total            6                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data     0.833333                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.833333                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 29294.200000                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 29294.200000                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data            5                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total            5                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data       142391                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total       142391                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data     0.833333                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.833333                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 28478.200000                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 28478.200000                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data        26117                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          26117                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data          532                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          532                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data     45160698                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     45160698                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data        26649                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        26649                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.019963                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.019963                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 84888.530075                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 84888.530075                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data          417                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          417                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data          115                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          115                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data     10041288                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     10041288                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.004315                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004315                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 87315.547826                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 87315.547826                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               144131                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               2888                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              49.906856                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          446                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1548                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             126778                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            126778                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst        62451                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             62451                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst        62451                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            62451                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          733                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             733                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          733                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            733                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     64391784                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     64391784                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     64391784                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     64391784                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst        63184                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         63184                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst        63184                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        63184                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.011601                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.011601                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.011601                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.011601                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 87846.908595                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 87846.908595                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 87846.908595                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 87846.908595                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1026                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     146.571429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          591                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               591                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst          130                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           130                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst          130                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          130                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          603                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          603                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          603                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          603                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     55092240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     55092240                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     55092240                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     55092240                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.009544                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.009544                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.009544                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.009544                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 91363.582090                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 91363.582090                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 91363.582090                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 91363.582090                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    591                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst        62451                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           62451                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          733                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           733                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     64391784                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     64391784                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst        63184                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        63184                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.011601                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.011601                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 87846.908595                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 87846.908595                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst          130                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          130                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          603                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          603                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     55092240                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     55092240                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.009544                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.009544                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 91363.582090                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 91363.582090                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          2005.844798                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            131897175                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2605                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           50632.312860                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1606.473264                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   399.371535                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.784411                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.195006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.979416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2011                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          240                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          169                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1540                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.981934                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             126970                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            126970                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    22                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       408                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst            126                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data             75                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       201                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst           126                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data            75                       # number of overall hits (Count)
system.l2.overallHits::total                      201                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst          474                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data          759                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    1233                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst          474                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data          759                       # number of overall misses (Count)
system.l2.overallMisses::total                   1233                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     53261952                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data     81143448                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          134405400                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     53261952                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data     81143448                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         134405400                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst          600                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data          834                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                  1434                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          600                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data          834                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                 1434                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.790000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.910072                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.859833                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.790000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.910072                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.859833                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 112366.987342                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 106908.363636                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    109006.812652                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 112366.987342                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 106908.363636                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   109006.812652                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1075                       # number of writebacks (Count)
system.l2.writebacks::total                      1075                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst          474                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data          759                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                1233                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          474                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data          759                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               1233                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     49304272                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data     74791600                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      124095872                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     49304272                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data     74791600                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     124095872                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.790000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.910072                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.859833                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.790000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.910072                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.859833                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 104017.451477                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 98539.657444                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 100645.476075                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 104017.451477                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 98539.657444                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 100645.476075                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           1681                       # number of replacements (Count)
system.l2.InvalidateReq.misses::switch_cpus.data            6                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               6                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data            6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data            6                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            6                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data       108560                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       108560                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 18093.333333                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18093.333333                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst          126                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                126                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          474                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              474                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     53261952                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     53261952                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          600                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            600                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.790000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.790000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 112366.987342                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 112366.987342                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          474                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          474                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     49304272                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     49304272                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.790000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.790000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 104017.451477                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 104017.451477                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data           20                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    20                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data           91                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  91                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data      9671232                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        9671232                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data          111                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               111                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.819820                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.819820                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 106277.274725                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 106277.274725                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data           91                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              91                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data      8908920                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      8908920                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.819820                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.819820                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 97900.219780                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 97900.219780                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data           55                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                55                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data          668                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             668                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data     71472216                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     71472216                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data          723                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           723                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.923928                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.923928                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 106994.335329                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 106994.335329                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data          668                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          668                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data     65882680                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     65882680                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.923928                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.923928                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 98626.766467                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 98626.766467                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::switch_cpus.data            3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::switch_cpus.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks          591                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              591                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          591                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          591                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          811                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              811                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          811                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          811                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        32768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1143095                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      34449                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      33.182240                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     276.125739                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst   274.727858                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 32217.146403                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.008427                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.008384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.983189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  158                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  862                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1262                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                12837                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                17649                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      24673                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     24673                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      2150.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples      1518.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000025281824                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          126                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          126                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                4406                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               2027                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1232                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1075                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2464                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     2150                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                  2464                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                 2150                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     806                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     823                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     286                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     279                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     110                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     101                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    118                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    134                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          126                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      19.523810                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     18.235929                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      7.654243                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6-7               1      0.79%      0.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-9               4      3.17%      3.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10-11             4      3.17%      7.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13             9      7.14%     14.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15            17     13.49%     27.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17            13     10.32%     38.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19            27     21.43%     59.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21            12      9.52%     69.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23            11      8.73%     77.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25             7      5.56%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27             5      3.97%     87.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29             2      1.59%     88.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31             1      0.79%     89.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33             5      3.97%     93.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35             2      1.59%     95.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37             1      0.79%     96.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39             2      1.59%     97.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-41             2      1.59%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-57             1      0.79%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           126                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          126                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.924082                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.715809                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               83     65.87%     65.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      1.59%     67.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               25     19.84%     87.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                4      3.17%     90.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                6      4.76%     95.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                3      2.38%     97.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.79%     98.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.79%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      0.79%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           126                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   78848                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                68800                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              526247445.64957386                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              459185068.24130839                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                     149796792                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      64931.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        30272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data        48576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        68544                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 202041430.026175677776                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 324206015.623398184776                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 457476472.638549983501                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data         1518                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         2150                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     58915136                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data     85764760                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   3662737564                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     62278.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     56498.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1703598.87                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        30272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data        48576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          78848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        30272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        30272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        68800                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        68800                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst          473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data          759                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1232                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1075                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1075                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst    202041430                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    324206016                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         526247446                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst    202041430                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     202041430                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    459185068                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        459185068                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    459185068                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst    202041430                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    324206016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        985432514                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 2464                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                2142                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          220                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          323                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                95399896                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              12320000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          144679896                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                38717.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           58717.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1825                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1645                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            74.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           76.80                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1137                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   129.576077                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   101.609301                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   105.839600                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-63           48      4.22%      4.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-127          591     51.98%     56.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-191          231     20.32%     76.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::192-255          104      9.15%     85.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-319           65      5.72%     91.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::320-383           36      3.17%     94.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-447           22      1.93%     96.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::448-511           12      1.06%     97.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-575           28      2.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1137                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 78848                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              68544                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              526.247446                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              457.476473                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   15.37                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.22                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.15                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               75.34                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         2027760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1069689.600000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        2897664                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       2004912                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy       943020                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy      6453207                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 146512.800000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  15542765.400000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   103.735549                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      2932284                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      5070000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    141828372                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1141                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1075                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               606                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 91                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                91                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1141                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              6                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         4151                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    4151                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       147648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   147648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1238                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1238    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1238                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             8784968                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            6360164                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2919                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1681                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                   367232                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                  198659                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded              813                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued                 195475                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued            459                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined        17480                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined        10233                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples       295435                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       0.661651                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      0.979506                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0            184899     62.59%     62.59% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1             47408     16.05%     78.63% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2             43222     14.63%     93.26% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3             18001      6.09%     99.36% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4              1905      0.64%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            4                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total        295435                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu           12487     35.12%     35.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult            335      0.94%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%     36.06% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp             37      0.10%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     36.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead           8918     25.08%     61.25% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite         13778     38.75%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass           49      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu       127598     65.28%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult          781      0.40%     65.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv           88      0.05%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            3      0.00%     65.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp           33      0.02%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            3      0.00%     65.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult           12      0.01%     65.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            1      0.00%     65.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            4      0.00%     65.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc          399      0.20%     65.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            1      0.00%     65.98% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd          104      0.05%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu          183      0.09%     66.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp          166      0.08%     66.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            8      0.00%     66.21% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc          177      0.09%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.31% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead        37082     18.97%     85.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite        28783     14.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total       195475                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 0.532293                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                       35555                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.181890                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads           718137                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites          214935                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses       189471                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads             4262                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites            2042                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses         1822                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses              228636                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                2345                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                    192821                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts                 36322                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts              2654                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                         200                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                      64715                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches                  33748                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts                28393                       # Number of stores executed (Count)
system.switch_cpus.numRate                   0.525066                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                     434                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   71797                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts              151375                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps                181993                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       2.425975                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  2.425975                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       0.412205                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  0.412205                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads             209210                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites            127575                       # Number of integer regfile writes (Count)
system.switch_cpus.vecRegfileReads               3093                       # number of vector regfile reads (Count)
system.switch_cpus.ccRegfileReads               45848                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites              45096                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads             25489                       # number of misc regfile reads (Count)
system.switch_cpus.miscRegfileWrites             2996                       # number of misc regfile writes (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads        37357                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores        29259                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads          421                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores          177                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups           41237                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted        28779                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect         2988                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups        14619                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates         2498                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits           12168                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.832341                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed            4364                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect           25                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups         1003                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits          601                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses          402                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted          272                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts        15010                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls          751                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts         2223                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples       292130                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.623363                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.345697                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0       209050     71.56%     71.56% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1        39764     13.61%     85.17% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2        21662      7.42%     92.59% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3         7514      2.57%     95.16% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4         6250      2.14%     97.30% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5         2580      0.88%     98.18% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6         1380      0.47%     98.65% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7         1147      0.39%     99.05% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8         2783      0.95%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total       292130                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted       151485                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted         182103                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs               61178                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads                 33812                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                 991                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches              31917                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions         1770                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer              167279                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls          3568                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass           45      0.02%      0.02% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu       118982     65.34%     65.36% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult          776      0.43%     65.79% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv           84      0.05%     65.83% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     65.84% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp           33      0.02%     65.85% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            3      0.00%     65.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult           12      0.01%     65.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            1      0.00%     65.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            4      0.00%     65.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc          388      0.21%     66.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            1      0.00%     66.08% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd          104      0.06%     66.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.14% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu          163      0.09%     66.23% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp          150      0.08%     66.31% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            8      0.00%     66.31% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc          168      0.09%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead        33812     18.57%     84.97% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite        27366     15.03%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total       182103                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples         2783                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles            62340                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles        139215                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles             87067                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles          4550                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles           2263                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved        12282                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred           787                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts         208390                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts          8241                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles        79870                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts                 192704                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches               41237                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches        17133                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles                212483                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles            6056                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines             63185                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes          1153                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples       295435                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      0.780520                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     1.184204                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0           190721     64.56%     64.56% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1            34800     11.78%     76.34% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2            13949      4.72%     81.06% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3            55965     18.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            3                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total       295435                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.112291                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                0.524747                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles              2263                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles               1042                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles             2514                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts         199672                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts            37357                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts           29259                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts           813                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents                 0                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents             2515                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents           26                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect          305                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect         2023                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts         2328                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit           191589                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount          191293                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst             85829                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst            142320                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.520905                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.603071                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads                 469                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads            3545                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation           26                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores           1893                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads          237                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache             25                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples        33685                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     11.613804                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    49.085792                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9          32542     96.61%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19           76      0.23%     96.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29           76      0.23%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39            4      0.01%     97.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49            5      0.01%     97.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59            2      0.01%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69            4      0.01%     97.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79            3      0.01%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89            4      0.01%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99            5      0.01%     97.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109           13      0.04%     97.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119            9      0.03%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129            2      0.01%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139            1      0.00%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149            2      0.01%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159            3      0.01%     97.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169            9      0.03%     97.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179           25      0.07%     97.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189          340      1.01%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199           20      0.06%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209           20      0.06%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219            9      0.03%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229          102      0.30%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239           13      0.04%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249            5      0.01%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259           14      0.04%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269           18      0.05%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279          140      0.42%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289            9      0.03%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299           27      0.08%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows          183      0.54%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         1096                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total        33685                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 4                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 4                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            4                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            4                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            4                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles           2263                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles            69845                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles           35362                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles        89882                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles             84096                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles         13987                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts         202341                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.squashedInsts          2642                       # Number of squashed instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents          1323                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.LQFullEvents           2265                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents           7795                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.fullRegistersEvents           12                       # Number of times there has been no free registers (Count)
system.switch_cpus.rename.renamedOperands       200472                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups              294853                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups           219285                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups             2022                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps        179675                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps            20801                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing            1845                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing          822                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts              9231                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                   486187                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                  397553                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts           151375                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps             181993                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp               1325                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         1886                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          591                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              635                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                3                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               111                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              111                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            603                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           723                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             6                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            6                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1793                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         2526                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   4319                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        76160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       105280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                  181440                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            1684                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     68992                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              3127                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002239                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.047268                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    3120     99.78%     99.78% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       7      0.22%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                3127                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    149830656                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy            2317848                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            736848                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy           1024488                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          2877                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         1435                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
