ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Nov 01, 2022 at 20:29:35 CST
ncverilog
	Lab4_Mealy.v
	Mealy_t.v
	+access+r
Recompiling... reason: file './Lab4_Mealy.v' is newer than expected.
	expected: Tue Nov  1 20:20:07 2022
	actual:   Tue Nov  1 20:27:58 2022
file: Lab4_Mealy.v
	module worklib.Mealy:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Mealy:v <0x0a1febdd>
			streams:   3, words:  2367
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               6       6
		Scalar wires:            4       -
		Vectored wires:          1       -
		Always blocks:           3       3
		Initial blocks:          5       5
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Mealy_t:v
Loading snapshot worklib.Mealy_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 125 NS + 0
./Mealy_t.v:51     @ (negedge clk) $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Nov 01, 2022 at 20:29:42 CST  (total: 00:00:07)
