5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd generate3.1.vcd -o generate3.1.cdd -v generate3.1.v
3 0 $root $root NA 0 0
3 0 main main generate3.1.v 1 27
2 1 22 7000a 1 0 20004 0 0 1 4 0
2 2 22 10003 0 1 400 0 0 a.x
2 3 22 1000a 1 37 1006 1 2
2 4 23 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 23 20003 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 6 23 10003 2 2c 2000a 4 5 32 2 aa aa aa aa aa aa aa aa
2 7 24 7000a 1 0 20008 0 0 1 4 1
2 8 24 10003 0 1 400 0 0 a.x
2 9 24 1000a 1 37 a 7 8
1 mod 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
4 9 0 0
4 6 9 0
4 3 6 6
3 0 bar main.a generate3.1.v 39 43
1 x 41 830004 1 0 0 0 1 1 102
