5 d 41 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd ovl1.vcd -o ovl1.cdd -v ovl1.v -A ovl -D OVL_COVER_DEFAULT=15 +libext+.vlib+ -y ./ovl -I ./ovl -I ./ovl/vlog95 -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" ovl1.v 1 30 1
2 1 25 8000c 1 3d 5002 0 0 1 26 2 $u1
1 width 0 80000 1 0 31 0 32 21 10 0 0 0 0 0 0 0
1 clock 3 83000a 1 0 0 0 1 25 1102
1 reset_n 3 30011 1 0 0 0 1 25 102
1 a 4 3000a 1 0 3 0 4 25 aa
4 1 1 0 0
3 0 assert_zero_one_hot "main.foo" ./ovl/assert_zero_one_hot.vlib 6 35 1
2 2 8 180018 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 3 8 a0014 0 1 1410 0 0 32 41 error_count
2 4 8 a0018 1 37 16 2 3
2 5 9 180018 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 6 9 a0014 0 1 1410 0 0 32 41 cover_count
2 7 9 a0018 1 37 16 5 6
2 8 9 530056 1 0 21008 0 0 1 20 1
2 9 9 4c004f 1 0 21004 0 0 1 16 0
2 10 9 4a004a 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 11 9 440048 1 32 1008 0 0 32 9 width
2 12 9 44004a 1 7 1208 10 11 32 26 41aaa faa faa faa faa faa faa faa
2 13 9 430051 1 25 1104 9 12 3 26 72a
2 14 9 430056 1 31 1088 8 13 4 26 1eaa
2 15 9 420057 1 26 1008 14 0 4 26 1eaa
2 16 9 27002f 1 1 1004 0 0 4 9 test_expr
2 17 9 270057 2 7 1088 15 16 4 26 1eaa
2 18 9 150021 0 1 1410 0 0 4 9 dec_test_expr
2 19 9 150057 2 36 a 17 18
2 20 10 4c004f 1 0 21004 0 0 1 16 0
2 21 10 46004a 1 32 1008 0 0 32 9 width
2 22 10 450051 1 25 1104 20 21 4 26 faa
2 23 10 33003f 1 1 1008 0 0 4 9 dec_test_expr
2 24 10 27002f 1 1 1004 0 0 4 9 test_expr
2 25 10 27003f 1 8 1084 23 24 4 26 faa
2 26 10 260051 2 11 1048 22 25 1 26 1002
2 27 10 150021 0 1 1410 0 0 1 9 zoh_test_expr
2 28 10 150052 2 36 a 26 27
2 29 11 4c004f 1 0 21004 0 0 1 16 0
2 30 11 46004a 1 32 1008 0 0 32 9 width
2 31 11 450051 1 25 1104 29 30 4 26 faa
2 32 11 37003f 1 1 1004 0 0 4 9 test_expr
2 33 11 27002f 1 1 1004 0 0 4 9 test_expr
2 34 11 27003f 1 2 1044 32 33 4 26 faa
2 35 11 260051 2 11 1048 31 34 1 26 1002
2 36 11 130021 0 1 1410 0 0 1 9 valid_test_expr
2 37 11 130052 2 36 a 35 36
2 38 78 140016 1f 1 100c 0 0 1 9 clk
2 39 78 c0016 2f 27 100a 38 0 1 26 2
2 40 78 19001d f 3d 5002 0 0 1 26 2 $u22
2 41 93 140016 1f 1 100c 0 0 1 9 clk
2 42 93 c0016 2f 27 100a 41 0 1 26 2
2 43 93 19001d f 3d 5002 0 0 1 26 2 $u26
2 44 110 440051 2 1 1004 0 0 4 9 prev_test_expr
2 45 110 37003f 1 1 1004 0 0 4 9 test_expr
2 46 110 370051 2 15 1044 44 45 1 26 102
2 47 110 300030 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 48 110 1a002c 1 32 1008 0 0 32 9 OVL_COVER_SANITY_ON
2 49 110 1a0030 1 e 1108 47 48 1 26 1002
2 50 110 190052 3 18 1104 46 49 1 26 1002
2 51 110 90014 0 1 1410 0 0 1 9 fire_cover_1
2 52 110 90053 2 35 6 50 51
2 53 111 720086 2 1 1004 0 0 4 9 prev_one_hots_checked
2 54 111 5e006d 2 1 1004 0 0 4 9 one_hots_checked
2 55 111 5e0086 2 15 1044 53 54 1 26 102
2 56 111 520055 1 0 21008 0 0 1 20 1
2 57 111 4c0050 1 32 1008 0 0 32 9 width
2 58 111 4b0057 1 25 1208 56 57 4 26 f0aa
2 59 111 370046 2 1 1004 0 0 4 9 one_hots_checked
2 60 111 370057 3 11 1084 58 59 1 26 102
2 61 111 300030 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 62 111 1a002c 1 32 1008 0 0 32 9 OVL_COVER_CORNER_ON
2 63 111 1a0030 1 e 1108 61 62 1 26 1002
2 64 111 190058 3 18 1104 60 63 1 26 1002
2 65 111 190087 3 18 1044 55 64 1 26 1102
2 66 111 90014 0 1 1410 0 0 1 9 fire_cover_2
2 67 111 90088 2 35 6 65 66
2 68 112 700073 1 0 21004 0 0 1 16 0
2 69 112 6a006e 1 32 1008 0 0 32 9 width
2 70 112 690075 1 25 1104 68 69 4 26 faa
2 71 112 570064 2 1 1004 0 0 4 9 prev_test_expr
2 72 112 570075 3 15 1044 70 71 1 26 102
2 73 112 4b004e 1 0 21004 0 0 1 16 0
2 74 112 450049 1 32 1008 0 0 32 9 width
2 75 112 440050 1 25 1104 73 74 4 26 faa
2 76 112 37003f 1 1 1004 0 0 4 9 test_expr
2 77 112 370050 2 11 1048 75 76 1 26 1002
2 78 112 300030 1 0 1004 0 0 32 48 0 0 0 0 0 0 0 0
2 79 112 1a002c 1 32 1008 0 0 32 9 OVL_COVER_CORNER_ON
2 80 112 1a0030 1 e 1108 78 79 1 26 1002
2 81 112 190051 2 18 1208 77 80 1 26 10002
2 82 112 190076 3 18 1104 72 81 1 26 1002
2 83 112 90014 0 1 1410 0 0 1 9 fire_cover_3
2 84 112 90077 2 35 6 82 83
1 severity_level 0 80000 1 0 31 0 32 21 1 0 0 0 0 0 0 0
1 width 0 80000 1 0 31 0 32 21 10 0 0 0 0 0 0 0
1 property_type 0 80000 1 0 31 0 32 17 0 0 0 0 0 0 0 0
1 msg 0 80000 1 0 31 0 72 21 54 10 55 10 41 10 10 11 1 10 50 10 55 10 41 10 14 11
1 coverage_level 0 80000 1 0 31 0 32 21 55 0 0 0 0 0 0 0
1 assert_name 0 80000 1 0 31 0 152 21 10 11 55 10 40 10 55 11 11 10 54 10 55 10 55 11 55 10 4 11 11 10 44 11 55 11 10 11 4 11 11 10 5 11 5 11 1 10
1 OVL_COVER_SANITY_ON 0 80000 1 0 31 0 32 21 1 0 0 0 0 0 0 0
1 OVL_COVER_BASIC_ON 0 80000 1 0 31 0 32 21 4 0 0 0 0 0 0 0
1 OVL_COVER_CORNER_ON 0 80000 1 0 31 0 32 21 10 0 0 0 0 0 0 0
1 OVL_COVER_STATISTIC_ON 0 80000 1 0 31 0 32 21 40 0 0 0 0 0 0 0
1 clk 14 14 1 0 0 0 1 25 1102
1 reset_n 14 19 1 0 0 0 1 25 102
1 test_expr 15 14 1 0 3 0 4 25 aa
1 error_count 6 3000a 1 0 31 0 32 57 aa aa aa aa aa aa aa aa
1 cover_count 7 3000a 1 0 31 0 32 57 aa aa aa aa aa aa aa aa
1 dec_test_expr 9 30015 1 0 3 0 4 25 aa
1 zoh_test_expr 10 30015 1 0 0 0 1 25 2
1 valid_test_expr 11 30013 1 0 0 0 1 25 2
1 one_hots_checked 75 30017 1 0 3 0 4 25 aa
1 prev_one_hots_checked 76 30012 1 0 3 0 4 25 aa
1 prev_test_expr 77 30012 1 0 3 0 4 25 aa
1 fire_cover_1 92 30007 1 0 0 0 1 25 2
1 fire_cover_2 92 30015 1 0 0 0 1 25 2
1 fire_cover_3 92 30023 1 0 0 0 1 25 2
4 4 1 0 0
4 7 1 0 0
4 19 f 19 19
4 28 f 28 28
4 37 f 37 37
4 40 6 39 0
4 39 1 40 0
4 43 6 42 0
4 42 1 43 0
4 52 f 52 52
4 67 f 67 67
4 84 f 84 84
3 3 assert_zero_one_hot.ovl_cover_t "main.foo.ovl_cover_t" std_ovl_task.h 117 135 1
2 85 119 20006 0 3d 5002 0 0 1 26 2 $u19
1 cvr_msg 118 800015 1 0 511 0 512 25 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
4 85 11 0 0
3 1 assert_zero_one_hot.ovl_cover_t.$u19 "main.foo.ovl_cover_t.$u19" std_ovl_task.h 0 134 1
2 86 122 210021 0 0 1010 0 0 32 52 1 0 0 0 0 0 0 0
2 87 122 13001d 0 1 1010 0 0 32 41 cover_count
2 88 122 130021 0 6 1030 86 87 32 58 aa aa aa aa aa aa aa aa
2 89 122 5000f 0 1 1410 0 0 32 41 cover_count
2 90 122 50021 0 37 32 88 89
2 91 126 1d001e 0 0 1010 0 0 32 52 55 0 0 0 0 0 0 0
2 92 126 c0019 0 32 1010 0 0 32 9 coverage_level
2 93 126 c001e 0 e 1030 91 92 1 26 2
2 94 126 8001f 0 39 22 93 0
2 95 0 0 0 4e 1002 0 0 1 26 2
2 96 0 0 0 4e 1002 0 0 1 26 2
4 95 0 0 0
4 96 0 0 0
4 94 0 96 95
4 90 11 94 94
3 2 assert_zero_one_hot.ovl_fire_2state_f "main.foo.ovl_fire_2state_f" std_ovl_task.h 157 170 1
2 97 160 20006 0 3d 5802 0 0 1 26 2 $u20
1 ovl_fire_2state_f 157 5000b 1 0 0 0 1 25 2
1 property_type 158 c 1 0 31 0 32 25 aa aa aa aa aa aa aa aa
4 97 11 0 0
3 1 assert_zero_one_hot.ovl_fire_2state_f.$u20 "main.foo.ovl_fire_2state_f.$u20" std_ovl_task.h 0 169 1
2 98 163 60006 0 0 1810 0 0 32 52 1 0 0 0 0 0 0 0
2 99 162 60006 0 0 1810 0 0 32 48 0 0 0 0 0 0 0 0
2 100 162 60006 0 31 1830 98 99 64 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
2 101 161 a0016 0 32 1812 0 0 32 9 property_type
2 102 162 0 0 2d 1822 100 101 1 26 2
2 103 165 60006 0 0 1810 0 0 32 52 10 0 0 0 0 0 0 0
2 104 164 60006 0 0 1810 0 0 32 52 5 0 0 0 0 0 0 0
2 105 164 60006 0 31 1830 103 104 64 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
2 106 164 0 0 2d 1822 105 101 1 26 2
2 107 166 60006 0 0 1810 0 0 32 52 4 0 0 0 0 0 0 0
2 108 166 0 0 2d 1822 107 101 1 26 2
2 109 167 0 0 30 1802 0 0 1 26 2
2 110 167 2f0032 0 0 21810 0 0 1 16 0
2 111 167 1b002b 0 1 1c10 0 0 1 9 ovl_fire_2state_f
2 112 167 1b0032 0 37 832 110 111
2 113 166 250028 0 0 21810 0 0 1 16 0
2 114 166 110021 0 1 1c10 0 0 1 9 ovl_fire_2state_f
2 115 166 110028 0 37 832 113 114
2 116 165 1e0021 0 0 21810 0 0 1 20 1
2 117 165 a001a 0 1 1c10 0 0 1 9 ovl_fire_2state_f
2 118 165 a0021 0 37 832 116 117
2 119 163 250028 0 0 21810 0 0 1 20 1
2 120 163 110021 0 1 1c10 0 0 1 9 ovl_fire_2state_f
2 121 163 110028 0 37 832 119 120
4 112 0 0 0
4 109 0 112 0
4 115 0 0 0
4 108 0 115 109
4 118 0 0 0
4 106 0 118 108
4 121 0 0 0
4 102 11 121 106
3 2 assert_zero_one_hot.ovl_fire_xcheck_f "main.foo.ovl_fire_xcheck_f" std_ovl_task.h 173 191 1
2 122 176 20006 0 3d 5802 0 0 1 26 2 $u21
1 ovl_fire_xcheck_f 173 5000b 1 0 0 0 1 25 2
1 property_type 174 c 1 0 31 0 32 25 aa aa aa aa aa aa aa aa
4 122 11 0 0
3 1 assert_zero_one_hot.ovl_fire_xcheck_f.$u21 "main.foo.ovl_fire_xcheck_f.$u21" std_ovl_task.h 0 190 1
2 123 183 60006 0 0 1810 0 0 32 52 1 0 0 0 0 0 0 0
2 124 182 60006 0 0 1810 0 0 32 48 0 0 0 0 0 0 0 0
2 125 182 60006 0 31 1830 123 124 64 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
2 126 181 a0016 0 32 1812 0 0 32 9 property_type
2 127 182 0 0 2d 1822 125 126 1 26 2
2 128 185 60006 0 0 1810 0 0 32 52 10 0 0 0 0 0 0 0
2 129 184 60006 0 0 1810 0 0 32 52 5 0 0 0 0 0 0 0
2 130 184 60006 0 31 1830 128 129 64 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
2 131 184 0 0 2d 1822 130 126 1 26 2
2 132 186 60006 0 0 1810 0 0 32 52 4 0 0 0 0 0 0 0
2 133 186 0 0 2d 1822 132 126 1 26 2
2 134 187 0 0 30 1802 0 0 1 26 2
2 135 187 2f0032 0 0 21810 0 0 1 16 0
2 136 187 1b002b 0 1 1c10 0 0 1 9 ovl_fire_xcheck_f
2 137 187 1b0032 0 37 832 135 136
2 138 186 250028 0 0 21810 0 0 1 16 0
2 139 186 110021 0 1 1c10 0 0 1 9 ovl_fire_xcheck_f
2 140 186 110028 0 37 832 138 139
2 141 185 1e0021 0 0 21810 0 0 1 16 0
2 142 185 a001a 0 1 1c10 0 0 1 9 ovl_fire_xcheck_f
2 143 185 a0021 0 37 832 141 142
2 144 183 250028 0 0 21810 0 0 1 20 1
2 145 183 110021 0 1 1c10 0 0 1 9 ovl_fire_xcheck_f
2 146 183 110028 0 37 832 144 145
4 137 0 0 0
4 134 0 137 0
4 140 0 0 0
4 133 0 140 134
4 143 0 0 0
4 131 0 143 133
4 146 0 0 0
4 127 11 146 131
3 1 assert_zero_one_hot.$u22 "main.foo.$u22" ./vlog95/assert_zero_one_hot_logic.v 0 90 1
2 147 79 16001e 1 1 1004 0 0 4 9 test_expr
2 148 79 40011 0 1 1410 0 0 4 9 prev_test_expr
2 149 79 4001e f 38 6 147 148
2 150 80 130016 1 0 21004 0 0 1 16 0
2 151 80 8000e 2 1 100c 0 0 1 9 reset_n
2 152 80 80016 2 11 114c 150 151 1 26 1102
2 153 80 40017 f 39 e 152 0
2 154 84 9000d a 3d 5002 0 0 1 26 2 $u24
2 155 80 19001d 5 3d 5002 0 0 1 26 2 $u23
4 154 0 0 0
4 155 0 0 0
4 153 0 155 154
4 149 11 153 153
3 1 assert_zero_one_hot.$u22.$u23 "main.foo.$u22.$u23" ./vlog95/assert_zero_one_hot_logic.v 0 83 1
2 156 81 260029 1 0 21004 0 0 1 16 0
2 157 81 200024 1 32 1008 0 0 32 9 width
2 158 81 1f002b 1 25 1104 156 157 4 26 faa
2 159 81 b001a 0 1 1410 0 0 4 9 one_hots_checked
2 160 81 b002b 5 38 6 158 159
2 161 82 260029 1 0 21004 0 0 1 16 0
2 162 82 200024 1 32 1008 0 0 32 9 width
2 163 82 1f002b 1 25 1104 161 162 4 26 faa
2 164 82 6001a 0 1 1410 0 0 4 9 prev_one_hots_checked
2 165 82 6002b 5 38 6 163 164
4 165 0 0 0
4 160 11 165 165
3 1 assert_zero_one_hot.$u22.$u24 "main.foo.$u22.$u24" ./vlog95/assert_zero_one_hot_logic.v 0 89 1
2 166 85 1d0029 1 1 1008 0 0 1 9 zoh_test_expr
2 167 85 a0018 1 1 1008 0 0 1 9 valid_test_expr
2 168 85 a0029 1 18 1208 166 167 1 26 10002
2 169 85 6002a a 39 a 168 0
2 170 88 1f002e 1 1 1004 0 0 4 9 one_hots_checked
2 171 88 6001a 0 1 1410 0 0 4 9 prev_one_hots_checked
2 172 88 6002e a 38 6 170 171
2 173 85 2c0030 a 3d 5002 0 0 1 26 2 $u25
4 172 0 0 0
4 173 6 172 0
4 169 11 173 172
3 1 assert_zero_one_hot.$u22.$u24.$u25 "main.foo.$u22.$u24.$u25" ./vlog95/assert_zero_one_hot_logic.v 0 87 1
2 174 86 2f0037 1 1 1004 0 0 4 9 test_expr
2 175 86 1c002b 1 1 1004 0 0 4 9 one_hots_checked
2 176 86 1c0037 1 9 1044 174 175 4 26 f00aa
2 177 86 80017 0 1 1410 0 0 4 9 one_hots_checked
2 178 86 80037 a 38 6 176 177
4 178 11 0 0
3 1 assert_zero_one_hot.$u26 "main.foo.$u26" ./vlog95/assert_zero_one_hot_logic.v 0 108 1
2 179 94 130016 1 0 21004 0 0 1 16 0
2 180 94 8000e 2 1 100c 0 0 1 9 reset_n
2 181 94 80016 2 11 114c 179 180 1 26 1102
2 182 94 40017 f 39 e 181 0
2 183 97 9000d a 3d 5002 0 0 1 26 2 $u28
4 183 0 0 0
4 182 11 0 183
3 1 assert_zero_one_hot.$u26.$u28 "main.foo.$u26.$u28" ./vlog95/assert_zero_one_hot_logic.v 0 107 1
2 184 98 a0015 1 1 1004 0 0 1 9 fire_cover_1
2 185 98 60016 a 39 6 184 0
2 186 101 a0015 1 1 1004 0 0 1 9 fire_cover_2
2 187 101 60016 a 39 6 186 0
2 188 104 a0015 1 1 1004 0 0 1 9 fire_cover_3
2 189 104 60016 a 39 6 188 0
2 190 104 18001c 0 3d 5002 0 0 1 26 2 $u31
2 191 101 18001c 0 3d 5002 0 0 1 26 2 $u30
2 192 98 18001c 0 3d 5002 0 0 1 26 2 $u29
4 190 0 0 0
4 189 0 190 0
4 191 6 189 0
4 187 0 191 189
4 192 6 187 0
4 185 11 192 187
3 1 assert_zero_one_hot.$u26.$u28.$u29 "main.foo.$u26.$u28.$u29" ./vlog95/assert_zero_one_hot_logic.v 0 100 1
2 193 99 14002d 0 0 81010 0 0 192 20 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 11 14 15 14 54 14 1 14 40 14 5 14 55 11 4 15 0 15 40 15 11 14 55 11 10 15 5 15 11 14 10 15
2 194 99 14002d 0 47 20 193 0 ovl_cover_t.cvr_msg
2 195 99 8002f 0 3b 5012 0 194 512 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa ovl_cover_t
4 195 11 0 0
3 1 assert_zero_one_hot.$u26.$u28.$u30 "main.foo.$u26.$u28.$u30" ./vlog95/assert_zero_one_hot_logic.v 0 103 1
2 196 102 140031 0 0 81010 0 0 224 20 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 10 14 11 14 45 14 5 14 11 14 40 14 5 14 55 11 5 15 10 15 55 14 40 14 55 11 11 14 54 14 55 14 55 11 50 14 50 14 1 14
2 197 102 140031 0 47 20 196 0 ovl_cover_t.cvr_msg
2 198 102 80033 0 3b 5012 0 197 512 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa ovl_cover_t
4 198 11 0 0
3 1 assert_zero_one_hot.$u26.$u28.$u31 "main.foo.$u26.$u28.$u31" ./vlog95/assert_zero_one_hot_logic.v 0 106 1
2 199 105 140030 0 0 81010 0 0 216 20 10 14 11 14 4 15 11 14 14 15 55 14 5 14 0 4 5 15 55 14 4 15 11 14 44 15 55 11 50 14 50 14 1 14 55 11 4 15 0 15 40 15 11 14 55 11 10 15 5 15 11 14 10 15
2 200 105 140030 0 47 20 199 0 ovl_cover_t.cvr_msg
2 201 105 80032 0 3b 5012 0 200 512 26 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa ovl_cover_t
4 201 11 0 0
3 1 main.$u0 "main.$u0" ovl1.v 0 23 1
3 1 main.$u1 "main.$u1" ovl1.v 0 28 1
2 202 26 9000c 1 0 21004 0 0 1 16 0
2 203 26 10005 0 1 1410 0 0 1 9 clock
2 204 26 1000c 1 37 16 202 203
2 205 27 a000a 1 0 1008 0 0 32 52 1 0 0 0 0 0 0 0
2 206 27 9000a 3f 2c 900a 205 0 32 26 aa aa aa aa aa aa aa aa
2 207 27 150019 1f 1 101c 0 0 1 9 clock
2 208 27 140014 1f 1b 102c 207 0 1 26 1102
2 209 27 c0010 0 1 1410 0 0 1 9 clock
2 210 27 c0019 1f 37 3e 208 209
4 210 6 206 206
4 206 0 210 0
4 204 11 206 206
