Analysis & Synthesis report for IITB_CPU
Tue Dec 05 00:32:45 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |IITB_CPU|nx_st
  9. State Machine - |IITB_CPU|curr_st
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Port Connectivity Checks: "mux2:mux_0"
 16. Port Connectivity Checks: "mux4x1:mux_1"
 17. Port Connectivity Checks: "mux6:mux_6"
 18. Port Connectivity Checks: "ALU:alu1|MULTIPLIER:M1|ADDER4:ADD3"
 19. Port Connectivity Checks: "ALU:alu1|MULTIPLIER:M1|ADDER4:ADD2"
 20. Port Connectivity Checks: "ALU:alu1|MULTIPLIER:M1|ADDER4:ADD1"
 21. Port Connectivity Checks: "ALU:alu1"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 05 00:32:45 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; IITB_CPU                                    ;
; Top-level Entity Name              ; IITB_CPU                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 464                                         ;
;     Total combinational functions  ; 338                                         ;
;     Dedicated logic registers      ; 251                                         ;
; Total registers                    ; 251                                         ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; IITB_CPU           ; IITB_CPU           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                          ;
+----------------------------------+-----------------+-----------------+------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                   ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------+---------+
; rf.vhd                           ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/rf.vhd            ;         ;
; adder4.vhd                       ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/adder4.vhd        ;         ;
; FA.vhd                           ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/FA.vhd            ;         ;
; MULTIPLIER.vhd                   ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/MULTIPLIER.vhd    ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/ALU.vhd           ;         ;
; GATES.vhd                        ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/GATES.vhd         ;         ;
; Register16bit.vhd                ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/Register16bit.vhd ;         ;
; SE6.vhd                          ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/SE6.vhd           ;         ;
; SE9.vhd                          ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/SE9.vhd           ;         ;
; IITB_CPU.vhd                     ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/IITB_CPU.vhd      ;         ;
; alu2.vhd                         ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/alu2.vhd          ;         ;
; Vhdl27.vhd                       ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/Vhdl27.vhd        ;         ;
; mux4x1.vhd                       ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/mux4x1.vhd        ;         ;
; mux2.vhd                         ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/mux2.vhd          ;         ;
; mux3.vhd                         ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/mux3.vhd          ;         ;
; mux5.vhd                         ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/mux5.vhd          ;         ;
; mux6.vhd                         ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/mux6.vhd          ;         ;
; mux7.vhd                         ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/mux7.vhd          ;         ;
; mux2x1.vhd                       ; yes             ; User VHDL File  ; D:/quartus/projects/IITB_CPU/mux2x1.vhd        ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 464       ;
;                                             ;           ;
; Total combinational functions               ; 338       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 143       ;
;     -- 3 input functions                    ; 148       ;
;     -- <=2 input functions                  ; 47        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 338       ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 251       ;
;     -- Dedicated logic registers            ; 251       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 251       ;
; Total fan-out                               ; 1999      ;
; Average fan-out                             ; 3.04      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                               ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name              ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------+---------------+--------------+
; |IITB_CPU                  ; 338 (29)            ; 251 (28)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 34   ; 0            ; 0          ; |IITB_CPU                        ; IITB_CPU      ; work         ;
;    |ALU:alu1|              ; 115 (114)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|ALU:alu1               ; ALU           ; work         ;
;       |MULTIPLIER:M1|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|ALU:alu1|MULTIPLIER:M1 ; MULTIPLIER    ; work         ;
;    |Register16bit:IR|      ; 3 (3)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|Register16bit:IR       ; Register16bit ; work         ;
;    |Register16bit:PC|      ; 18 (18)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|Register16bit:PC       ; Register16bit ; work         ;
;    |Register16bit:T1|      ; 16 (16)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|Register16bit:T1       ; Register16bit ; work         ;
;    |Register16bit:T2|      ; 1 (1)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|Register16bit:T2       ; Register16bit ; work         ;
;    |Register16bit:T3|      ; 17 (17)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|Register16bit:T3       ; Register16bit ; work         ;
;    |alu2:PcAlu|            ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|alu2:PcAlu             ; alu2          ; work         ;
;    |memory:mem|            ; 6 (6)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|memory:mem             ; memory        ; work         ;
;    |mux5:mux_5|            ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|mux5:mux_5             ; mux5          ; work         ;
;    |mux6:mux_6|            ; 34 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|mux6:mux_6             ; mux6          ; work         ;
;       |mux2x1:M5|          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|mux6:mux_6|mux2x1:M5   ; mux2x1        ; work         ;
;       |mux2x1:M6|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|mux6:mux_6|mux2x1:M6   ; mux2x1        ; work         ;
;       |mux2x1:M7|          ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|mux6:mux_6|mux2x1:M7   ; mux2x1        ; work         ;
;    |mux7:mux_7|            ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|mux7:mux_7             ; mux7          ; work         ;
;    |rf:registerfile|       ; 50 (50)             ; 90 (90)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |IITB_CPU|rf:registerfile        ; rf            ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |IITB_CPU|nx_st                                                                                   ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+
; Name      ; nx_st.s21 ; nx_st.s19 ; nx_st.s18 ; nx_st.s17 ; nx_st.s14 ; nx_st.s4 ; nx_st.s3 ; nx_st.s2 ; nx_st.s1 ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+
; nx_st.s1  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ;
; nx_st.s2  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 1        ;
; nx_st.s3  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 1        ;
; nx_st.s4  ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 1        ;
; nx_st.s14 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 1        ;
; nx_st.s17 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; nx_st.s18 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; nx_st.s19 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
; nx_st.s21 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IITB_CPU|curr_st                                                                                                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+
; Name        ; curr_st.s21 ; curr_st.s19 ; curr_st.s18 ; curr_st.s17 ; curr_st.s14 ; curr_st.s4 ; curr_st.s3 ; curr_st.s2 ; curr_st.s1 ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+
; curr_st.s1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ;
; curr_st.s2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 1          ;
; curr_st.s3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 1          ;
; curr_st.s4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 1          ;
; curr_st.s14 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 1          ;
; curr_st.s17 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 1          ;
; curr_st.s18 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ;
; curr_st.s19 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ;
; curr_st.s21 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+------------------------------------------------+---------------------------------------------+
; Register name                                  ; Reason for Removal                          ;
+------------------------------------------------+---------------------------------------------+
; T2_wr                                          ; Merged with T1_wr                           ;
; memory:mem|Dout[7,9,13]                        ; Stuck at VCC due to stuck port data_in      ;
; memory:mem|Dout[1..6,8,10..12,14,15]           ; Merged with memory:mem|Dout[0]              ;
; Register16bit:IR|Data_Out[1..6,8,10..12,14,15] ; Merged with Register16bit:IR|Data_Out[0]    ;
; Register16bit:IR|Data_Out[7,9]                 ; Merged with Register16bit:IR|Data_Out[13]   ;
; Register16bit:IR|Reg[1..6,8,10..12,14,15]      ; Merged with Register16bit:IR|Reg[0]         ;
; Register16bit:IR|Reg[7,9]                      ; Merged with Register16bit:IR|Reg[13]        ;
; rf:registerfile|regf[1][0]                     ; Stuck at VCC due to stuck port clock_enable ;
; rf:registerfile|regf[2][0]                     ; Stuck at VCC due to stuck port clock_enable ;
; rf:registerfile|regf[5][0]                     ; Stuck at VCC due to stuck port clock_enable ;
; rf:registerfile|regf[6][0]                     ; Stuck at VCC due to stuck port clock_enable ;
; rf:registerfile|regf[1][1]                     ; Stuck at VCC due to stuck port clock_enable ;
; rf:registerfile|regf[2][1]                     ; Stuck at VCC due to stuck port clock_enable ;
; rf:registerfile|regf[5][1]                     ; Stuck at VCC due to stuck port clock_enable ;
; rf:registerfile|regf[6][1]                     ; Stuck at VCC due to stuck port clock_enable ;
; rf:registerfile|regf[1][2]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][2]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][2]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][2]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[1][3]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][3]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][3]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][3]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[1][4]                     ; Stuck at VCC due to stuck port clock_enable ;
; rf:registerfile|regf[2][4]                     ; Stuck at VCC due to stuck port clock_enable ;
; rf:registerfile|regf[5][4]                     ; Stuck at VCC due to stuck port clock_enable ;
; rf:registerfile|regf[6][4]                     ; Stuck at VCC due to stuck port clock_enable ;
; rf:registerfile|regf[1][5]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][5]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][5]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][5]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[1][6]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][6]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][6]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][6]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[1][7]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][7]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][7]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][7]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[1][8]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][8]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][8]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][8]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[1][9]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][9]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][9]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][9]                     ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[1][10]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][10]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][10]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][10]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[1][11]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][11]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][11]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][11]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[1][12]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][12]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][12]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][12]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[1][13]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][13]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][13]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][13]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[1][14]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][14]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][14]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][14]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[1][15]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[2][15]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[5][15]                    ; Stuck at GND due to stuck port clock_enable ;
; rf:registerfile|regf[6][15]                    ; Stuck at GND due to stuck port clock_enable ;
; v                                              ; Stuck at GND due to stuck port data_in      ;
; nx_st.s14                                      ; Stuck at GND due to stuck port data_in      ;
; nx_st.s17                                      ; Stuck at GND due to stuck port data_in      ;
; curr_st.s14                                    ; Stuck at GND due to stuck port data_in      ;
; curr_st.s17                                    ; Stuck at GND due to stuck port data_in      ;
; o                                              ; Stuck at GND due to stuck port data_in      ;
; b                                              ; Stuck at GND due to stuck port data_in      ;
; c                                              ; Stuck at GND due to stuck port data_in      ;
; nx_st.s18                                      ; Stuck at GND due to stuck port data_in      ;
; curr_st.s18                                    ; Stuck at GND due to stuck port data_in      ;
; w                                              ; Stuck at GND due to stuck port data_in      ;
; Z_wr                                           ; Stuck at GND due to stuck port data_in      ;
; q                                              ; Stuck at GND due to stuck port data_in      ;
; rf:registerfile|regf[3][0]                     ; Lost fanout                                 ;
; rf:registerfile|regf[4][0]                     ; Lost fanout                                 ;
; rf:registerfile|regf[3][1]                     ; Lost fanout                                 ;
; rf:registerfile|regf[4][1]                     ; Lost fanout                                 ;
; rf:registerfile|regf[3][4]                     ; Lost fanout                                 ;
; rf:registerfile|regf[4][4]                     ; Lost fanout                                 ;
; Total Number of Removed Registers = 127        ;                                             ;
+------------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; nx_st.s14     ; Stuck at GND              ; curr_st.s14, o, w                      ;
;               ; due to stuck port data_in ;                                        ;
; nx_st.s18     ; Stuck at GND              ; curr_st.s18, Z_wr                      ;
;               ; due to stuck port data_in ;                                        ;
; nx_st.s17     ; Stuck at GND              ; curr_st.s17                            ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 251   ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 58    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 146   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; rf:registerfile|regf[0][0]             ; 2       ;
; rf:registerfile|regf[7][0]             ; 2       ;
; rf:registerfile|regf[0][1]             ; 2       ;
; rf:registerfile|regf[7][1]             ; 2       ;
; rf:registerfile|regf[7][4]             ; 2       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |IITB_CPU|Register16bit:IR|Reg[9]    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |IITB_CPU|Register16bit:IR|Reg[15]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |IITB_CPU|Register16bit:T1|Reg[15]   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |IITB_CPU|rf:registerfile|RF_D1[14]  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |IITB_CPU|rf:registerfile|RF_D2[12]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |IITB_CPU|Register16bit:T3|Reg[9]    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |IITB_CPU|Register16bit:T3|Reg[5]    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |IITB_CPU|Register16bit:T2|Reg[14]   ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |IITB_CPU|Register16bit:PC|Reg[14]   ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; Yes        ; |IITB_CPU|d                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|mux7:mux_7|Y[1]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|mux7:mux_7|Y[12]           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |IITB_CPU|mux6:mux_6|mux2x1:M7|O[10] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |IITB_CPU|mux6:mux_6|mux2x1:M7|O[4]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |IITB_CPU|mux7:mux_7|Y[6]            ;
; 16:1               ; 5 bits    ; 50 LEs        ; 40 LEs               ; 10 LEs                 ; No         ; |IITB_CPU|k                          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |IITB_CPU|ALU:alu1|ALU_C[11]         ;
; 13:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; No         ; |IITB_CPU|ALU:alu1|ALU_C[1]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "mux2:mux_0"      ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; i0[15..2] ; Input ; Info     ; Stuck at GND ;
; i0[1]     ; Input ; Info     ; Stuck at VCC ;
; i0[0]     ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "mux4x1:mux_1" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; d    ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+---------------------------------------------+
; Port Connectivity Checks: "mux6:mux_6"      ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; i2        ; Input ; Info     ; Stuck at GND ;
; i4[15..2] ; Input ; Info     ; Stuck at GND ;
; i4[1]     ; Input ; Info     ; Stuck at VCC ;
; i4[0]     ; Input ; Info     ; Stuck at GND ;
; i5        ; Input ; Info     ; Stuck at VCC ;
; i6        ; Input ; Info     ; Stuck at VCC ;
; i7        ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu1|MULTIPLIER:M1|ADDER4:ADD3" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu1|MULTIPLIER:M1|ADDER4:ADD2" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu1|MULTIPLIER:M1|ADDER4:ADD1" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; b[3] ; Input ; Info     ; Stuck at GND                         ;
; cin  ; Input ; Info     ; Stuck at GND                         ;
+------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu1"                                                                            ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 251                         ;
;     ENA               ; 40                          ;
;     ENA CLR           ; 58                          ;
;     ENA SCLR          ; 30                          ;
;     ENA SCLR SLD      ; 18                          ;
;     SCLR SLD          ; 13                          ;
;     plain             ; 92                          ;
; cycloneiii_lcell_comb ; 338                         ;
;     normal            ; 338                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 148                         ;
;         4 data inputs ; 143                         ;
;                       ;                             ;
; Max LUT depth         ; 20.00                       ;
; Average LUT depth     ; 6.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 05 00:32:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file rf.vhd
    Info (12022): Found design unit 1: rf-struct File: D:/quartus/projects/IITB_CPU/rf.vhd Line: 18
    Info (12023): Found entity 1: rf File: D:/quartus/projects/IITB_CPU/rf.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file adder4.vhd
    Info (12022): Found design unit 1: ADDER4-tri File: D:/quartus/projects/IITB_CPU/adder4.vhd Line: 12
    Info (12023): Found entity 1: ADDER4 File: D:/quartus/projects/IITB_CPU/adder4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fa.vhd
    Info (12022): Found design unit 1: FA-struct File: D:/quartus/projects/IITB_CPU/FA.vhd Line: 14
    Info (12023): Found entity 1: FA File: D:/quartus/projects/IITB_CPU/FA.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file multiplier.vhd
    Info (12022): Found design unit 1: MULTIPLIER-mono File: D:/quartus/projects/IITB_CPU/MULTIPLIER.vhd Line: 15
    Info (12023): Found entity 1: MULTIPLIER File: D:/quartus/projects/IITB_CPU/MULTIPLIER.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-structural File: D:/quartus/projects/IITB_CPU/ALU.vhd Line: 13
    Info (12023): Found entity 1: ALU File: D:/quartus/projects/IITB_CPU/ALU.vhd Line: 5
Info (12021): Found 17 design units, including 8 entities, in source file gates.vhd
    Info (12022): Found design unit 1: Gates File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 7
    Info (12022): Found design unit 2: INVERTER-Equations File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 58
    Info (12022): Found design unit 3: AND_2-Equations File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 70
    Info (12022): Found design unit 4: NAND_2-Equations File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 81
    Info (12022): Found design unit 5: OR_2-Equations File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 92
    Info (12022): Found design unit 6: NOR_2-Equations File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 103
    Info (12022): Found design unit 7: XOR_2-Equations File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 115
    Info (12022): Found design unit 8: XNOR_2-Equations File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 126
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 137
    Info (12023): Found entity 1: INVERTER File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 54
    Info (12023): Found entity 2: AND_2 File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 66
    Info (12023): Found entity 3: NAND_2 File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 77
    Info (12023): Found entity 4: OR_2 File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 88
    Info (12023): Found entity 5: NOR_2 File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 99
    Info (12023): Found entity 6: XOR_2 File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 111
    Info (12023): Found entity 7: XNOR_2 File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 122
    Info (12023): Found entity 8: HALF_ADDER File: D:/quartus/projects/IITB_CPU/GATES.vhd Line: 133
Info (12021): Found 2 design units, including 1 entities, in source file register16bit.vhd
    Info (12022): Found design unit 1: Register16bit-Struct File: D:/quartus/projects/IITB_CPU/Register16bit.vhd Line: 12
    Info (12023): Found entity 1: Register16bit File: D:/quartus/projects/IITB_CPU/Register16bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file jk_ff.vhd
    Info (12022): Found design unit 1: jk_ff-flip File: D:/quartus/projects/IITB_CPU/jk_ff.vhd Line: 11
    Info (12023): Found entity 1: jk_ff File: D:/quartus/projects/IITB_CPU/jk_ff.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dflop.vhd
    Info (12022): Found design unit 1: DFlop-gundam File: D:/quartus/projects/IITB_CPU/Dflop.vhd Line: 11
    Info (12023): Found entity 1: DFlop File: D:/quartus/projects/IITB_CPU/Dflop.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file se6.vhd
    Info (12022): Found design unit 1: SE6-SE_Arch File: D:/quartus/projects/IITB_CPU/SE6.vhd Line: 13
    Info (12023): Found entity 1: SE6 File: D:/quartus/projects/IITB_CPU/SE6.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file se9.vhd
    Info (12022): Found design unit 1: SE9-SE_Arch File: D:/quartus/projects/IITB_CPU/SE9.vhd Line: 14
    Info (12023): Found entity 1: SE9 File: D:/quartus/projects/IITB_CPU/SE9.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file iitb_cpu.vhd
    Info (12022): Found design unit 1: IITB_CPU-struct File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 13
    Info (12023): Found entity 1: IITB_CPU File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alu2.vhd
    Info (12022): Found design unit 1: alu2-a1 File: D:/quartus/projects/IITB_CPU/alu2.vhd Line: 18
    Info (12023): Found entity 1: alu2 File: D:/quartus/projects/IITB_CPU/alu2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vhdl27.vhd
    Info (12022): Found design unit 1: memory-mem_arch File: D:/quartus/projects/IITB_CPU/Vhdl27.vhd Line: 13
    Info (12023): Found entity 1: memory File: D:/quartus/projects/IITB_CPU/Vhdl27.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1.vhd
    Info (12022): Found design unit 1: mux4x1-Behavioral File: D:/quartus/projects/IITB_CPU/mux4x1.vhd Line: 8
    Info (12023): Found entity 1: mux4x1 File: D:/quartus/projects/IITB_CPU/mux4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-Behavioral File: D:/quartus/projects/IITB_CPU/mux2.vhd Line: 8
    Info (12023): Found entity 1: mux2 File: D:/quartus/projects/IITB_CPU/mux2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux3.vhd
    Info (12022): Found design unit 1: mux3-Behavioral File: D:/quartus/projects/IITB_CPU/mux3.vhd Line: 10
    Info (12023): Found entity 1: mux3 File: D:/quartus/projects/IITB_CPU/mux3.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: mux4-Behavioral File: D:/quartus/projects/IITB_CPU/mux4.vhd Line: 8
    Info (12023): Found entity 1: mux4 File: D:/quartus/projects/IITB_CPU/mux4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux5.vhd
    Info (12022): Found design unit 1: mux5-Behavioral File: D:/quartus/projects/IITB_CPU/mux5.vhd Line: 8
    Info (12023): Found entity 1: mux5 File: D:/quartus/projects/IITB_CPU/mux5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux6.vhd
    Info (12022): Found design unit 1: mux6-struct File: D:/quartus/projects/IITB_CPU/mux6.vhd Line: 10
    Info (12023): Found entity 1: mux6 File: D:/quartus/projects/IITB_CPU/mux6.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux7.vhd
    Info (12022): Found design unit 1: mux7-Behavioral File: D:/quartus/projects/IITB_CPU/mux7.vhd Line: 8
    Info (12023): Found entity 1: mux7 File: D:/quartus/projects/IITB_CPU/mux7.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1.vhd
    Info (12022): Found design unit 1: mux2x1-Behavioral File: D:/quartus/projects/IITB_CPU/mux2x1.vhd Line: 9
    Info (12023): Found entity 1: mux2x1 File: D:/quartus/projects/IITB_CPU/mux2x1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhd
    Info (12022): Found design unit 1: Testbench-Behave File: D:/quartus/projects/IITB_CPU/testbench.vhd Line: 14
    Info (12023): Found entity 1: Testbench File: D:/quartus/projects/IITB_CPU/testbench.vhd Line: 9
Info (12127): Elaborating entity "IITB_CPU" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at IITB_CPU.vhd(104): used implicit default value for signal "mem_din" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 104
Warning (10036): Verilog HDL or VHDL warning at IITB_CPU.vhd(106): object "CARRY" assigned a value but never read File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 106
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu1" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 122
Info (12128): Elaborating entity "MULTIPLIER" for hierarchy "ALU:alu1|MULTIPLIER:M1" File: D:/quartus/projects/IITB_CPU/ALU.vhd Line: 171
Info (12128): Elaborating entity "ADDER4" for hierarchy "ALU:alu1|MULTIPLIER:M1|ADDER4:ADD1" File: D:/quartus/projects/IITB_CPU/MULTIPLIER.vhd Line: 49
Info (12128): Elaborating entity "FA" for hierarchy "ALU:alu1|MULTIPLIER:M1|ADDER4:ADD1|FA:FA1" File: D:/quartus/projects/IITB_CPU/adder4.vhd Line: 26
Info (12128): Elaborating entity "mux6" for hierarchy "mux6:mux_6" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 124
Info (12128): Elaborating entity "mux2x1" for hierarchy "mux6:mux_6|mux2x1:M1" File: D:/quartus/projects/IITB_CPU/mux6.vhd Line: 17
Info (12128): Elaborating entity "mux7" for hierarchy "mux7:mux_7" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 128
Info (12128): Elaborating entity "rf" for hierarchy "rf:registerfile" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 131
Info (12128): Elaborating entity "mux3" for hierarchy "mux3:mux_3" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 133
Info (12128): Elaborating entity "mux5" for hierarchy "mux5:mux_5" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 143
Info (12128): Elaborating entity "Register16bit" for hierarchy "Register16bit:T1" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 145
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:mux_8" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 158
Info (12128): Elaborating entity "SE6" for hierarchy "SE6:SEx6" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 160
Info (12128): Elaborating entity "SE9" for hierarchy "SE9:SEx9" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 164
Info (12128): Elaborating entity "mux4x1" for hierarchy "mux4x1:mux_1" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 171
Info (12128): Elaborating entity "alu2" for hierarchy "alu2:PcAlu" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 179
Info (12128): Elaborating entity "memory" for hierarchy "memory:mem" File: D:/quartus/projects/IITB_CPU/IITB_CPU.vhd Line: 182
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "memory:mem|mem" is uninferred because MIF is not supported for the selected family File: D:/quartus/projects/IITB_CPU/Vhdl27.vhd Line: 15
Info (13000): Registers with preset signals will power-up high File: D:/quartus/projects/IITB_CPU/rf.vhd Line: 30
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 517 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 483 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Tue Dec 05 00:32:45 2023
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:03


