<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Pwm Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Pwm Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___p_w_m.html">Pulse Width Modulation Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:afe74cf6792df26f350b0ff2e0323a910"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#afe74cf6792df26f350b0ff2e0323a910">PWM_CLK</a></td></tr>
<tr class="memdesc:afe74cf6792df26f350b0ff2e0323a910"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x00) PWM Clock Register  <a href="#afe74cf6792df26f350b0ff2e0323a910">More...</a><br /></td></tr>
<tr class="separator:afe74cf6792df26f350b0ff2e0323a910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee92566f755e0751635ae2be470f836c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aee92566f755e0751635ae2be470f836c">PWM_ENA</a></td></tr>
<tr class="memdesc:aee92566f755e0751635ae2be470f836c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x04) PWM Enable Register  <a href="#aee92566f755e0751635ae2be470f836c">More...</a><br /></td></tr>
<tr class="separator:aee92566f755e0751635ae2be470f836c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03d0512f6e1ac549ec37ae37a5ea8e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ab03d0512f6e1ac549ec37ae37a5ea8e7">PWM_DIS</a></td></tr>
<tr class="memdesc:ab03d0512f6e1ac549ec37ae37a5ea8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x08) PWM Disable Register  <a href="#ab03d0512f6e1ac549ec37ae37a5ea8e7">More...</a><br /></td></tr>
<tr class="separator:ab03d0512f6e1ac549ec37ae37a5ea8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46fbc898bdb6f5c3fb0c2dc8bb5cb6d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a46fbc898bdb6f5c3fb0c2dc8bb5cb6d1">PWM_SR</a></td></tr>
<tr class="memdesc:a46fbc898bdb6f5c3fb0c2dc8bb5cb6d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x0C) PWM Status Register  <a href="#a46fbc898bdb6f5c3fb0c2dc8bb5cb6d1">More...</a><br /></td></tr>
<tr class="separator:a46fbc898bdb6f5c3fb0c2dc8bb5cb6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697389d2ffe851a10c06d46b34ca1281"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a697389d2ffe851a10c06d46b34ca1281">PWM_IER1</a></td></tr>
<tr class="memdesc:a697389d2ffe851a10c06d46b34ca1281"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x10) PWM Interrupt Enable Register 1  <a href="#a697389d2ffe851a10c06d46b34ca1281">More...</a><br /></td></tr>
<tr class="separator:a697389d2ffe851a10c06d46b34ca1281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff838004cb5e6b122cbe11b765ace01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aaff838004cb5e6b122cbe11b765ace01">PWM_IDR1</a></td></tr>
<tr class="memdesc:aaff838004cb5e6b122cbe11b765ace01"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x14) PWM Interrupt Disable Register 1  <a href="#aaff838004cb5e6b122cbe11b765ace01">More...</a><br /></td></tr>
<tr class="separator:aaff838004cb5e6b122cbe11b765ace01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af15ab188e33ba1bf5d1c672118c966"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a0af15ab188e33ba1bf5d1c672118c966">PWM_IMR1</a></td></tr>
<tr class="memdesc:a0af15ab188e33ba1bf5d1c672118c966"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x18) PWM Interrupt Mask Register 1  <a href="#a0af15ab188e33ba1bf5d1c672118c966">More...</a><br /></td></tr>
<tr class="separator:a0af15ab188e33ba1bf5d1c672118c966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16871ff0018856590b46774372b05175"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a16871ff0018856590b46774372b05175">PWM_ISR1</a></td></tr>
<tr class="memdesc:a16871ff0018856590b46774372b05175"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x1C) PWM Interrupt Status Register 1  <a href="#a16871ff0018856590b46774372b05175">More...</a><br /></td></tr>
<tr class="separator:a16871ff0018856590b46774372b05175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ebbdad27c9ec6c9c28501797bdc0c9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a5ebbdad27c9ec6c9c28501797bdc0c9b">PWM_SCM</a></td></tr>
<tr class="memdesc:a5ebbdad27c9ec6c9c28501797bdc0c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x20) PWM Sync Channels Mode Register  <a href="#a5ebbdad27c9ec6c9c28501797bdc0c9b">More...</a><br /></td></tr>
<tr class="separator:a5ebbdad27c9ec6c9c28501797bdc0c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4564f937e1c95d38b3a97bb289015cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a4564f937e1c95d38b3a97bb289015cf5">Reserved1</a> [1]</td></tr>
<tr class="separator:a4564f937e1c95d38b3a97bb289015cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98420aa19fd99904a4985e5120ea7a1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a98420aa19fd99904a4985e5120ea7a1a">PWM_SCUC</a></td></tr>
<tr class="memdesc:a98420aa19fd99904a4985e5120ea7a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x28) PWM Sync Channels Update Control Register  <a href="#a98420aa19fd99904a4985e5120ea7a1a">More...</a><br /></td></tr>
<tr class="separator:a98420aa19fd99904a4985e5120ea7a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706e198dae6b308d2492ef84918ede77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a706e198dae6b308d2492ef84918ede77">PWM_SCUP</a></td></tr>
<tr class="memdesc:a706e198dae6b308d2492ef84918ede77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x2C) PWM Sync Channels Update Period Register  <a href="#a706e198dae6b308d2492ef84918ede77">More...</a><br /></td></tr>
<tr class="separator:a706e198dae6b308d2492ef84918ede77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accbdaaa03efb335c2052c0d14d32993c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#accbdaaa03efb335c2052c0d14d32993c">PWM_SCUPUPD</a></td></tr>
<tr class="memdesc:accbdaaa03efb335c2052c0d14d32993c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x30) PWM Sync Channels Update Period Update Register  <a href="#accbdaaa03efb335c2052c0d14d32993c">More...</a><br /></td></tr>
<tr class="separator:accbdaaa03efb335c2052c0d14d32993c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f5395c35dd87e91c715ceae7b871eae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a3f5395c35dd87e91c715ceae7b871eae">PWM_IER2</a></td></tr>
<tr class="memdesc:a3f5395c35dd87e91c715ceae7b871eae"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x34) PWM Interrupt Enable Register 2  <a href="#a3f5395c35dd87e91c715ceae7b871eae">More...</a><br /></td></tr>
<tr class="separator:a3f5395c35dd87e91c715ceae7b871eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900d849fa88d1eef327bc81d2d4d378d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a900d849fa88d1eef327bc81d2d4d378d">PWM_IDR2</a></td></tr>
<tr class="memdesc:a900d849fa88d1eef327bc81d2d4d378d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x38) PWM Interrupt Disable Register 2  <a href="#a900d849fa88d1eef327bc81d2d4d378d">More...</a><br /></td></tr>
<tr class="separator:a900d849fa88d1eef327bc81d2d4d378d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace94fb7a3135f79b3f66f07b3e3ea323"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ace94fb7a3135f79b3f66f07b3e3ea323">PWM_IMR2</a></td></tr>
<tr class="memdesc:ace94fb7a3135f79b3f66f07b3e3ea323"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x3C) PWM Interrupt Mask Register 2  <a href="#ace94fb7a3135f79b3f66f07b3e3ea323">More...</a><br /></td></tr>
<tr class="separator:ace94fb7a3135f79b3f66f07b3e3ea323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bce0561cc4aadae0b806f3bf4826fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ae4bce0561cc4aadae0b806f3bf4826fe">PWM_ISR2</a></td></tr>
<tr class="memdesc:ae4bce0561cc4aadae0b806f3bf4826fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x40) PWM Interrupt Status Register 2  <a href="#ae4bce0561cc4aadae0b806f3bf4826fe">More...</a><br /></td></tr>
<tr class="separator:ae4bce0561cc4aadae0b806f3bf4826fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc05d4026ccd82f043c63f808f62dd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a0cc05d4026ccd82f043c63f808f62dd0">PWM_OOV</a></td></tr>
<tr class="memdesc:a0cc05d4026ccd82f043c63f808f62dd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x44) PWM Output Override Value Register  <a href="#a0cc05d4026ccd82f043c63f808f62dd0">More...</a><br /></td></tr>
<tr class="separator:a0cc05d4026ccd82f043c63f808f62dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8fd97de2c4e13bb35d28bb9bad4ef85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ad8fd97de2c4e13bb35d28bb9bad4ef85">PWM_OS</a></td></tr>
<tr class="memdesc:ad8fd97de2c4e13bb35d28bb9bad4ef85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x48) PWM Output Selection Register  <a href="#ad8fd97de2c4e13bb35d28bb9bad4ef85">More...</a><br /></td></tr>
<tr class="separator:ad8fd97de2c4e13bb35d28bb9bad4ef85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ed31bceeeb38025d4ca012a04e0904a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a3ed31bceeeb38025d4ca012a04e0904a">PWM_OSS</a></td></tr>
<tr class="memdesc:a3ed31bceeeb38025d4ca012a04e0904a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x4C) PWM Output Selection Set Register  <a href="#a3ed31bceeeb38025d4ca012a04e0904a">More...</a><br /></td></tr>
<tr class="separator:a3ed31bceeeb38025d4ca012a04e0904a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9957913a3421d09ea30843525d90d1f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a9957913a3421d09ea30843525d90d1f3">PWM_OSC</a></td></tr>
<tr class="memdesc:a9957913a3421d09ea30843525d90d1f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x50) PWM Output Selection Clear Register  <a href="#a9957913a3421d09ea30843525d90d1f3">More...</a><br /></td></tr>
<tr class="separator:a9957913a3421d09ea30843525d90d1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ced63d45ede181365aacfd0263833f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a4ced63d45ede181365aacfd0263833f3">PWM_OSSUPD</a></td></tr>
<tr class="memdesc:a4ced63d45ede181365aacfd0263833f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x54) PWM Output Selection Set Update Register  <a href="#a4ced63d45ede181365aacfd0263833f3">More...</a><br /></td></tr>
<tr class="separator:a4ced63d45ede181365aacfd0263833f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab744e637e8d85eb4dca22cc613b4acdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ab744e637e8d85eb4dca22cc613b4acdd">PWM_OSCUPD</a></td></tr>
<tr class="memdesc:ab744e637e8d85eb4dca22cc613b4acdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x58) PWM Output Selection Clear Update Register  <a href="#ab744e637e8d85eb4dca22cc613b4acdd">More...</a><br /></td></tr>
<tr class="separator:ab744e637e8d85eb4dca22cc613b4acdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad08422a44809b9e6b3641a7586ea9e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ad08422a44809b9e6b3641a7586ea9e49">PWM_FMR</a></td></tr>
<tr class="memdesc:ad08422a44809b9e6b3641a7586ea9e49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x5C) PWM Fault Mode Register  <a href="#ad08422a44809b9e6b3641a7586ea9e49">More...</a><br /></td></tr>
<tr class="separator:ad08422a44809b9e6b3641a7586ea9e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf36a57f90e6a531613b2536c6d71649"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aaf36a57f90e6a531613b2536c6d71649">PWM_FSR</a></td></tr>
<tr class="memdesc:aaf36a57f90e6a531613b2536c6d71649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x60) PWM Fault Status Register  <a href="#aaf36a57f90e6a531613b2536c6d71649">More...</a><br /></td></tr>
<tr class="separator:aaf36a57f90e6a531613b2536c6d71649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae961dd7529806be344654c9a320e4a06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ae961dd7529806be344654c9a320e4a06">PWM_FCR</a></td></tr>
<tr class="memdesc:ae961dd7529806be344654c9a320e4a06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x64) PWM Fault Clear Register  <a href="#ae961dd7529806be344654c9a320e4a06">More...</a><br /></td></tr>
<tr class="separator:ae961dd7529806be344654c9a320e4a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551b45c4c2b85f3b33f69646bddccd7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a551b45c4c2b85f3b33f69646bddccd7f">PWM_FPV</a></td></tr>
<tr class="memdesc:a551b45c4c2b85f3b33f69646bddccd7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x68) PWM Fault Protection Value Register  <a href="#a551b45c4c2b85f3b33f69646bddccd7f">More...</a><br /></td></tr>
<tr class="separator:a551b45c4c2b85f3b33f69646bddccd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab973843f82b414491c37b9914c497d56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ab973843f82b414491c37b9914c497d56">PWM_FPE1</a></td></tr>
<tr class="memdesc:ab973843f82b414491c37b9914c497d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x6C) PWM Fault Protection Enable Register 1  <a href="#ab973843f82b414491c37b9914c497d56">More...</a><br /></td></tr>
<tr class="separator:ab973843f82b414491c37b9914c497d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a6028d08635a1ee84c840d17160ea1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a67a6028d08635a1ee84c840d17160ea1">PWM_FPE2</a></td></tr>
<tr class="memdesc:a67a6028d08635a1ee84c840d17160ea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x70) PWM Fault Protection Enable Register 2  <a href="#a67a6028d08635a1ee84c840d17160ea1">More...</a><br /></td></tr>
<tr class="separator:a67a6028d08635a1ee84c840d17160ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1823db3468978991b73e878d603de39a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a1823db3468978991b73e878d603de39a">Reserved2</a> [2]</td></tr>
<tr class="separator:a1823db3468978991b73e878d603de39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a316c420ca43f8169efa58959f04ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ab9a316c420ca43f8169efa58959f04ad">PWM_ELMR</a> [2]</td></tr>
<tr class="memdesc:ab9a316c420ca43f8169efa58959f04ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x7C) PWM Event Line 0 Mode Register  <a href="#ab9a316c420ca43f8169efa58959f04ad">More...</a><br /></td></tr>
<tr class="separator:ab9a316c420ca43f8169efa58959f04ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f06d3dbebc56c0ec46e325bddf2a0ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a2f06d3dbebc56c0ec46e325bddf2a0ed">Reserved3</a> [11]</td></tr>
<tr class="separator:a2f06d3dbebc56c0ec46e325bddf2a0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa940ed089b84eb01cc781fb870cfac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a1fa940ed089b84eb01cc781fb870cfac">PWM_SMMR</a></td></tr>
<tr class="memdesc:a1fa940ed089b84eb01cc781fb870cfac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xB0) PWM Stepper Motor Mode Register  <a href="#a1fa940ed089b84eb01cc781fb870cfac">More...</a><br /></td></tr>
<tr class="separator:a1fa940ed089b84eb01cc781fb870cfac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911ab805491188de9a1ca47f5a724b28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a911ab805491188de9a1ca47f5a724b28">Reserved4</a> [12]</td></tr>
<tr class="separator:a911ab805491188de9a1ca47f5a724b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7043e8b70da72aeba1df02ab056aaff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a7043e8b70da72aeba1df02ab056aaff0">PWM_WPCR</a></td></tr>
<tr class="memdesc:a7043e8b70da72aeba1df02ab056aaff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xE4) PWM Write Protect Control Register  <a href="#a7043e8b70da72aeba1df02ab056aaff0">More...</a><br /></td></tr>
<tr class="separator:a7043e8b70da72aeba1df02ab056aaff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4b4be0e2348175bc4f2d1660e81bdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a9a4b4be0e2348175bc4f2d1660e81bdb">PWM_WPSR</a></td></tr>
<tr class="memdesc:a9a4b4be0e2348175bc4f2d1660e81bdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xE8) PWM Write Protect Status Register  <a href="#a9a4b4be0e2348175bc4f2d1660e81bdb">More...</a><br /></td></tr>
<tr class="separator:a9a4b4be0e2348175bc4f2d1660e81bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5158eb381146eadd389f59716772c771"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a5158eb381146eadd389f59716772c771">Reserved5</a> [7]</td></tr>
<tr class="separator:a5158eb381146eadd389f59716772c771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae742ac08b859c99461a8cf6a32d66f8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#ae742ac08b859c99461a8cf6a32d66f8a">PWM_TPR</a></td></tr>
<tr class="memdesc:ae742ac08b859c99461a8cf6a32d66f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x108) Transmit Pointer Register  <a href="#ae742ac08b859c99461a8cf6a32d66f8a">More...</a><br /></td></tr>
<tr class="separator:ae742ac08b859c99461a8cf6a32d66f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163e4c1f3ad51601386a21d02a7aa8b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a163e4c1f3ad51601386a21d02a7aa8b5">PWM_TCR</a></td></tr>
<tr class="memdesc:a163e4c1f3ad51601386a21d02a7aa8b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x10C) Transmit Counter Register  <a href="#a163e4c1f3ad51601386a21d02a7aa8b5">More...</a><br /></td></tr>
<tr class="separator:a163e4c1f3ad51601386a21d02a7aa8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac152fc2dfc5994c48af92b0ea92212"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a0ac152fc2dfc5994c48af92b0ea92212">Reserved6</a> [2]</td></tr>
<tr class="separator:a0ac152fc2dfc5994c48af92b0ea92212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5497bf9db929d588bc3add6b885b09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a7e5497bf9db929d588bc3add6b885b09">PWM_TNPR</a></td></tr>
<tr class="memdesc:a7e5497bf9db929d588bc3add6b885b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x118) Transmit Next Pointer Register  <a href="#a7e5497bf9db929d588bc3add6b885b09">More...</a><br /></td></tr>
<tr class="separator:a7e5497bf9db929d588bc3add6b885b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ca9443265f4f53b8b011a5338040e6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a2ca9443265f4f53b8b011a5338040e6e">PWM_TNCR</a></td></tr>
<tr class="memdesc:a2ca9443265f4f53b8b011a5338040e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x11C) Transmit Next Counter Register  <a href="#a2ca9443265f4f53b8b011a5338040e6e">More...</a><br /></td></tr>
<tr class="separator:a2ca9443265f4f53b8b011a5338040e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a96eff2b1962292d4dc9656faf4264b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a3a96eff2b1962292d4dc9656faf4264b">PWM_PTCR</a></td></tr>
<tr class="memdesc:a3a96eff2b1962292d4dc9656faf4264b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x120) Transfer Control Register  <a href="#a3a96eff2b1962292d4dc9656faf4264b">More...</a><br /></td></tr>
<tr class="separator:a3a96eff2b1962292d4dc9656faf4264b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8539913c8f748958c9fb1f9d8e128a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a7e8539913c8f748958c9fb1f9d8e128a">PWM_PTSR</a></td></tr>
<tr class="memdesc:a7e8539913c8f748958c9fb1f9d8e128a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x124) Transfer Status Register  <a href="#a7e8539913c8f748958c9fb1f9d8e128a">More...</a><br /></td></tr>
<tr class="separator:a7e8539913c8f748958c9fb1f9d8e128a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ccb9088df1b35c589bdf03b7146224f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#a2ccb9088df1b35c589bdf03b7146224f">Reserved7</a> [2]</td></tr>
<tr class="separator:a2ccb9088df1b35c589bdf03b7146224f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd18e1cf61d0d3b57ef6a77ba5e82ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_pwm_cmp.html">PwmCmp</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#afdd18e1cf61d0d3b57ef6a77ba5e82ca">PWM_CMP</a> [<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>]</td></tr>
<tr class="memdesc:afdd18e1cf61d0d3b57ef6a77ba5e82ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x130) 0 .. 7  <a href="#afdd18e1cf61d0d3b57ef6a77ba5e82ca">More...</a><br /></td></tr>
<tr class="separator:afdd18e1cf61d0d3b57ef6a77ba5e82ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2470b22be2b32cdc3efd3215d828ee4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aa2470b22be2b32cdc3efd3215d828ee4">Reserved8</a> [20]</td></tr>
<tr class="separator:aa2470b22be2b32cdc3efd3215d828ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa875ec8104e2b466638578d153b53861"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_pwm_ch__num.html">PwmCh_num</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pwm.html#aa875ec8104e2b466638578d153b53861">PWM_CH_NUM</a> [<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>]</td></tr>
<tr class="memdesc:aa875ec8104e2b466638578d153b53861"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x200) ch_num = 0 .. 7  <a href="#aa875ec8104e2b466638578d153b53861">More...</a><br /></td></tr>
<tr class="separator:aa875ec8104e2b466638578d153b53861"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00066">66</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa875ec8104e2b466638578d153b53861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa875ec8104e2b466638578d153b53861">&#9670;&nbsp;</a></span>PWM_CH_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_pwm_ch__num.html">PwmCh_num</a> PWM_CH_NUM[<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gaac490ccca2dabf7952b692754e13ef7a">PWMCH_NUM_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x200) ch_num = 0 .. 7 </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00114">114</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="afe74cf6792df26f350b0ff2e0323a910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe74cf6792df26f350b0ff2e0323a910">&#9670;&nbsp;</a></span>PWM_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_CLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x00) PWM Clock Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00067">67</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="afdd18e1cf61d0d3b57ef6a77ba5e82ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdd18e1cf61d0d3b57ef6a77ba5e82ca">&#9670;&nbsp;</a></span>PWM_CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_pwm_cmp.html">PwmCmp</a> PWM_CMP[<a class="el" href="group___s_a_m3_x_a___p_w_m.html#gace381626974919cd4b1106113a792dd5">PWMCMP_NUMBER</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x130) 0 .. 7 </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00112">112</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="ab03d0512f6e1ac549ec37ae37a5ea8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab03d0512f6e1ac549ec37ae37a5ea8e7">&#9670;&nbsp;</a></span>PWM_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_DIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x08) PWM Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00069">69</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="ab9a316c420ca43f8169efa58959f04ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a316c420ca43f8169efa58959f04ad">&#9670;&nbsp;</a></span>PWM_ELMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_ELMR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x7C) PWM Event Line 0 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00097">97</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="aee92566f755e0751635ae2be470f836c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee92566f755e0751635ae2be470f836c">&#9670;&nbsp;</a></span>PWM_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_ENA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x04) PWM Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00068">68</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="ae961dd7529806be344654c9a320e4a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae961dd7529806be344654c9a320e4a06">&#9670;&nbsp;</a></span>PWM_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_FCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x64) PWM Fault Clear Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00092">92</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="ad08422a44809b9e6b3641a7586ea9e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad08422a44809b9e6b3641a7586ea9e49">&#9670;&nbsp;</a></span>PWM_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_FMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x5C) PWM Fault Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00090">90</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="ab973843f82b414491c37b9914c497d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab973843f82b414491c37b9914c497d56">&#9670;&nbsp;</a></span>PWM_FPE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_FPE1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x6C) PWM Fault Protection Enable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00094">94</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a67a6028d08635a1ee84c840d17160ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67a6028d08635a1ee84c840d17160ea1">&#9670;&nbsp;</a></span>PWM_FPE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_FPE2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x70) PWM Fault Protection Enable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00095">95</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a551b45c4c2b85f3b33f69646bddccd7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a551b45c4c2b85f3b33f69646bddccd7f">&#9670;&nbsp;</a></span>PWM_FPV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_FPV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x68) PWM Fault Protection Value Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00093">93</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="aaf36a57f90e6a531613b2536c6d71649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf36a57f90e6a531613b2536c6d71649">&#9670;&nbsp;</a></span>PWM_FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PWM_FSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x60) PWM Fault Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00091">91</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="aaff838004cb5e6b122cbe11b765ace01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff838004cb5e6b122cbe11b765ace01">&#9670;&nbsp;</a></span>PWM_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_IDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x14) PWM Interrupt Disable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00072">72</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a900d849fa88d1eef327bc81d2d4d378d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900d849fa88d1eef327bc81d2d4d378d">&#9670;&nbsp;</a></span>PWM_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_IDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x38) PWM Interrupt Disable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00081">81</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a697389d2ffe851a10c06d46b34ca1281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697389d2ffe851a10c06d46b34ca1281">&#9670;&nbsp;</a></span>PWM_IER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_IER1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x10) PWM Interrupt Enable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00071">71</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a3f5395c35dd87e91c715ceae7b871eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f5395c35dd87e91c715ceae7b871eae">&#9670;&nbsp;</a></span>PWM_IER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_IER2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x34) PWM Interrupt Enable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00080">80</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a0af15ab188e33ba1bf5d1c672118c966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0af15ab188e33ba1bf5d1c672118c966">&#9670;&nbsp;</a></span>PWM_IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PWM_IMR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x18) PWM Interrupt Mask Register 1 </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00073">73</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="ace94fb7a3135f79b3f66f07b3e3ea323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace94fb7a3135f79b3f66f07b3e3ea323">&#9670;&nbsp;</a></span>PWM_IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PWM_IMR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x3C) PWM Interrupt Mask Register 2 </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00082">82</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a16871ff0018856590b46774372b05175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16871ff0018856590b46774372b05175">&#9670;&nbsp;</a></span>PWM_ISR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PWM_ISR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x1C) PWM Interrupt Status Register 1 </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00074">74</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="ae4bce0561cc4aadae0b806f3bf4826fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4bce0561cc4aadae0b806f3bf4826fe">&#9670;&nbsp;</a></span>PWM_ISR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PWM_ISR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x40) PWM Interrupt Status Register 2 </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00083">83</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a0cc05d4026ccd82f043c63f808f62dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc05d4026ccd82f043c63f808f62dd0">&#9670;&nbsp;</a></span>PWM_OOV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_OOV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x44) PWM Output Override Value Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00084">84</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="ad8fd97de2c4e13bb35d28bb9bad4ef85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8fd97de2c4e13bb35d28bb9bad4ef85">&#9670;&nbsp;</a></span>PWM_OS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_OS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x48) PWM Output Selection Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00085">85</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a9957913a3421d09ea30843525d90d1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9957913a3421d09ea30843525d90d1f3">&#9670;&nbsp;</a></span>PWM_OSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_OSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x50) PWM Output Selection Clear Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00087">87</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="ab744e637e8d85eb4dca22cc613b4acdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab744e637e8d85eb4dca22cc613b4acdd">&#9670;&nbsp;</a></span>PWM_OSCUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_OSCUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x58) PWM Output Selection Clear Update Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00089">89</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a3ed31bceeeb38025d4ca012a04e0904a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ed31bceeeb38025d4ca012a04e0904a">&#9670;&nbsp;</a></span>PWM_OSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_OSS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x4C) PWM Output Selection Set Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00086">86</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a4ced63d45ede181365aacfd0263833f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ced63d45ede181365aacfd0263833f3">&#9670;&nbsp;</a></span>PWM_OSSUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_OSSUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x54) PWM Output Selection Set Update Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00088">88</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a3a96eff2b1962292d4dc9656faf4264b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a96eff2b1962292d4dc9656faf4264b">&#9670;&nbsp;</a></span>PWM_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x120) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00109">109</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a7e8539913c8f748958c9fb1f9d8e128a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e8539913c8f748958c9fb1f9d8e128a">&#9670;&nbsp;</a></span>PWM_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PWM_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x124) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00110">110</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a5ebbdad27c9ec6c9c28501797bdc0c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ebbdad27c9ec6c9c28501797bdc0c9b">&#9670;&nbsp;</a></span>PWM_SCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_SCM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x20) PWM Sync Channels Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00075">75</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a98420aa19fd99904a4985e5120ea7a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98420aa19fd99904a4985e5120ea7a1a">&#9670;&nbsp;</a></span>PWM_SCUC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_SCUC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x28) PWM Sync Channels Update Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00077">77</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a706e198dae6b308d2492ef84918ede77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a706e198dae6b308d2492ef84918ede77">&#9670;&nbsp;</a></span>PWM_SCUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_SCUP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x2C) PWM Sync Channels Update Period Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00078">78</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="accbdaaa03efb335c2052c0d14d32993c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accbdaaa03efb335c2052c0d14d32993c">&#9670;&nbsp;</a></span>PWM_SCUPUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_SCUPUPD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x30) PWM Sync Channels Update Period Update Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00079">79</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a1fa940ed089b84eb01cc781fb870cfac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fa940ed089b84eb01cc781fb870cfac">&#9670;&nbsp;</a></span>PWM_SMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_SMMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xB0) PWM Stepper Motor Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00099">99</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a46fbc898bdb6f5c3fb0c2dc8bb5cb6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46fbc898bdb6f5c3fb0c2dc8bb5cb6d1">&#9670;&nbsp;</a></span>PWM_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PWM_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x0C) PWM Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00070">70</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a163e4c1f3ad51601386a21d02a7aa8b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a163e4c1f3ad51601386a21d02a7aa8b5">&#9670;&nbsp;</a></span>PWM_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x10C) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00105">105</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a2ca9443265f4f53b8b011a5338040e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ca9443265f4f53b8b011a5338040e6e">&#9670;&nbsp;</a></span>PWM_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_TNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x11C) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00108">108</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a7e5497bf9db929d588bc3add6b885b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e5497bf9db929d588bc3add6b885b09">&#9670;&nbsp;</a></span>PWM_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_TNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x118) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00107">107</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="ae742ac08b859c99461a8cf6a32d66f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae742ac08b859c99461a8cf6a32d66f8a">&#9670;&nbsp;</a></span>PWM_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> PWM_TPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0x108) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00104">104</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a7043e8b70da72aeba1df02ab056aaff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7043e8b70da72aeba1df02ab056aaff0">&#9670;&nbsp;</a></span>PWM_WPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> PWM_WPCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xE4) PWM Write Protect Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00101">101</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a9a4b4be0e2348175bc4f2d1660e81bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4b4be0e2348175bc4f2d1660e81bdb">&#9670;&nbsp;</a></span>PWM_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> PWM_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_pwm.html">Pwm</a> Offset: 0xE8) PWM Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00102">102</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a4564f937e1c95d38b3a97bb289015cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4564f937e1c95d38b3a97bb289015cf5">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00076">76</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a1823db3468978991b73e878d603de39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1823db3468978991b73e878d603de39a">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00096">96</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a2f06d3dbebc56c0ec46e325bddf2a0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f06d3dbebc56c0ec46e325bddf2a0ed">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[11]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00098">98</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a911ab805491188de9a1ca47f5a724b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a911ab805491188de9a1ca47f5a724b28">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00100">100</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a5158eb381146eadd389f59716772c771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5158eb381146eadd389f59716772c771">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved5[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00103">103</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a0ac152fc2dfc5994c48af92b0ea92212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ac152fc2dfc5994c48af92b0ea92212">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00106">106</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="a2ccb9088df1b35c589bdf03b7146224f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ccb9088df1b35c589bdf03b7146224f">&#9670;&nbsp;</a></span>Reserved7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved7[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00111">111</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<a id="aa2470b22be2b32cdc3efd3215d828ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2470b22be2b32cdc3efd3215d828ee4">&#9670;&nbsp;</a></span>Reserved8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved8[20]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__pwm_8h_source.html#l00113">113</a> of file <a class="el" href="component__pwm_8h_source.html">component_pwm.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__pwm_8h_source.html">component_pwm.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:21 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
