Netlist_File: helloworldfpga.net Netlist_ID: SHA256:a3af587cb11416d633e0896ebb5f02130300bc21222bf612e2b154209f16e32c
Array size: 39 x 35 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
u_qlal4s3b_cell_macro	1	1	0	#0
delay_dff_Q_9_D_LUT4_O_6.c_frag	23	15	0	#1
delay_dff_Q_9_D_LUT4_O_7.c_frag	21	17	0	#2
delay_dff_Q_9_D_LUT4_O_8.c_frag	21	20	0	#3
delay_dff_Q_9_D_LUT4_O_9.c_frag	23	20	0	#4
delay_dff_Q_9_D_LUT4_O_10.c_frag	25	15	0	#5
delay_dff_Q_9_D_LUT4_O_11.c_frag	21	19	0	#6
delay_dff_Q_9_D_LUT4_O_12.c_frag	23	17	0	#7
delay_dff_Q_9_D_LUT4_O_13.c_frag	23	14	0	#8
delay_dff_Q_9_D_LUT4_O_14.c_frag	20	18	0	#9
delay_dff_Q_9_D_LUT4_O_15.c_frag	25	18	0	#10
delay_dff_Q_9_D_LUT4_O_16.c_frag	19	15	0	#11
delay_dff_Q_9_D_LUT4_O_17.c_frag	21	12	0	#12
delay_dff_Q_9_D_LUT4_O_18.c_frag	20	19	0	#13
delay_dff_Q_9_D_LUT4_O_19.c_frag	19	13	0	#14
delay_dff_Q_9_D_LUT4_O_20.c_frag	21	13	0	#15
delay_dff_Q_9_D_LUT4_O_21.c_frag	20	12	0	#16
delay_dff_Q_9_D_LUT4_O_1.c_frag	22	14	0	#17
delay_dff_Q_9_D_LUT4_O_2.c_frag	21	15	0	#18
delay_dff_Q_9_D_LUT4_O_3.c_frag	25	14	0	#19
delay_dff_Q_9_D_LUT4_O_4.c_frag	20	16	0	#20
delay_dff_Q_9_D_LUT4_O_5.c_frag	23	16	0	#21
delay_dff_Q_9_D_LUT4_O.c_frag	20	17	0	#22
delay_dff_Q_9_D_LUT3_O.t_frag	21	14	0	#23
delay_dff_Q_9_D_LUT3_O_1.t_frag	22	12	0	#24
delay_dff_Q_9_D_LUT3_O_2.t_frag	23	13	0	#25
$iopadmap$helloworldfpga.nD0	12	3	0	#26
$iopadmap$helloworldfpga.nD1	10	3	0	#27
$iopadmap$helloworldfpga.nD2	8	3	0	#28
d0_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag	22	13	0	#29
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag	20	14	0	#30
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag	20	13	0	#31
delay_dff_Q_9_D_LUT4_O_9_I0_LUT4_I1.c_frag	22	19	0	#32
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag	24	18	0	#33
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag	24	19	0	#34
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag	24	20	0	#35
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag	24	16	0	#36
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag	23	12	0	#37
d0_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag	22	11	0	#38
d0_dffe_Q	21	16	0	#39
d0_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag	22	15	0	#40
d1_dffe_Q	22	17	0	#41
d2_dffe_Q	22	16	0	#42
delay_dff_Q_9_D_LUT4_O_12_I0_LUT3_I1.t_frag	22	18	0	#43
delay_dff_Q_9_D_LUT4_O_14_I0_LUT2_O_I1_LUT2_O.t_frag	21	18	0	#44
delay_dff_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag	23	18	0	#45
delay_dff_Q_9_D_LUT4_O_7_I0_LUT3_O.t_frag	22	20	0	#46
delay_dff_Q_9_D_LUT4_O_9_I0_LUT2_O.t_frag	23	19	0	#47
delay_dff_Q_9_D_LUT4_O_10_I0_LUT2_O.t_frag	25	19	0	#48
delay_dff_Q_9_D_LUT4_O_5_I0_LUT2_O_I1_LUT2_O.t_frag	25	16	0	#49
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag	24	15	0	#50
d0_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag	21	11	0	#51
$iopadmap$helloworldfpga.c	14	3	0	#52
delay_dff_Q_9_D_LUT4_O_1_I0_LUT3_O.t_frag	20	15	0	#53
delay_dff_Q_9_D_LUT4_O_4_I0_LUT3_O.t_frag	19	16	0	#54
delay_dff_Q_9_D_LUT4_O_13_I0_LUT3_O.t_frag	24	17	0	#55
delay_dff_Q_9_D_LUT4_O_16_I0_LUT3_O.t_frag	19	14	0	#56
delay_dff_Q_9_D_LUT4_O_19_I0_LUT2_O.t_frag	19	12	0	#57
d0_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT2_O.t_frag	20	11	0	#58
delay_dff_Q_9_D_LUT4_O_20_I0_LUT3_O.t_frag	19	11	0	#59
$false		3	1	0	#60
$true		2	1	0	#61
