// Seed: 396003291
module module_0 (
    input wor id_0,
    input wand id_1,
    output supply1 id_2,
    input wor id_3,
    output tri id_4,
    output supply0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input wire id_8,
    output tri0 id_9,
    output tri0 id_10
);
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd70,
    parameter id_12 = 32'd99,
    parameter id_2  = 32'd17
) (
    output tri _id_0,
    input supply0 id_1,
    output wand _id_2,
    input wand id_3,
    input wor id_4[1 'b0 : id_0],
    output supply1 id_5[-1 'h0 : id_12  /  -1],
    input tri id_6,
    output wor id_7,
    input uwire id_8,
    input uwire id_9,
    output wand id_10,
    input tri0 id_11,
    input wor _id_12,
    output tri id_13,
    input supply1 id_14,
    output tri0 id_15
);
  supply0 id_17, id_18, id_19[1 'h0 : id_2];
  logic id_20;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_15,
      id_14,
      id_10,
      id_5,
      id_8,
      id_10,
      id_8,
      id_7,
      id_7
  );
  assign id_17 = -1;
  parameter id_21 = (1);
endmodule
