# Info: [9566]: Logging project transcript to file /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation FiltreNum_impl_1 in project /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum.psp.
new_project -name FiltreNum -folder /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth -createimpl_name FiltreNum_impl_1
# COMMAND: setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s200ft256 -speed -5
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s200ft256".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s200ft256 -speed -5
# COMMAND: setup_design -frequency 50 -max_fanout=10000
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
setup_design -frequency 50 -max_fanout=10000
# COMMAND: save_project
# Info: [9562]: Saved implementation FiltreNum_impl_1 in project /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum.psp.
save_project
# COMMAND: add_input_file {../../vhd/ADC_fsm.vhd ../../vhd/DAC_fsm.vhd ../../vhd/accu.vhd ../../vhd/buff.vhd ../../vhd/delayline.vhd ../../vhd/filtre.vhd ../../vhd/fsm.vhd ../../vhd/mult.vhd ../../vhd/register.vhd ../../vhd/rom.vhd}
add_input_file {../../vhd/ADC_fsm.vhd ../../vhd/DAC_fsm.vhd ../../vhd/accu.vhd ../../vhd/buff.vhd ../../vhd/delayline.vhd ../../vhd/filtre.vhd ../../vhd/fsm.vhd ../../vhd/mult.vhd ../../vhd/register.vhd ../../vhd/rom.vhd}
# COMMAND: move_input_file_to_bottom -from {5}
move_input_file_to_bottom -from {5}
# COMMAND: setup_design -basename=filtre_synth -vhdl=true -vendor_constraint_file=false
setup_design -basename=filtre_synth -vhdl=true -vendor_constraint_file=false
# COMMAND: save_project
# Info: [9562]: Saved implementation FiltreNum_impl_1 in project /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum.psp.
save_project
# COMMAND: compile
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/DAC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/accu.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/buff.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/register.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd" ...
# Info: [656]: Top module of the design is set to: FILTER.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.FILTER(A): Pre-processing...
# Info: [44506]: Module work.ROM(A): Pre-processing...
# Info: [44506]: Module work.DELAY_LINE(A): Pre-processing...
# Info: [44506]: Module work.MULT(A): Pre-processing...
# Info: [44506]: Module work.ACCU(A): Pre-processing...
# Info: [44506]: Module work.BUFF(A): Pre-processing...
# Info: [44506]: Module work.FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 23: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CALCUL                             	                         00100
# Info: [40000]: WAIT_CONV                          	                         01000
# Info: [40000]: REG                                	                         10000
# Info: [45144]: Extracted FSM in module work.FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	         CALCUL	                              00100	                         00100
# Info: [40000]: FSM:	    3	      WAIT_CONV	                              01000	                         01000
# Info: [40000]: FSM:	    4	            REG	                              10000	                         10000
# Info: [44506]: Module work.ADC_FSM(A): Pre-processing...
# Info: [45144]: Extracted FSM in module work.ADC_FSM(A), with state variable = current_state[1:0], async set/reset state(s) = (none), number of states = 4.
# Info: [45144]: Preserving the original encoding in 4 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                                 00	                            00
# Info: [40000]: FSM:	    1	           CONV	                                 01	                            01
# Info: [40000]: FSM:	    2	      CONV_WAIT	                                 10	                            10
# Info: [40000]: FSM:	    3	        READ_ST	                                 11	                            11
# Info: [44506]: Module work.DAC_FSM(A): Pre-processing...
# Info: [44506]: Module work.register_1(A): Pre-processing...
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[20] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 125: signal ZERO has never been used.
# Info: [44508]: Module work.ROM(A): Compiling...
# Info: [44508]: Module work.DELAY_LINE(A): Compiling...
# Info: [44508]: Module work.MULT(A): Compiling...
# Info: [44508]: Module work.ACCU(A): Compiling...
# Info: [44508]: Module work.BUFF(A): Compiling...
# Info: [44508]: Module work.FSM(A): Compiling...
# Info: [44838]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 62: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "next_cnt".
# Info: [44508]: Module work.ADC_FSM(A): Compiling...
# Info: [44508]: Module work.DAC_FSM(A): Compiling...
# Info: [44508]: Module work.register_1(A): Compiling...
# Info: [44523]: Root Module work.FILTER(A): Compiling...
# Info: [45307]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 104: The driving logic for the net Rom_Address[4:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd", line 35: Inferred rom instance 'rtlcI2' of type 'rom_8_5_32_11'.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (1 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 573.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix25' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(7)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix26' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(6)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix27' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(5)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix28' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(4)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix29' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(3)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix30' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(2)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix31' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(1)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix32' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(0)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [4556]: 6 Instances are flattened in hierarchical block .work.FILTER.A.
# Info: [11008]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd", line 143: Using 1 levels of output pipelining instead of 0 may improve the performance of multiplier instance:U3_Mult_out_multu16_0
# Info: [15002]: Optimizing design view:.work.ACCU.A_unfold_494
# Info: [15002]: Optimizing design view:.work.FILTER.A
# Info: [12035]: -- Running timing characterization...
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.edf.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.7 s secs.
# Info: [11020]: Overall running time for synthesis: 2.1 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/DAC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/accu.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/buff.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/register.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd" ...
# Info: [656]: Top module of the design is set to: FILTER.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.FILTER(A): Pre-processing...
# Info: [44506]: Module work.ROM(A): Pre-processing...
# Info: [44506]: Module work.DELAY_LINE(A): Pre-processing...
# Info: [44506]: Module work.MULT(A): Pre-processing...
# Info: [44506]: Module work.ACCU(A): Pre-processing...
# Info: [44506]: Module work.BUFF(A): Pre-processing...
# Info: [44506]: Module work.FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 23: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CALCUL                             	                         00100
# Info: [40000]: WAIT_CONV                          	                         01000
# Info: [40000]: REG                                	                         10000
# Info: [45144]: Extracted FSM in module work.FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	         CALCUL	                              00100	                         00100
# Info: [40000]: FSM:	    3	      WAIT_CONV	                              01000	                         01000
# Info: [40000]: FSM:	    4	            REG	                              10000	                         10000
# Info: [44506]: Module work.ADC_FSM(A): Pre-processing...
# Info: [45144]: Extracted FSM in module work.ADC_FSM(A), with state variable = current_state[1:0], async set/reset state(s) = (none), number of states = 4.
# Info: [45144]: Preserving the original encoding in 4 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                                 00	                            00
# Info: [40000]: FSM:	    1	           CONV	                                 01	                            01
# Info: [40000]: FSM:	    2	      CONV_WAIT	                                 10	                            10
# Info: [40000]: FSM:	    3	        READ_ST	                                 11	                            11
# Info: [44506]: Module work.DAC_FSM(A): Pre-processing...
# Info: [44506]: Module work.register_1(A): Pre-processing...
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[20] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 125: signal ZERO has never been used.
# Info: [44508]: Module work.ROM(A): Compiling...
# Info: [44508]: Module work.DELAY_LINE(A): Compiling...
# Info: [44508]: Module work.MULT(A): Compiling...
# Info: [44508]: Module work.ACCU(A): Compiling...
# Info: [44508]: Module work.BUFF(A): Compiling...
# Info: [44508]: Module work.FSM(A): Compiling...
# Info: [44838]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 62: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "next_cnt".
# Info: [44508]: Module work.ADC_FSM(A): Compiling...
# Info: [44508]: Module work.DAC_FSM(A): Compiling...
# Info: [44508]: Module work.register_1(A): Compiling...
# Info: [44523]: Root Module work.FILTER(A): Compiling...
# Info: [45307]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 104: The driving logic for the net Rom_Address[4:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd", line 35: Inferred rom instance 'rtlcI2' of type 'rom_8_5_32_11'.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (1 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 573.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix25' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(7)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix26' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(6)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix27' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(5)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix28' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(4)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix29' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(3)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix30' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(2)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix31' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(1)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix32' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(0)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [4556]: 6 Instances are flattened in hierarchical block .work.FILTER.A.
# Info: [11008]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd", line 143: Using 1 levels of output pipelining instead of 0 may improve the performance of multiplier instance:U3_Mult_out_multu16_0
# Info: [15002]: Optimizing design view:.work.ACCU.A_unfold_494
# Info: [15002]: Optimizing design view:.work.FILTER.A
# Info: [12035]: -- Running timing characterization...
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.edf.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.7 s secs.
# Info: [11020]: Overall running time for synthesis: 2.0 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/DAC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/accu.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/buff.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/register.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd" ...
# Info: [656]: Top module of the design is set to: FILTER.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.FILTER(A): Pre-processing...
# Info: [44506]: Module work.ROM(A): Pre-processing...
# Info: [44506]: Module work.DELAY_LINE(A): Pre-processing...
# Info: [44506]: Module work.MULT(A): Pre-processing...
# Info: [44506]: Module work.ACCU(A): Pre-processing...
# Info: [44506]: Module work.BUFF(A): Pre-processing...
# Info: [44506]: Module work.FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 23: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CALCUL                             	                         00100
# Info: [40000]: WAIT_CONV                          	                         01000
# Info: [40000]: REG                                	                         10000
# Info: [45144]: Extracted FSM in module work.FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	         CALCUL	                              00100	                         00100
# Info: [40000]: FSM:	    3	      WAIT_CONV	                              01000	                         01000
# Info: [40000]: FSM:	    4	            REG	                              10000	                         10000
# Info: [44506]: Module work.ADC_FSM(A): Pre-processing...
# Info: [45144]: Extracted FSM in module work.ADC_FSM(A), with state variable = current_state[1:0], async set/reset state(s) = (none), number of states = 4.
# Info: [45144]: Preserving the original encoding in 4 state FSM
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                                 00	                            00
# Info: [40000]: FSM:	    1	           CONV	                                 01	                            01
# Info: [40000]: FSM:	    2	      CONV_WAIT	                                 10	                            10
# Info: [40000]: FSM:	    3	        READ_ST	                                 11	                            11
# Info: [44506]: Module work.DAC_FSM(A): Pre-processing...
# Info: [44506]: Module work.register_1(A): Pre-processing...
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[20] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 125: signal ZERO has never been used.
# Info: [44508]: Module work.ROM(A): Compiling...
# Info: [44508]: Module work.DELAY_LINE(A): Compiling...
# Info: [44508]: Module work.MULT(A): Compiling...
# Info: [44508]: Module work.ACCU(A): Compiling...
# Info: [44508]: Module work.BUFF(A): Compiling...
# Info: [44508]: Module work.FSM(A): Compiling...
# Info: [44838]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 62: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "next_cnt".
# Info: [44508]: Module work.ADC_FSM(A): Compiling...
# Info: [44508]: Module work.DAC_FSM(A): Compiling...
# Info: [44508]: Module work.register_1(A): Compiling...
# Info: [44523]: Root Module work.FILTER(A): Compiling...
# Info: [45307]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 104: The driving logic for the net Rom_Address[4:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd", line 35: Inferred rom instance 'rtlcI2' of type 'rom_8_5_32_11'.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (1 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 573.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix25' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(7)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix26' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(6)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix27' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(5)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix28' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(4)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix29' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(3)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix30' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(2)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix31' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(1)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix32' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(0)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [4556]: 6 Instances are flattened in hierarchical block .work.FILTER.A.
# Info: [11008]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd", line 143: Using 1 levels of output pipelining instead of 0 may improve the performance of multiplier instance:U3_Mult_out_multu16_0
# Info: [15002]: Optimizing design view:.work.ACCU.A_unfold_494
# Info: [15002]: Optimizing design view:.work.FILTER.A
# Info: [12035]: -- Running timing characterization...
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.edf.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.7 s secs.
# Info: [11020]: Overall running time for synthesis: 1.9 s secs.
synthesize
# COMMAND: report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -clock_frequency
report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -clock_frequency
# COMMAND: report_timing -append /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -summary -num_paths 10
report_timing -append /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -summary -num_paths 10
# COMMAND: report_timing -append /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -num_paths 1 -show_nets -show_schematic
report_timing -append /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -num_paths 1 -show_nets -show_schematic
# COMMAND: report_area /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_area.rep -cell_usage
report_area /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_area.rep -cell_usage
# COMMAND: report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -clock_frequency
report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -clock_frequency
# COMMAND: report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -summary -num_paths 10 -append
report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -summary -num_paths 10 -append
# COMMAND: report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -num_paths 1 -show_nets -append
report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -num_paths 1 -show_nets -append
# COMMAND: save_project
# Info: [9562]: Saved implementation FiltreNum_impl_1 in project /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum.psp.
save_project
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/DAC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/accu.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/buff.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/register.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd" ...
# Info: [656]: Top module of the design is set to: FILTER.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.FILTER(A): Pre-processing...
# Info: [44506]: Module work.ROM(A): Pre-processing...
# Info: [44506]: Module work.DELAY_LINE(A): Pre-processing...
# Info: [44506]: Module work.MULT(A): Pre-processing...
# Info: [44506]: Module work.ACCU(A): Pre-processing...
# Info: [44506]: Module work.BUFF(A): Pre-processing...
# Info: [44506]: Module work.FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 23: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CALCUL                             	                         00100
# Info: [40000]: WAIT_CONV                          	                         01000
# Info: [40000]: REG                                	                         10000
# Info: [45144]: Extracted FSM in module work.FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	         CALCUL	                              00100	                         00100
# Info: [40000]: FSM:	    3	      WAIT_CONV	                              01000	                         01000
# Info: [40000]: FSM:	    4	            REG	                              10000	                         10000
# Info: [44506]: Module work.ADC_FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd", line 25: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CONV_WAIT                          	                         00100
# Info: [40000]: READ_ST1                           	                         01000
# Info: [40000]: READ_ST2                           	                         10000
# Info: [45144]: Extracted FSM in module work.ADC_FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	      CONV_WAIT	                              00100	                         00100
# Info: [40000]: FSM:	    3	       READ_ST1	                              01000	                         01000
# Info: [40000]: FSM:	    4	       READ_ST2	                              10000	                         10000
# Info: [44506]: Module work.DAC_FSM(A): Pre-processing...
# Info: [44506]: Module work.register_1(A): Pre-processing...
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[20] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 125: signal ZERO has never been used.
# Info: [44508]: Module work.ROM(A): Compiling...
# Info: [44508]: Module work.DELAY_LINE(A): Compiling...
# Info: [44508]: Module work.MULT(A): Compiling...
# Info: [44508]: Module work.ACCU(A): Compiling...
# Info: [44508]: Module work.BUFF(A): Compiling...
# Info: [44508]: Module work.FSM(A): Compiling...
# Info: [44838]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 62: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "next_cnt".
# Info: [44508]: Module work.ADC_FSM(A): Compiling...
# Info: [44508]: Module work.DAC_FSM(A): Compiling...
# Info: [44508]: Module work.register_1(A): Compiling...
# Info: [44523]: Root Module work.FILTER(A): Compiling...
# Info: [45307]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 104: The driving logic for the net Rom_Address[4:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd", line 35: Inferred rom instance 'rtlcI2' of type 'rom_8_5_32_11'.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (1 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 583.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix25' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(7)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix26' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(6)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix27' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(5)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix28' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(4)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix29' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(3)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix30' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(2)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix31' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(1)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix32' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(0)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [4556]: 6 Instances are flattened in hierarchical block .work.FILTER.A.
# Info: [11008]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd", line 143: Using 1 levels of output pipelining instead of 0 may improve the performance of multiplier instance:U3_Mult_out_multu16_0
# Info: [15002]: Optimizing design view:.work.ACCU.A_unfold_494
# Info: [15002]: Optimizing design view:.work.FILTER.A
# Info: [12035]: -- Running timing characterization...
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.edf.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.8 s secs.
# Info: [11020]: Overall running time for synthesis: 2.0 s secs.
synthesize
# COMMAND: report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -clock_frequency
report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -clock_frequency
# COMMAND: report_timing -append /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -summary -num_paths 10
report_timing -append /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -summary -num_paths 10
# COMMAND: report_timing -append /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -num_paths 1 -show_nets -show_schematic
report_timing -append /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -num_paths 1 -show_nets -show_schematic
# COMMAND: save_project
# Info: [9562]: Saved implementation FiltreNum_impl_1 in project /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum.psp.
save_project
# COMMAND: exit -force
ng project transcript to file /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s200ft256".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation FiltreNum_impl_1 in project /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum.psp.
open_project /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum.psp
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/DAC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/accu.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/buff.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/register.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd" ...
# Info: [656]: Top module of the design is set to: FILTER.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.FILTER(A): Pre-processing...
# Info: [44506]: Module work.ROM(A): Pre-processing...
# Info: [44506]: Module work.DELAY_LINE(A): Pre-processing...
# Info: [44506]: Module work.MULT(A): Pre-processing...
# Info: [44506]: Module work.ACCU(A): Pre-processing...
# Info: [44506]: Module work.BUFF(A): Pre-processing...
# Info: [44506]: Module work.FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 23: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CALCUL                             	                         00100
# Info: [40000]: WAIT_CONV                          	                         01000
# Info: [40000]: REG                                	                         10000
# Info: [45144]: Extracted FSM in module work.FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	         CALCUL	                              00100	                         00100
# Info: [40000]: FSM:	    3	      WAIT_CONV	                              01000	                         01000
# Info: [40000]: FSM:	    4	            REG	                              10000	                         10000
# Info: [44506]: Module work.ADC_FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd", line 25: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CONV_WAIT                          	                         00100
# Info: [40000]: READ_ST1                           	                         01000
# Info: [40000]: READ_ST2                           	                         10000
# Info: [45144]: Extracted FSM in module work.ADC_FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	      CONV_WAIT	                              00100	                         00100
# Info: [40000]: FSM:	    3	       READ_ST1	                              01000	                         01000
# Info: [40000]: FSM:	    4	       READ_ST2	                              10000	                         10000
# Info: [44506]: Module work.DAC_FSM(A): Pre-processing...
# Info: [44506]: Module work.register_1(A): Pre-processing...
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[20] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 125: signal ZERO has never been used.
# Info: [44508]: Module work.ROM(A): Compiling...
# Info: [44508]: Module work.DELAY_LINE(A): Compiling...
# Info: [44508]: Module work.MULT(A): Compiling...
# Info: [44508]: Module work.ACCU(A): Compiling...
# Info: [44508]: Module work.BUFF(A): Compiling...
# Info: [44508]: Module work.FSM(A): Compiling...
# Info: [44838]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 62: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "next_cnt".
# Info: [44508]: Module work.ADC_FSM(A): Compiling...
# Info: [44508]: Module work.DAC_FSM(A): Compiling...
# Info: [44508]: Module work.register_1(A): Compiling...
# Info: [44523]: Root Module work.FILTER(A): Compiling...
# Info: [45307]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 104: The driving logic for the net Rom_Address[4:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd", line 35: Inferred rom instance 'rtlcI2' of type 'rom_8_5_32_11'.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (1 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 583.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix25' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(7)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix26' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(6)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix27' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(5)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix28' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(4)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix29' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(3)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix30' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(2)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix31' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(1)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix32' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(0)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [4556]: 6 Instances are flattened in hierarchical block .work.FILTER.A.
# Info: [11008]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd", line 143: Using 1 levels of output pipelining instead of 0 may improve the performance of multiplier instance:U3_Mult_out_multu16_0
# Info: [15002]: Optimizing design view:.work.ACCU.A_unfold_494
# Info: [15002]: Optimizing design view:.work.FILTER.A
# Info: [12035]: -- Running timing characterization...
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.edf.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.7 s secs.
# Info: [11020]: Overall running time for synthesis: 2.0 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/DAC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/accu.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/buff.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/register.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd" ...
# Info: [656]: Top module of the design is set to: FILTER.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.FILTER(A): Pre-processing...
# Info: [44506]: Module work.ROM(A): Pre-processing...
# Info: [44506]: Module work.DELAY_LINE(A): Pre-processing...
# Info: [44506]: Module work.MULT(A): Pre-processing...
# Info: [44506]: Module work.ACCU(A): Pre-processing...
# Info: [44506]: Module work.BUFF(A): Pre-processing...
# Info: [44506]: Module work.FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 23: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CALCUL                             	                         00100
# Info: [40000]: WAIT_CONV                          	                         01000
# Info: [40000]: REG                                	                         10000
# Info: [45144]: Extracted FSM in module work.FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	         CALCUL	                              00100	                         00100
# Info: [40000]: FSM:	    3	      WAIT_CONV	                              01000	                         01000
# Info: [40000]: FSM:	    4	            REG	                              10000	                         10000
# Info: [44506]: Module work.ADC_FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd", line 25: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CONV_WAIT                          	                         00100
# Info: [40000]: READ_ST1                           	                         01000
# Info: [40000]: READ_ST2                           	                         10000
# Info: [45144]: Extracted FSM in module work.ADC_FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	      CONV_WAIT	                              00100	                         00100
# Info: [40000]: FSM:	    3	       READ_ST1	                              01000	                         01000
# Info: [40000]: FSM:	    4	       READ_ST2	                              10000	                         10000
# Info: [44506]: Module work.DAC_FSM(A): Pre-processing...
# Info: [44506]: Module work.register_1(A): Pre-processing...
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[20] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 125: signal ZERO has never been used.
# Info: [44508]: Module work.ROM(A): Compiling...
# Info: [44508]: Module work.DELAY_LINE(A): Compiling...
# Info: [44508]: Module work.MULT(A): Compiling...
# Info: [44508]: Module work.ACCU(A): Compiling...
# Info: [44508]: Module work.BUFF(A): Compiling...
# Info: [44508]: Module work.FSM(A): Compiling...
# Info: [44838]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 62: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "next_cnt".
# Info: [44508]: Module work.ADC_FSM(A): Compiling...
# Info: [44508]: Module work.DAC_FSM(A): Compiling...
# Info: [44508]: Module work.register_1(A): Compiling...
# Info: [44523]: Root Module work.FILTER(A): Compiling...
# Info: [45307]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 104: The driving logic for the net Rom_Address[4:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd", line 35: Inferred rom instance 'rtlcI2' of type 'rom_8_5_32_11'.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (1 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 583.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix25' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(7)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix26' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(6)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix27' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(5)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix28' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(4)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix29' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(3)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix30' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(2)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix31' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(1)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix32' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(0)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [4556]: 6 Instances are flattened in hierarchical block .work.FILTER.A.
# Info: [11008]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd", line 143: Using 1 levels of output pipelining instead of 0 may improve the performance of multiplier instance:U3_Mult_out_multu16_0
# Info: [15002]: Optimizing design view:.work.ACCU.A_unfold_494
# Info: [15002]: Optimizing design view:.work.FILTER.A
# Info: [12035]: -- Running timing characterization...
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.edf.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.7 s secs.
# Info: [11020]: Overall running time for synthesis: 1.9 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/DAC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/accu.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/buff.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/register.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd" ...
# Info: [656]: Top module of the design is set to: FILTER.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.FILTER(A): Pre-processing...
# Info: [44506]: Module work.ROM(A): Pre-processing...
# Info: [44506]: Module work.DELAY_LINE(A): Pre-processing...
# Info: [44506]: Module work.MULT(A): Pre-processing...
# Info: [44506]: Module work.ACCU(A): Pre-processing...
# Info: [44506]: Module work.BUFF(A): Pre-processing...
# Info: [44506]: Module work.FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 23: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CALCUL                             	                         00100
# Info: [40000]: WAIT_CONV                          	                         01000
# Info: [40000]: REG                                	                         10000
# Info: [45144]: Extracted FSM in module work.FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	         CALCUL	                              00100	                         00100
# Info: [40000]: FSM:	    3	      WAIT_CONV	                              01000	                         01000
# Info: [40000]: FSM:	    4	            REG	                              10000	                         10000
# Info: [44506]: Module work.ADC_FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd", line 25: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CONV_WAIT                          	                         00100
# Info: [40000]: READ_ST1                           	                         01000
# Info: [40000]: READ_ST2                           	                         10000
# Info: [45144]: Extracted FSM in module work.ADC_FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	      CONV_WAIT	                              00100	                         00100
# Info: [40000]: FSM:	    3	       READ_ST1	                              01000	                         01000
# Info: [40000]: FSM:	    4	       READ_ST2	                              10000	                         10000
# Info: [44506]: Module work.DAC_FSM(A): Pre-processing...
# Info: [44506]: Module work.register_1(A): Pre-processing...
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[20] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 125: signal ZERO has never been used.
# Info: [44508]: Module work.ROM(A): Compiling...
# Info: [44508]: Module work.DELAY_LINE(A): Compiling...
# Info: [44508]: Module work.MULT(A): Compiling...
# Info: [44508]: Module work.ACCU(A): Compiling...
# Info: [44508]: Module work.BUFF(A): Compiling...
# Info: [44508]: Module work.FSM(A): Compiling...
# Info: [44838]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 62: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "next_cnt".
# Info: [44508]: Module work.ADC_FSM(A): Compiling...
# Info: [44508]: Module work.DAC_FSM(A): Compiling...
# Info: [44508]: Module work.register_1(A): Compiling...
# Info: [44523]: Root Module work.FILTER(A): Compiling...
# Info: [45307]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 104: The driving logic for the net Rom_Address[4:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd", line 35: Inferred rom instance 'rtlcI2' of type 'rom_8_5_32_11'.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (1 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 583.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix25' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(7)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix26' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(6)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix27' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(5)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix28' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(4)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix29' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(3)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix30' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(2)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix31' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(1)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix32' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(0)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [4556]: 6 Instances are flattened in hierarchical block .work.FILTER.A.
# Info: [11008]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd", line 143: Using 1 levels of output pipelining instead of 0 may improve the performance of multiplier instance:U3_Mult_out_multu16_0
# Info: [15002]: Optimizing design view:.work.ACCU.A_unfold_494
# Info: [15002]: Optimizing design view:.work.FILTER.A
# Info: [12035]: -- Running timing characterization...
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.edf.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.8 s secs.
# Info: [11020]: Overall running time for synthesis: 2.0 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/DAC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/accu.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/buff.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/register.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd" ...
# Info: [656]: Top module of the design is set to: FILTER.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.FILTER(A): Pre-processing...
# Info: [44506]: Module work.ROM(A): Pre-processing...
# Info: [44506]: Module work.DELAY_LINE(A): Pre-processing...
# Info: [44506]: Module work.MULT(A): Pre-processing...
# Info: [44506]: Module work.ACCU(A): Pre-processing...
# Info: [44506]: Module work.BUFF(A): Pre-processing...
# Info: [44506]: Module work.FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 23: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CALCUL                             	                         00100
# Info: [40000]: WAIT_CONV                          	                         01000
# Info: [40000]: REG                                	                         10000
# Info: [45144]: Extracted FSM in module work.FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	         CALCUL	                              00100	                         00100
# Info: [40000]: FSM:	    3	      WAIT_CONV	                              01000	                         01000
# Info: [40000]: FSM:	    4	            REG	                              10000	                         10000
# Info: [44506]: Module work.ADC_FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd", line 25: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CONV_WAIT                          	                         00100
# Info: [40000]: READ_ST1                           	                         01000
# Info: [40000]: READ_ST2                           	                         10000
# Info: [45144]: Extracted FSM in module work.ADC_FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	      CONV_WAIT	                              00100	                         00100
# Info: [40000]: FSM:	    3	       READ_ST1	                              01000	                         01000
# Info: [40000]: FSM:	    4	       READ_ST2	                              10000	                         10000
# Info: [44506]: Module work.DAC_FSM(A): Pre-processing...
# Info: [44506]: Module work.register_1(A): Pre-processing...
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[20] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 125: signal ZERO has never been used.
# Info: [44508]: Module work.ROM(A): Compiling...
# Info: [44508]: Module work.DELAY_LINE(A): Compiling...
# Info: [44508]: Module work.MULT(A): Compiling...
# Info: [44508]: Module work.ACCU(A): Compiling...
# Info: [44508]: Module work.BUFF(A): Compiling...
# Info: [44508]: Module work.FSM(A): Compiling...
# Info: [44838]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 62: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "next_cnt".
# Info: [44508]: Module work.ADC_FSM(A): Compiling...
# Info: [44508]: Module work.DAC_FSM(A): Compiling...
# Info: [44508]: Module work.register_1(A): Compiling...
# Info: [44523]: Root Module work.FILTER(A): Compiling...
# Info: [45307]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 104: The driving logic for the net Rom_Address[4:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd", line 35: Inferred rom instance 'rtlcI2' of type 'rom_8_5_32_11'.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (1 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 583.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix25' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(7)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix26' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(6)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix27' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(5)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix28' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(4)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix29' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(3)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix30' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(2)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix31' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(1)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix32' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(0)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [4556]: 6 Instances are flattened in hierarchical block .work.FILTER.A.
# Info: [11008]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd", line 143: Using 1 levels of output pipelining instead of 0 may improve the performance of multiplier instance:U3_Mult_out_multu16_0
# Info: [15002]: Optimizing design view:.work.ACCU.A_unfold_494
# Info: [15002]: Optimizing design view:.work.FILTER.A
# Info: [12035]: -- Running timing characterization...
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.edf.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.8 s secs.
# Info: [11020]: Overall running time for synthesis: 2.0 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/DAC_fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/accu.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/buff.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/register.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd" ...
# Info: [656]: Top module of the design is set to: FILTER.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.FILTER(A): Pre-processing...
# Info: [44506]: Module work.ROM(A): Pre-processing...
# Info: [44506]: Module work.DELAY_LINE(A): Pre-processing...
# Info: [44506]: Module work.MULT(A): Pre-processing...
# Info: [44506]: Module work.ACCU(A): Pre-processing...
# Info: [44506]: Module work.BUFF(A): Pre-processing...
# Info: [44506]: Module work.FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 23: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CALCUL                             	                         00100
# Info: [40000]: WAIT_CONV                          	                         01000
# Info: [40000]: REG                                	                         10000
# Info: [45144]: Extracted FSM in module work.FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	         CALCUL	                              00100	                         00100
# Info: [40000]: FSM:	    3	      WAIT_CONV	                              01000	                         01000
# Info: [40000]: FSM:	    4	            REG	                              10000	                         10000
# Info: [44506]: Module work.ADC_FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/ADC_fsm.vhd", line 25: Enumerated type STATE with 5 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[4-0]
# Info: [40000]: INIT                               	                         00001
# Info: [40000]: CONV                               	                         00010
# Info: [40000]: CONV_WAIT                          	                         00100
# Info: [40000]: READ_ST1                           	                         01000
# Info: [40000]: READ_ST2                           	                         10000
# Info: [45144]: Extracted FSM in module work.ADC_FSM(A), with state variable = current_state[4:0], async set/reset state(s) = (none), number of states = 5.
# Info: [45144]: Re-encoding 5 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           INIT	                              00001	                         00001
# Info: [40000]: FSM:	    1	           CONV	                              00010	                         00010
# Info: [40000]: FSM:	    2	      CONV_WAIT	                              00100	                         00100
# Info: [40000]: FSM:	    3	       READ_ST1	                              01000	                         01000
# Info: [40000]: FSM:	    4	       READ_ST2	                              10000	                         10000
# Info: [44506]: Module work.DAC_FSM(A): Pre-processing...
# Info: [44506]: Module work.register_1(A): Pre-processing...
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[20] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 122: signal Accu_out[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/filtre.vhd", line 125: signal ZERO has never been used.
# Info: [44508]: Module work.ROM(A): Compiling...
# Info: [44508]: Module work.DELAY_LINE(A): Compiling...
# Info: [44508]: Module work.MULT(A): Compiling...
# Info: [44508]: Module work.ACCU(A): Compiling...
# Info: [44508]: Module work.BUFF(A): Compiling...
# Info: [44508]: Module work.FSM(A): Compiling...
# Info: [44838]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 62: Macro Add_Sub "M_RTLSIM_ADD_SUB_5" inferred for node "next_cnt".
# Info: [44508]: Module work.ADC_FSM(A): Compiling...
# Info: [44508]: Module work.DAC_FSM(A): Compiling...
# Info: [44508]: Module work.register_1(A): Compiling...
# Info: [44523]: Root Module work.FILTER(A): Compiling...
# Info: [45307]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/fsm.vhd", line 104: The driving logic for the net Rom_Address[4:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/DAC_fsm.vhd", line 8: Net Clk is unused after optimization
# Info: [45193]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/DAC_fsm.vhd", line 9: Net Reset is unused after optimization
# Info: [45193]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/DAC_fsm.vhd", line 10: Net req_F2DAC is unused after optimization
# Info: [45252]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/rom.vhd", line 35: Inferred rom instance 'rtlcI2' of type 'rom_8_5_32_11'.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (1 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 583.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix25' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(7)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix26' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(6)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix27' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(5)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix28' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(4)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix29' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(3)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix30' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(2)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix31' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(1)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/delayline.vhd", line 40: : Inferred shift register Instance 'instance:U2.ix32' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(0)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1.
# Info: [4556]: 6 Instances are flattened in hierarchical block .work.FILTER.A.
# Info: [11008]: "/tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/../../vhd/mult.vhd", line 143: Using 1 levels of output pipelining instead of 0 may improve the performance of multiplier instance:U3_Mult_out_multu16_0
# Info: [15002]: Optimizing design view:.work.ACCU.A_unfold_494
# Info: [15002]: Optimizing design view:.work.FILTER.A
# Info: [12035]: -- Running timing characterization...
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.edf.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.8 s secs.
# Info: [11020]: Overall running time for synthesis: 2.0 s secs.
synthesize
# Info: [9565]: Appending project transcript to file /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s200ft256".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation FiltreNum_impl_1 in project /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum.psp.
open_project /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum.psp
# COMMAND: report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -clock_frequency
report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -clock_frequency
# COMMAND: report_timing -append /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -summary -num_paths 10
report_timing -append /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -summary -num_paths 10
# COMMAND: report_timing -append /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -num_paths 1 -show_nets -show_schematic
report_timing -append /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -num_paths 1 -show_nets -show_schematic
# COMMAND: report_area /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_area.rep -cell_usage
report_area /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_area.rep -cell_usage
# COMMAND: report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -clock_frequency
report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -clock_frequency
# COMMAND: report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -summary -num_paths 10 -append
report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -summary -num_paths 10 -append
# COMMAND: report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -num_paths 1 -show_nets -append
report_timing /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum_impl_1/filtre_synth_timing.rep -num_paths 1 -show_nets -append
# COMMAND: save_project
# Info: [9562]: Saved implementation FiltreNum_impl_1 in project /tp/xph2sic/xph2sic015/tp-filtre-2a-sicom/filtre/fpga/synth/FiltreNum.psp.
save_project
# COMMAND: close_project -discard
