# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mass_centroid.gen/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" \
"../../../../mass_centroid.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \
"../../../../mass_centroid.srcs/sources_1/new/LUTs.v" \
"../../../../mass_centroid.srcs/sources_1/new/YCrCb_module.v" \
"../../../../mass_centroid.srcs/sources_1/new/YCrCb_submod.v" \
"../../../../mass_centroid.srcs/sources_1/imports/new/accum.v" \
"../../../../mass_centroid.srcs/sources_1/new/bounding_box.v" \
"../../../../mass_centroid.srcs/sources_1/new/centroid.v" \
"../../../../mass_centroid.srcs/sources_1/new/centroid_counters.v" \
"../../../../mass_centroid.srcs/sources_1/new/contextNxN.v" \
"../../../../mass_centroid.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v" \
"../../../../mass_centroid.srcs/sources_1/imports/new/delay_line.v" \
"../../../../mass_centroid.srcs/sources_1/imports/src/divider_32_20.v" \
"../../../../mass_centroid.srcs/sources_1/new/draw_rectangle.v" \
"../../../../mass_centroid.srcs/sim_1/imports/tb_src/hdmi_in.v" \
"../../../../mass_centroid.srcs/sim_1/imports/tb_src/hdmi_out.v" \
"../../../../mass_centroid.srcs/sources_1/new/mass_centroid.v" \
"../../../../mass_centroid.srcs/sources_1/new/median_filter.v" \
"../../../../mass_centroid.srcs/sources_1/new/moment.v" \
"../../../../mass_centroid.srcs/sources_1/imports/new/register.v" \
"../../../../mass_centroid.srcs/sources_1/new/tresholding.v" \
"../../../../mass_centroid.srcs/sources_1/new/vp.v" \
"../../../../mass_centroid.srcs/sim_1/imports/tb_src/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
