Analysis & Synthesis report for microprocessor
Wed Dec 07 19:58:56 2016
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated
 13. Source assignments for mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated
 14. Parameter Settings for User Entity Instance: registers:IF_ID
 15. Parameter Settings for User Entity Instance: registers:ID_RR
 16. Parameter Settings for User Entity Instance: registers:RR_EX
 17. Parameter Settings for User Entity Instance: registers:EX_MEM
 18. Parameter Settings for User Entity Instance: registers:MEM_WB
 19. Parameter Settings for User Entity Instance: forwardingUnit:forward|mux4:mux_A
 20. Parameter Settings for User Entity Instance: forwardingUnit:forward|mux4:mux_B
 21. Parameter Settings for User Entity Instance: inst_fetch:IFetch|mux2:mux
 22. Parameter Settings for User Entity Instance: inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: inst_fetch:IFetch|adder:add3|parallel_add:parallel_add_component
 24. Parameter Settings for User Entity Instance: Decode:Decoded|multiple:count|counter:counter_init|lpm_counter:LPM_COUNTER_component
 25. Parameter Settings for User Entity Instance: registerRead:RR|registerFile:RF|mux2:r7_mux
 26. Parameter Settings for User Entity Instance: registerRead:RR|registerFile:RF|mux8:muxA
 27. Parameter Settings for User Entity Instance: registerRead:RR|registerFile:RF|mux8:muxb
 28. Parameter Settings for User Entity Instance: execute:executed|adder:add2|parallel_add:parallel_add_component
 29. Parameter Settings for User Entity Instance: execute:executed|counter:counter2|lpm_counter:LPM_COUNTER_component
 30. Parameter Settings for User Entity Instance: execute:executed|mux2:alu_a_mux
 31. Parameter Settings for User Entity Instance: execute:executed|mux3:alu_b_mux
 32. Parameter Settings for User Entity Instance: execute:executed|alu:alu1|adder:add1|parallel_add:parallel_add_component
 33. Parameter Settings for User Entity Instance: mem_access:memory|mux2:pc_mux
 34. Parameter Settings for User Entity Instance: mem_access:memory|mux2:data_mem_mux
 35. Parameter Settings for User Entity Instance: mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: writeBack:writes|mux2:mux
 37. Parameter Settings for User Entity Instance: writeBack:writes|mux4:dataMux
 38. Parameter Settings for User Entity Instance: writeBack:writes|mux2:writeMux
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "execute:executed|alu:alu1|subtractor:sub1"
 41. Port Connectivity Checks: "execute:executed|mux3:alu_b_mux"
 42. Port Connectivity Checks: "execute:executed|adder:add2"
 43. Port Connectivity Checks: "registerRead:RR|registerFile:RF|decoderRF:inSel"
 44. Port Connectivity Checks: "Decode:Decoded|multiple:count|counter:counter_init"
 45. Port Connectivity Checks: "inst_fetch:IFetch|adder:add3"
 46. Port Connectivity Checks: "inst_fetch:IFetch|instruction_memory:inst_memory"
 47. Port Connectivity Checks: "registers:MEM_WB"
 48. Port Connectivity Checks: "registers:EX_MEM"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 07 19:58:56 2016       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; microprocessor                              ;
; Top-level Entity Name              ; microprocessor                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22I8L       ;                    ;
; Top-level entity name                                                      ; microprocessor     ; microprocessor     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; instruction.hex                  ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/instruction.hex            ;         ;
; CLOCK_DIVIDER.vhd                ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/CLOCK_DIVIDER.vhd          ;         ;
; mem_components.vhd               ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mem_components.vhd         ;         ;
; mem_access.vhd                   ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mem_access.vhd             ;         ;
; writeBack.vhd                    ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/writeBack.vhd              ;         ;
; subtractor.vhd                   ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/subtractor.vhd             ;         ;
; signExtender.vhd                 ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/signExtender.vhd           ;         ;
; registers.vhd                    ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registers.vhd              ;         ;
; registerRead.vhd                 ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registerRead.vhd           ;         ;
; registerFileComponents.vhd       ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registerFileComponents.vhd ;         ;
; registerFile.vhd                 ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registerFile.vhd           ;         ;
; register16.vhd                   ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/register16.vhd             ;         ;
; register_1bit.vhd                ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/register_1bit.vhd          ;         ;
; nand_logic.vhd                   ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/nand_logic.vhd             ;         ;
; mux8.vhd                         ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mux8.vhd                   ;         ;
; mux3.vhd                         ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mux3.vhd                   ;         ;
; mux2.vhd                         ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mux2.vhd                   ;         ;
; multiple.vhd                     ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/multiple.vhd               ;         ;
; microprocessor.vhd               ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd         ;         ;
; inst_fetch.vhd                   ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/inst_fetch.vhd             ;         ;
; if_components.vhd                ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/if_components.vhd          ;         ;
; execute.vhd                      ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/execute.vhd                ;         ;
; exe_components.vhd               ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/exe_components.vhd         ;         ;
; decoderRF.vhd                    ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/decoderRF.vhd              ;         ;
; decodeComponents.vhd             ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/decodeComponents.vhd       ;         ;
; Decode.vhd                       ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/Decode.vhd                 ;         ;
; counter.vhd                      ; yes             ; User Wizard-Generated File            ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/counter.vhd                ;         ;
; components.vhd                   ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/components.vhd             ;         ;
; alu.vhd                          ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/alu.vhd                    ;         ;
; adder.vhd                        ; yes             ; User Wizard-Generated File            ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/adder.vhd                  ;         ;
; instruction_memory.vhd           ; yes             ; User Wizard-Generated File            ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/instruction_memory.vhd     ;         ;
; data_memory.vhd                  ; yes             ; User Wizard-Generated File            ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/data_memory.vhd            ;         ;
; data_memory.hex                  ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/data_memory.hex            ;         ;
; forwardingUnit.vhd               ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/forwardingUnit.vhd         ;         ;
; hazardDetectionUnit.vhd          ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/hazardDetectionUnit.vhd    ;         ;
; mux4.vhd                         ; yes             ; User VHDL File                        ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mux4.vhd                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_3js3.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf     ;         ;
; parallel_add.tdf                 ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/parallel_add.tdf                               ;         ;
; pcpa_add.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pcpa_add.inc                                   ;         ;
; csa_add.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/csa_add.inc                                    ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                   ;         ;
; db/par_add_gve.tdf               ; yes             ; Auto-Generated Megafunction           ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/par_add_gve.tdf         ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                ;         ;
; dffeea.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                     ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                          ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                        ;         ;
; db/cntr_2si.tdf                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/cntr_2si.tdf            ;         ;
; db/altsyncram_jhs3.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf     ;         ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
;                                             ;         ;
; Total combinational functions               ; 0       ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 0       ;
;     -- 3 input functions                    ; 0       ;
;     -- <=2 input functions                  ; 0       ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 0       ;
;     -- arithmetic mode                      ; 0       ;
;                                             ;         ;
; Total registers                             ; 0       ;
;     -- Dedicated logic registers            ; 0       ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 2       ;
;                                             ;         ;
; Embedded Multiplier 9-bit elements          ; 0       ;
;                                             ;         ;
; Maximum fan-out node                        ; clock_c ;
; Maximum fan-out                             ; 1       ;
; Total fan-out                               ; 2       ;
; Average fan-out                             ; 0.50    ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name    ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+----------------+--------------+
; |microprocessor            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |microprocessor     ; microprocessor ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                  ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+------------------------+
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |microprocessor|inst_fetch:IFetch|instruction_memory:inst_memory ; instruction_memory.vhd ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |microprocessor|mem_access:memory|data_memory:data_mem           ; data_memory.vhd        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                      ; Reason for Removal ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; execute:executed|alu:alu1|register_1bit:reg2|data                                                                                  ; Lost fanout        ;
; execute:executed|alu:alu1|register_1bit:reg1|data                                                                                  ; Lost fanout        ;
; execute:executed|counter:counter2|lpm_counter:LPM_COUNTER_component|cntr_2si:auto_generated|counter_reg_bit[0..2]                  ; Lost fanout        ;
; registerRead:RR|registerFile:RF|register16:register_7|data[0..15]                                                                  ; Lost fanout        ;
; registerRead:RR|registerFile:RF|register16:register_6|data[0..15]                                                                  ; Lost fanout        ;
; registerRead:RR|registerFile:RF|register16:register_5|data[0..15]                                                                  ; Lost fanout        ;
; registerRead:RR|registerFile:RF|register16:register_4|data[0..15]                                                                  ; Lost fanout        ;
; registerRead:RR|registerFile:RF|register16:register_3|data[0..15]                                                                  ; Lost fanout        ;
; registerRead:RR|registerFile:RF|register16:register_2|data[0..15]                                                                  ; Lost fanout        ;
; registerRead:RR|registerFile:RF|register16:register_1|data[0..15]                                                                  ; Lost fanout        ;
; registerRead:RR|registerFile:RF|register16:register_0|data[0..15]                                                                  ; Lost fanout        ;
; Decode:Decoded|multiple:count|counter:counter_init|lpm_counter:LPM_COUNTER_component|cntr_2si:auto_generated|counter_reg_bit[0..2] ; Lost fanout        ;
; inst_fetch:IFetch|register16:PC1|data[0..15]                                                                                       ; Lost fanout        ;
; registers:MEM_WB|data[0..90]                                                                                                       ; Lost fanout        ;
; registers:EX_MEM|data[0..109]                                                                                                      ; Lost fanout        ;
; registers:RR_EX|data[0..88]                                                                                                        ; Lost fanout        ;
; registers:ID_RR|data[0..79]                                                                                                        ; Lost fanout        ;
; registers:IF_ID|data[0..48]                                                                                                        ; Lost fanout        ;
; CLOCK_DIVIDER:clk_divide|tick                                                                                                      ; Lost fanout        ;
; Total Number of Removed Registers = 572                                                                                            ;                    ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal ; Registers Removed due to This Register                                           ;
+----------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------+
; inst_fetch:IFetch|register16:PC1|data[0]                                                                       ; Lost Fanouts       ; registers:MEM_WB|data[90], registers:MEM_WB|data[8], registers:EX_MEM|data[109], ;
;                                                                                                                ;                    ; registers:EX_MEM|data[12], registers:RR_EX|data[88], registers:RR_EX|data[22],   ;
;                                                                                                                ;                    ; registers:RR_EX|data[13], registers:RR_EX|data[12], registers:ID_RR|data[63],    ;
;                                                                                                                ;                    ; registers:ID_RR|data[22], registers:ID_RR|data[11], registers:ID_RR|data[10]     ;
; registers:MEM_WB|data[46]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[18], registers:RR_EX|data[76], registers:ID_RR|data[34],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[5]                                                          ;
; registers:MEM_WB|data[45]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[17], registers:RR_EX|data[75], registers:ID_RR|data[33],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[4]                                                          ;
; registers:MEM_WB|data[44]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[16], registers:RR_EX|data[74], registers:ID_RR|data[32],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[3]                                                          ;
; registers:MEM_WB|data[43]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[15], registers:RR_EX|data[73], registers:ID_RR|data[31],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[2]                                                          ;
; registers:MEM_WB|data[52]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[24], registers:RR_EX|data[82], registers:ID_RR|data[40],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[11]                                                         ;
; registers:MEM_WB|data[56]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[28], registers:RR_EX|data[86], registers:ID_RR|data[44],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[15]                                                         ;
; registers:MEM_WB|data[55]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[27], registers:RR_EX|data[85], registers:ID_RR|data[43],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[14]                                                         ;
; registers:MEM_WB|data[54]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[26], registers:RR_EX|data[84], registers:ID_RR|data[42],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[13]                                                         ;
; registers:MEM_WB|data[53]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[25], registers:RR_EX|data[83], registers:ID_RR|data[41],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[12]                                                         ;
; registers:MEM_WB|data[42]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[14], registers:RR_EX|data[72], registers:ID_RR|data[30],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[1]                                                          ;
; registers:MEM_WB|data[51]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[23], registers:RR_EX|data[81], registers:ID_RR|data[39],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[10]                                                         ;
; registers:MEM_WB|data[50]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[22], registers:RR_EX|data[80], registers:ID_RR|data[38],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[9]                                                          ;
; registers:MEM_WB|data[49]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[21], registers:RR_EX|data[79], registers:ID_RR|data[37],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[8]                                                          ;
; registers:MEM_WB|data[48]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[20], registers:RR_EX|data[78], registers:ID_RR|data[36],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[7]                                                          ;
; registers:MEM_WB|data[47]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[19], registers:RR_EX|data[77], registers:ID_RR|data[35],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[6]                                                          ;
; registers:MEM_WB|data[41]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[13], registers:RR_EX|data[71], registers:ID_RR|data[29],   ;
;                                                                                                                ;                    ; registers:IF_ID|data[0]                                                          ;
; registers:MEM_WB|data[25]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[29], registers:RR_EX|data[55], registers:ID_RR|data[45]    ;
; registers:MEM_WB|data[7]                                                                                       ; Lost Fanouts       ; registers:EX_MEM|data[11], registers:RR_EX|data[21], registers:ID_RR|data[21]    ;
; registers:MEM_WB|data[6]                                                                                       ; Lost Fanouts       ; registers:EX_MEM|data[10], registers:RR_EX|data[20], registers:ID_RR|data[20]    ;
; registers:MEM_WB|data[3]                                                                                       ; Lost Fanouts       ; registers:EX_MEM|data[2], registers:RR_EX|data[2], registers:ID_RR|data[7]       ;
; registers:MEM_WB|data[30]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[34], registers:RR_EX|data[60], registers:ID_RR|data[50]    ;
; registers:MEM_WB|data[40]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[44], registers:RR_EX|data[70], registers:ID_RR|data[60]    ;
; registers:MEM_WB|data[39]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[43], registers:RR_EX|data[69], registers:ID_RR|data[59]    ;
; registers:MEM_WB|data[38]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[42], registers:RR_EX|data[68], registers:ID_RR|data[58]    ;
; registers:MEM_WB|data[37]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[41], registers:RR_EX|data[67], registers:ID_RR|data[57]    ;
; registers:MEM_WB|data[36]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[40], registers:RR_EX|data[66], registers:ID_RR|data[56]    ;
; registers:MEM_WB|data[35]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[39], registers:RR_EX|data[65], registers:ID_RR|data[55]    ;
; registers:MEM_WB|data[34]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[38], registers:RR_EX|data[64], registers:ID_RR|data[54]    ;
; registers:MEM_WB|data[33]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[37], registers:RR_EX|data[63], registers:ID_RR|data[53]    ;
; registers:MEM_WB|data[32]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[36], registers:RR_EX|data[62], registers:ID_RR|data[52]    ;
; registers:MEM_WB|data[31]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[35], registers:RR_EX|data[61], registers:ID_RR|data[51]    ;
; registers:MEM_WB|data[2]                                                                                       ; Lost Fanouts       ; registers:EX_MEM|data[3], registers:RR_EX|data[4], registers:ID_RR|data[4]       ;
; registers:MEM_WB|data[29]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[33], registers:RR_EX|data[59], registers:ID_RR|data[49]    ;
; registers:MEM_WB|data[28]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[32], registers:RR_EX|data[58], registers:ID_RR|data[48]    ;
; registers:MEM_WB|data[27]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[31], registers:RR_EX|data[57], registers:ID_RR|data[47]    ;
; registers:MEM_WB|data[26]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[30], registers:RR_EX|data[56], registers:ID_RR|data[46]    ;
; execute:executed|counter:counter2|lpm_counter:LPM_COUNTER_component|cntr_2si:auto_generated|counter_reg_bit[2] ; Lost Fanouts       ; registers:RR_EX|data[7], registers:ID_RR|data[1]                                 ;
; registers:EX_MEM|data[5]                                                                                       ; Lost Fanouts       ; registers:RR_EX|data[6], registers:ID_RR|data[3]                                 ;
; registers:EX_MEM|data[4]                                                                                       ; Lost Fanouts       ; registers:RR_EX|data[5], registers:ID_RR|data[2]                                 ;
; registers:RR_EX|data[15]                                                                                       ; Lost Fanouts       ; registers:ID_RR|data[13], registers:IF_ID|data[17]                               ;
; registers:RR_EX|data[14]                                                                                       ; Lost Fanouts       ; registers:ID_RR|data[12], registers:IF_ID|data[16]                               ;
; registers:MEM_WB|data[24]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[92]                                                        ;
; registers:MEM_WB|data[23]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[91]                                                        ;
; registers:MEM_WB|data[22]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[90]                                                        ;
; registers:MEM_WB|data[21]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[89]                                                        ;
; registers:MEM_WB|data[20]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[88]                                                        ;
; registers:MEM_WB|data[19]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[87]                                                        ;
; registers:MEM_WB|data[18]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[86]                                                        ;
; registers:MEM_WB|data[17]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[85]                                                        ;
; registers:MEM_WB|data[16]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[84]                                                        ;
; registers:MEM_WB|data[15]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[83]                                                        ;
; registers:MEM_WB|data[14]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[82]                                                        ;
; registers:MEM_WB|data[13]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[81]                                                        ;
; registers:MEM_WB|data[12]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[80]                                                        ;
; registers:MEM_WB|data[11]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[79]                                                        ;
; registers:MEM_WB|data[10]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[78]                                                        ;
; registers:MEM_WB|data[9]                                                                                       ; Lost Fanouts       ; registers:EX_MEM|data[77]                                                        ;
; registers:MEM_WB|data[5]                                                                                       ; Lost Fanouts       ; registers:EX_MEM|data[9]                                                         ;
; registers:MEM_WB|data[4]                                                                                       ; Lost Fanouts       ; registers:EX_MEM|data[8]                                                         ;
; registers:MEM_WB|data[1]                                                                                       ; Lost Fanouts       ; registers:EX_MEM|data[1]                                                         ;
; registers:EX_MEM|data[76]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[38]                                                         ;
; registers:EX_MEM|data[75]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[37]                                                         ;
; registers:EX_MEM|data[74]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[36]                                                         ;
; registers:EX_MEM|data[73]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[35]                                                         ;
; registers:EX_MEM|data[72]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[34]                                                         ;
; registers:EX_MEM|data[71]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[33]                                                         ;
; registers:EX_MEM|data[70]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[32]                                                         ;
; registers:EX_MEM|data[69]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[31]                                                         ;
; registers:EX_MEM|data[68]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[30]                                                         ;
; registers:EX_MEM|data[67]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[29]                                                         ;
; registers:EX_MEM|data[66]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[28]                                                         ;
; registers:EX_MEM|data[65]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[27]                                                         ;
; registers:EX_MEM|data[64]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[26]                                                         ;
; registers:EX_MEM|data[63]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[25]                                                         ;
; registers:EX_MEM|data[62]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[24]                                                         ;
; registers:EX_MEM|data[61]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[23]                                                         ;
; registers:EX_MEM|data[60]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[54]                                                         ;
; registers:EX_MEM|data[59]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[53]                                                         ;
; registers:EX_MEM|data[58]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[52]                                                         ;
; registers:EX_MEM|data[57]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[51]                                                         ;
; registers:EX_MEM|data[56]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[50]                                                         ;
; registers:EX_MEM|data[55]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[49]                                                         ;
; registers:EX_MEM|data[54]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[48]                                                         ;
; registers:EX_MEM|data[53]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[47]                                                         ;
; registers:EX_MEM|data[52]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[46]                                                         ;
; registers:EX_MEM|data[51]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[45]                                                         ;
; registers:EX_MEM|data[50]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[44]                                                         ;
; registers:EX_MEM|data[49]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[43]                                                         ;
; registers:EX_MEM|data[48]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[42]                                                         ;
; registers:EX_MEM|data[47]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[41]                                                         ;
; registers:EX_MEM|data[46]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[40]                                                         ;
; registers:EX_MEM|data[45]                                                                                      ; Lost Fanouts       ; registers:RR_EX|data[39]                                                         ;
; registerRead:RR|registerFile:RF|register16:register_7|data[0]                                                  ; Lost Fanouts       ; registers:ID_RR|data[62]                                                         ;
; registers:MEM_WB|data[0]                                                                                       ; Lost Fanouts       ; registers:EX_MEM|data[0]                                                         ;
; registers:RR_EX|data[0]                                                                                        ; Lost Fanouts       ; registers:ID_RR|data[9]                                                          ;
; registers:RR_EX|data[87]                                                                                       ; Lost Fanouts       ; registers:ID_RR|data[61]                                                         ;
; registers:RR_EX|data[19]                                                                                       ; Lost Fanouts       ; registers:ID_RR|data[19]                                                         ;
; registers:RR_EX|data[18]                                                                                       ; Lost Fanouts       ; registers:ID_RR|data[18]                                                         ;
; registers:RR_EX|data[17]                                                                                       ; Lost Fanouts       ; registers:ID_RR|data[17]                                                         ;
; registers:RR_EX|data[16]                                                                                       ; Lost Fanouts       ; registers:ID_RR|data[16]                                                         ;
; registers:MEM_WB|data[89]                                                                                      ; Lost Fanouts       ; registers:EX_MEM|data[6]                                                         ;
; execute:executed|alu:alu1|register_1bit:reg2|data                                                              ; Lost Fanouts       ; CLOCK_DIVIDER:clk_divide|tick                                                    ;
; registers:RR_EX|data[11]                                                                                       ; Lost Fanouts       ; registers:ID_RR|data[15]                                                         ;
; registers:RR_EX|data[10]                                                                                       ; Lost Fanouts       ; registers:ID_RR|data[14]                                                         ;
; registers:RR_EX|data[9]                                                                                        ; Lost Fanouts       ; registers:ID_RR|data[0]                                                          ;
; registers:RR_EX|data[8]                                                                                        ; Lost Fanouts       ; registers:ID_RR|data[5]                                                          ;
; registers:RR_EX|data[3]                                                                                        ; Lost Fanouts       ; registers:ID_RR|data[6]                                                          ;
; registers:RR_EX|data[1]                                                                                        ; Lost Fanouts       ; registers:ID_RR|data[8]                                                          ;
; registers:ID_RR|data[79]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[48]                                                         ;
; registers:ID_RR|data[78]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[47]                                                         ;
; registers:ID_RR|data[77]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[46]                                                         ;
; registers:ID_RR|data[76]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[45]                                                         ;
; registers:ID_RR|data[75]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[44]                                                         ;
; registers:ID_RR|data[74]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[43]                                                         ;
; registers:ID_RR|data[73]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[42]                                                         ;
; registers:ID_RR|data[72]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[41]                                                         ;
; registers:ID_RR|data[71]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[40]                                                         ;
; registers:ID_RR|data[70]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[39]                                                         ;
; registers:ID_RR|data[69]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[38]                                                         ;
; registers:ID_RR|data[68]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[37]                                                         ;
; registers:ID_RR|data[67]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[36]                                                         ;
; registers:ID_RR|data[66]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[35]                                                         ;
; registers:ID_RR|data[65]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[34]                                                         ;
; registers:ID_RR|data[64]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[33]                                                         ;
; registers:ID_RR|data[28]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[27]                                                         ;
; registers:ID_RR|data[27]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[26]                                                         ;
; registers:ID_RR|data[26]                                                                                       ; Lost Fanouts       ; registers:IF_ID|data[25]                                                         ;
+----------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:IF_ID ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 49    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:ID_RR ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 80    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:RR_EX ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 89    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:EX_MEM ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 110   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registers:MEM_WB ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; n              ; 91    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwardingUnit:forward|mux4:mux_A ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 15    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: forwardingUnit:forward|mux4:mux_B ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 15    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inst_fetch:IFetch|mux2:mux ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 15    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; instruction.hex      ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_3js3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inst_fetch:IFetch|adder:add3|parallel_add:parallel_add_component ;
+------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                  ;
+------------------------+--------------+-----------------------------------------------------------------------+
; width                  ; 16           ; Signed Integer                                                        ;
; size                   ; 2            ; Signed Integer                                                        ;
; WIDTHR                 ; 17           ; Signed Integer                                                        ;
; SHIFT                  ; 0            ; Signed Integer                                                        ;
; REPRESENTATION         ; UNSIGNED     ; Untyped                                                               ;
; PIPELINE               ; 0            ; Signed Integer                                                        ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                               ;
; CBXI_PARAMETER         ; par_add_gve  ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode:Decoded|multiple:count|counter:counter_init|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                      ;
+------------------------+--------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                            ;
; LPM_WIDTH              ; 3            ; Signed Integer                                                                            ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                   ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                   ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                   ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                   ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                        ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                        ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                   ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                   ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                   ;
; CBXI_PARAMETER         ; cntr_2si     ; Untyped                                                                                   ;
+------------------------+--------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerRead:RR|registerFile:RF|mux2:r7_mux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 15    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerRead:RR|registerFile:RF|mux8:muxA ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 15    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerRead:RR|registerFile:RF|mux8:muxb ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; n              ; 15    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: execute:executed|adder:add2|parallel_add:parallel_add_component ;
+------------------------+--------------+----------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                 ;
+------------------------+--------------+----------------------------------------------------------------------+
; width                  ; 16           ; Signed Integer                                                       ;
; size                   ; 2            ; Signed Integer                                                       ;
; WIDTHR                 ; 17           ; Signed Integer                                                       ;
; SHIFT                  ; 0            ; Signed Integer                                                       ;
; REPRESENTATION         ; UNSIGNED     ; Untyped                                                              ;
; PIPELINE               ; 0            ; Signed Integer                                                       ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                              ;
; CBXI_PARAMETER         ; par_add_gve  ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                       ;
+------------------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: execute:executed|counter:counter2|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH              ; 3            ; Signed Integer                                                           ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                  ;
; LPM_MODULUS            ; 0            ; Untyped                                                                  ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                       ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                       ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                  ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                  ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                  ;
; CBXI_PARAMETER         ; cntr_2si     ; Untyped                                                                  ;
+------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: execute:executed|mux2:alu_a_mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 15    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: execute:executed|mux3:alu_b_mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 15    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: execute:executed|alu:alu1|adder:add1|parallel_add:parallel_add_component ;
+------------------------+--------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------+
; width                  ; 16           ; Signed Integer                                                                ;
; size                   ; 2            ; Signed Integer                                                                ;
; WIDTHR                 ; 17           ; Signed Integer                                                                ;
; SHIFT                  ; 0            ; Signed Integer                                                                ;
; REPRESENTATION         ; UNSIGNED     ; Untyped                                                                       ;
; PIPELINE               ; 0            ; Signed Integer                                                                ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                       ;
; CBXI_PARAMETER         ; par_add_gve  ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_access:memory|mux2:pc_mux ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 15    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_access:memory|mux2:data_mem_mux ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 15    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; data_memory.hex      ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_jhs3      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: writeBack:writes|mux2:mux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 15    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: writeBack:writes|mux4:dataMux ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 15    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: writeBack:writes|mux2:writeMux ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 0     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                ;
; Entity Instance                           ; inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 16                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 16                                                                               ;
;     -- NUMWORDS_A                         ; 64                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:executed|alu:alu1|subtractor:sub1"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rc   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "execute:executed|mux3:alu_b_mux" ;
+------------+-------+----------+-----------------------------+
; Port       ; Type  ; Severity ; Details                     ;
+------------+-------+----------+-----------------------------+
; in2[15..3] ; Input ; Info     ; Stuck at GND                ;
+------------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "execute:executed|adder:add2"                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; result[16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero_flag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerRead:RR|registerFile:RF|decoderRF:inSel"                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; output[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decode:Decoded|multiple:count|counter:counter_init" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inst_fetch:IFetch|adder:add3"                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; data1x[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data1x[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; result[16]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zero_flag     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "inst_fetch:IFetch|instruction_memory:inst_memory" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "registers:MEM_WB" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; enable ; Input ; Info     ; Stuck at VCC     ;
+--------+-------+----------+------------------+


+----------------------------------------------+
; Port Connectivity Checks: "registers:EX_MEM" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; enable ; Input ; Info     ; Stuck at VCC     ;
+--------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Dec 07 19:58:37 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 2 design units, including 1 entities, in source file clock_divider.vhd
    Info (12022): Found design unit 1: CLOCK_DIVIDER-CLOCK_DIVIDER File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/CLOCK_DIVIDER.vhd Line: 13
    Info (12023): Found entity 1: CLOCK_DIVIDER File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/CLOCK_DIVIDER.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file mem_components.vhd
    Info (12022): Found design unit 1: mem_components File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mem_components.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mem_access.vhd
    Info (12022): Found design unit 1: mem_access-Behave File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mem_access.vhd Line: 56
    Info (12023): Found entity 1: mem_access File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mem_access.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file writeback.vhd
    Info (12022): Found design unit 1: writeBack-WB File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/writeBack.vhd Line: 31
    Info (12023): Found entity 1: writeBack File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/writeBack.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file subtractor.vhd
    Info (12022): Found design unit 1: subtractor-formulas File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/subtractor.vhd Line: 15
    Info (12023): Found entity 1: subtractor File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/subtractor.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file signextender.vhd
    Info (12022): Found design unit 1: signExtender-form File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/signExtender.vhd Line: 14
    Info (12023): Found entity 1: signExtender File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/signExtender.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file registers.vhd
    Info (12022): Found design unit 1: registers-reg File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registers.vhd Line: 13
    Info (12023): Found entity 1: registers File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registers.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registerread.vhd
    Info (12022): Found design unit 1: registerRead-RR File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registerRead.vhd Line: 65
    Info (12023): Found entity 1: registerRead File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registerRead.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file registerfilecomponents.vhd
    Info (12022): Found design unit 1: registerFileComponents File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registerFileComponents.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerFile-RF File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registerFile.vhd Line: 22
    Info (12023): Found entity 1: registerFile File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registerFile.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register16.vhd
    Info (12022): Found design unit 1: register16-reg File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/register16.vhd Line: 15
    Info (12023): Found entity 1: register16 File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/register16.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register_1bit.vhd
    Info (12022): Found design unit 1: register_1bit-reg File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/register_1bit.vhd Line: 12
    Info (12023): Found entity 1: register_1bit File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/register_1bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nand_logic.vhd
    Info (12022): Found design unit 1: nand_logic-form File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/nand_logic.vhd Line: 15
    Info (12023): Found entity 1: nand_logic File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/nand_logic.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux8.vhd
    Info (12022): Found design unit 1: mux8-Behave File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mux8.vhd Line: 14
    Info (12023): Found entity 1: mux8 File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mux8.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux3.vhd
    Info (12022): Found design unit 1: mux3-Behave File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mux3.vhd Line: 14
    Info (12023): Found entity 1: mux3 File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mux3.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-Behave File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mux2.vhd Line: 14
    Info (12023): Found entity 1: mux2 File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mux2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file multiple.vhd
    Info (12022): Found design unit 1: multiple-form File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/multiple.vhd Line: 15
    Info (12023): Found entity 1: multiple File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/multiple.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file microprocessor.vhd
    Info (12022): Found design unit 1: microprocessor-mic File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 12
    Info (12023): Found entity 1: microprocessor File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file inst_fetch.vhd
    Info (12022): Found design unit 1: inst_fetch-Behave File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/inst_fetch.vhd Line: 22
    Info (12023): Found entity 1: inst_fetch File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/inst_fetch.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file if_components.vhd
    Info (12022): Found design unit 1: if_components File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/if_components.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file execute.vhd
    Info (12022): Found design unit 1: execute-Behave File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/execute.vhd Line: 56
    Info (12023): Found entity 1: execute File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/execute.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file exe_components.vhd
    Info (12022): Found design unit 1: exe_components File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/exe_components.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file decoderrf.vhd
    Info (12022): Found design unit 1: decoderRF-Decode File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/decoderRF.vhd Line: 12
    Info (12023): Found entity 1: decoderRF File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/decoderRF.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file decodecomponents.vhd
    Info (12022): Found design unit 1: decodeComponents File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/decodeComponents.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: Decode-arch File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/Decode.vhd Line: 40
    Info (12023): Found entity 1: Decode File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/Decode.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file counter_2.vhd
    Info (12022): Found design unit 1: counter_2-SYN File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/counter_2.vhd Line: 54
    Info (12023): Found entity 1: counter_2 File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/counter_2.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-SYN File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/counter.vhd Line: 54
    Info (12023): Found entity 1: counter File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/counter.vhd Line: 43
Info (12021): Found 1 design units, including 0 entities, in source file components.vhd
    Info (12022): Found design unit 1: components File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/components.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-formulas File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/alu.vhd Line: 23
    Info (12023): Found entity 1: alu File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/alu.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-SYN File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/adder.vhd Line: 54
    Info (12023): Found entity 1: adder File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/adder.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file instruction_memory.vhd
    Info (12022): Found design unit 1: instruction_memory-SYN File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/instruction_memory.vhd Line: 55
    Info (12023): Found entity 1: instruction_memory File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/instruction_memory.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file data_memory.vhd
    Info (12022): Found design unit 1: data_memory-SYN File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/data_memory.vhd Line: 55
    Info (12023): Found entity 1: data_memory File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/data_memory.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file forwardingunit.vhd
    Info (12022): Found design unit 1: forwardingUnit-FU File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/forwardingUnit.vhd Line: 36
    Info (12023): Found entity 1: forwardingUnit File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/forwardingUnit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hazarddetectionunit.vhd
    Info (12022): Found design unit 1: hazardDetectionUnit-HDU File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/hazardDetectionUnit.vhd Line: 26
    Info (12023): Found entity 1: hazardDetectionUnit File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/hazardDetectionUnit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: mux4-Behave File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mux4.vhd Line: 14
    Info (12023): Found entity 1: mux4 File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mux4.vhd Line: 7
Info (12127): Elaborating entity "microprocessor" for the top level hierarchy
Info (12128): Elaborating entity "CLOCK_DIVIDER" for hierarchy "CLOCK_DIVIDER:clk_divide" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 36
Info (12128): Elaborating entity "registers" for hierarchy "registers:IF_ID" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 38
Info (12128): Elaborating entity "registers" for hierarchy "registers:ID_RR" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 39
Info (12128): Elaborating entity "registers" for hierarchy "registers:RR_EX" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 40
Info (12128): Elaborating entity "registers" for hierarchy "registers:EX_MEM" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 41
Info (12128): Elaborating entity "registers" for hierarchy "registers:MEM_WB" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 42
Info (12128): Elaborating entity "hazardDetectionUnit" for hierarchy "hazardDetectionUnit:HazardDU" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 53
Info (12128): Elaborating entity "forwardingUnit" for hierarchy "forwardingUnit:forward" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 66
Info (12128): Elaborating entity "mux4" for hierarchy "forwardingUnit:forward|mux4:mux_A" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/forwardingUnit.vhd Line: 40
Info (12128): Elaborating entity "inst_fetch" for hierarchy "inst_fetch:IFetch" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 94
Info (12128): Elaborating entity "mux2" for hierarchy "inst_fetch:IFetch|mux2:mux" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/inst_fetch.vhd Line: 33
Info (12128): Elaborating entity "register16" for hierarchy "inst_fetch:IFetch|register16:PC1" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/inst_fetch.vhd Line: 35
Info (12128): Elaborating entity "instruction_memory" for hierarchy "inst_fetch:IFetch|instruction_memory:inst_memory" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/inst_fetch.vhd Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/instruction_memory.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/instruction_memory.vhd Line: 62
Info (12133): Instantiated megafunction "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/instruction_memory.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "instruction.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3js3.tdf
    Info (12023): Found entity 1: altsyncram_3js3 File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3js3" for hierarchy "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "adder" for hierarchy "inst_fetch:IFetch|adder:add3" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/inst_fetch.vhd Line: 48
Info (12128): Elaborating entity "parallel_add" for hierarchy "inst_fetch:IFetch|adder:add3|parallel_add:parallel_add_component" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/adder.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "inst_fetch:IFetch|adder:add3|parallel_add:parallel_add_component" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/adder.vhd Line: 100
Info (12133): Instantiated megafunction "inst_fetch:IFetch|adder:add3|parallel_add:parallel_add_component" with the following parameter: File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/adder.vhd Line: 100
    Info (12134): Parameter "width" = "16"
    Info (12134): Parameter "size" = "2"
    Info (12134): Parameter "widthr" = "17"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "representation" = "UNSIGNED"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "parallel_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_gve.tdf
    Info (12023): Found entity 1: par_add_gve File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/par_add_gve.tdf Line: 25
Info (12128): Elaborating entity "par_add_gve" for hierarchy "inst_fetch:IFetch|adder:add3|parallel_add:parallel_add_component|par_add_gve:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/parallel_add.tdf Line: 148
Info (12128): Elaborating entity "Decode" for hierarchy "Decode:Decoded" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 106
Warning (10541): VHDL Signal Declaration warning at Decode.vhd(41): used implicit default value for signal "counter_enable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/Decode.vhd Line: 41
Info (12128): Elaborating entity "signExtender" for hierarchy "Decode:Decoded|signExtender:signExtend" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/Decode.vhd Line: 44
Info (12128): Elaborating entity "multiple" for hierarchy "Decode:Decoded|multiple:count" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/Decode.vhd Line: 45
Info (12128): Elaborating entity "counter" for hierarchy "Decode:Decoded|multiple:count|counter:counter_init" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/multiple.vhd Line: 19
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Decode:Decoded|multiple:count|counter:counter_init|lpm_counter:LPM_COUNTER_component" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/counter.vhd Line: 78
Info (12130): Elaborated megafunction instantiation "Decode:Decoded|multiple:count|counter:counter_init|lpm_counter:LPM_COUNTER_component" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/counter.vhd Line: 78
Info (12133): Instantiated megafunction "Decode:Decoded|multiple:count|counter:counter_init|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/counter.vhd Line: 78
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2si.tdf
    Info (12023): Found entity 1: cntr_2si File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/cntr_2si.tdf Line: 26
Info (12128): Elaborating entity "cntr_2si" for hierarchy "Decode:Decoded|multiple:count|counter:counter_init|lpm_counter:LPM_COUNTER_component|cntr_2si:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "registerRead" for hierarchy "registerRead:RR" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 139
Info (12128): Elaborating entity "registerFile" for hierarchy "registerRead:RR|registerFile:RF" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registerRead.vhd Line: 91
Info (12128): Elaborating entity "decoderRF" for hierarchy "registerRead:RR|registerFile:RF|decoderRF:inSel" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registerFile.vhd Line: 29
Info (12128): Elaborating entity "mux8" for hierarchy "registerRead:RR|registerFile:RF|mux8:muxA" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/registerFile.vhd Line: 54
Info (12128): Elaborating entity "execute" for hierarchy "execute:executed" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 202
Info (12128): Elaborating entity "mux3" for hierarchy "execute:executed|mux3:alu_b_mux" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/execute.vhd Line: 87
Info (12128): Elaborating entity "alu" for hierarchy "execute:executed|alu:alu1" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/execute.vhd Line: 93
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(58): object "sub_out" assigned a value but never read File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/alu.vhd Line: 58
Info (12128): Elaborating entity "subtractor" for hierarchy "execute:executed|alu:alu1|subtractor:sub1" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/alu.vhd Line: 68
Info (12128): Elaborating entity "nand_logic" for hierarchy "execute:executed|alu:alu1|nand_logic:nnd1" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/alu.vhd Line: 69
Info (12128): Elaborating entity "register_1bit" for hierarchy "execute:executed|alu:alu1|register_1bit:reg1" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/alu.vhd Line: 83
Info (12128): Elaborating entity "mem_access" for hierarchy "mem_access:memory" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 249
Info (12128): Elaborating entity "data_memory" for hierarchy "mem_access:memory|data_memory:data_mem" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/mem_access.vhd Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/data_memory.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/data_memory.vhd Line: 62
Info (12133): Instantiated megafunction "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/data_memory.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "data_memory.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jhs3.tdf
    Info (12023): Found entity 1: altsyncram_jhs3 File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jhs3" for hierarchy "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "writeBack" for hierarchy "writeBack:writes" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 284
Info (12128): Elaborating entity "mux2" for hierarchy "writeBack:writes|mux2:writeMux" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/writeBack.vhd Line: 55
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[0]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 37
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[1]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 61
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[2]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 85
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[3]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 109
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[4]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 133
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[5]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 157
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[6]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 181
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[7]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 205
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[8]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 229
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[9]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 253
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[10]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 277
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[11]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 301
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[12]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 325
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[13]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 349
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[14]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 373
        Warning (14320): Synthesized away node "mem_access:memory|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_jhs3:auto_generated|q_a[15]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_jhs3.tdf Line: 397
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[0]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 37
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[1]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 61
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[2]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 85
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[3]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 109
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[4]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 133
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[5]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 157
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[6]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 181
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[7]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 205
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[8]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 229
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[9]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 253
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[10]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 277
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[11]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 301
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[12]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 325
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[13]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 349
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[14]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 373
        Warning (14320): Synthesized away node "inst_fetch:IFetch|instruction_memory:inst_memory|altsyncram:altsyncram_component|altsyncram_3js3:auto_generated|q_a[15]" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/db/altsyncram_3js3.tdf Line: 397
Info (17049): 572 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock_c" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 8
    Warning (15610): No output dependent on input pin "reset" File: C:/Users/Ayush Agrawal/Desktop/Pipelined-Microprocessor/Codes/Central-Code/microprocessor.vhd Line: 9
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 710 megabytes
    Info: Processing ended: Wed Dec 07 19:58:56 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:38


