// Seed: 2969001067
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4,
    input wand id_5,
    input supply0 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri0 id_11,
    input wand id_12,
    input tri id_13
);
  wire id_15;
  wire id_16, id_17, id_18;
  wire id_19;
  assign id_16 = id_17;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input  wand id_2,
    output tri  id_3
);
  wire id_5;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_0, id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
