// Seed: 2018010302
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_1;
  assign id_4 = 1'b0 * id_3 + ~id_2;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2 ();
  wire id_1;
  wire id_2;
  supply0 id_3 = 1'h0, id_4;
  module_0(
      id_3, id_3, id_4
  );
  wire id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_5;
  wire id_6;
  module_0(
      id_4, id_1, id_1
  );
  assign id_3 = id_5 - 1;
  assign id_6 = id_2;
endmodule
