#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x26a4540 .scope module, "testfixture1" "testfixture1" 2 6;
 .timescale -9 -11;
P_0x26dde08 .param/l "bit_size" 2 8, +C4<0100000>;
P_0x26dde30 .param/l "mem_size" 2 9, +C4<010000>;
v0x2721fc0_0 .net "DM_Address", 15 0, L_0x2723da0; 1 drivers
v0x2722060_0 .net "DM_Read_Data", 31 0, L_0x2722f20; 1 drivers
v0x27220e0_0 .net "DM_Write_Data", 31 0, L_0x2724150; 1 drivers
v0x2722160_0 .net "DM_en_Read", 0 0, v0x271af60_0; 1 drivers
v0x2722270_0 .net "DM_en_Write", 0 0, v0x271b170_0; 1 drivers
v0x2722380_0 .net "IC_stall", 0 0, L_0x2723010; 1 drivers
v0x2722400_0 .net "IM_Address", 15 0, L_0x27231a0; 1 drivers
v0x2722480_0 .net "IM_en_Read", 0 0, v0x271e3b0_0; 1 drivers
v0x2722590_0 .net "I_cache_out", 31 0, L_0x2723090; 1 drivers
v0x2722610_0 .net "Instruction", 31 0, L_0x2722690; 1 drivers
v0x27226f0_0 .var "clk", 0 0;
v0x2722770_0 .var/i "cycle_cnt", 31 0;
v0x2722860_0 .var "err_R", 0 0;
v0x27228e0 .array "golden_DM", 1023 0, 31 0;
v0x27229e0_0 .var/real "hit_rate", 0 0;
v0x2722a60_0 .var/i "i", 31 0;
v0x2722960_0 .var/real "instr_cnt", 0 0;
v0x2722bb0_0 .var/real "miss_cnt_double", 0 0;
v0x2722cd0_0 .var "rst", 0 0;
E_0x269ddd0 .event edge, v0x271fa80_0;
E_0x26ebb60 .event edge, v0x271f7a0_0;
S_0x2721660 .scope module, "IM1" "IM" 2 36, 3 3, S_0x26a4540;
 .timescale 0 0;
P_0x2721758 .param/l "Idle" 3 21, +C4<0>;
P_0x2721780 .param/l "Read_data" 3 22, +C4<01>;
P_0x27217a8 .param/l "bit_size" 3 9, +C4<0100000>;
P_0x27217d0 .param/l "mem_size" 3 10, +C4<010000>;
L_0x2722690 .functor BUFZ 32, L_0x2722d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2721960_0 .alias "IM_Address", 15 0, v0x2722400_0;
v0x2721a00 .array "IM_data", 65535 0, 31 0;
v0x2721a80_0 .alias "IM_en_Read", 0 0, v0x2722480_0;
v0x2721b00_0 .alias "Instruction", 31 0, v0x2722610_0;
v0x2721bd0_0 .net *"_s0", 31 0, L_0x2722d50; 1 drivers
v0x2721c50_0 .net "clk", 0 0, v0x27226f0_0; 1 drivers
v0x2721d10_0 .var "cur_state", 0 0;
v0x2721db0_0 .var "nxt_state", 0 0;
v0x2721ea0_0 .var "r_IM_Addr", 15 0;
v0x2721f40_0 .net "rst", 0 0, v0x2722cd0_0; 1 drivers
E_0x271fb80 .event edge, v0x2721d10_0, v0x271e3b0_0;
L_0x2722d50 .array/port v0x2721a00, v0x2721ea0_0;
S_0x2720c00 .scope module, "DM1" "DM" 2 44, 4 3, S_0x26a4540;
 .timescale 0 0;
P_0x2720cf8 .param/l "Idle" 4 25, +C4<0>;
P_0x2720d20 .param/l "Read_data" 4 26, +C4<01>;
P_0x2720d48 .param/l "bit_size" 4 11, +C4<0100000>;
P_0x2720d70 .param/l "mem_size" 4 12, +C4<010000>;
L_0x2722f20 .functor BUFZ 32, L_0x2722e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2720e60_0 .alias "DM_Address", 15 0, v0x2721fc0_0;
v0x2720f30_0 .alias "DM_Read_Data", 31 0, v0x2722060_0;
v0x2721000_0 .alias "DM_Write_Data", 31 0, v0x27220e0_0;
v0x27210d0 .array "DM_data", 65535 0, 31 0;
v0x2721150_0 .alias "DM_en_Read", 0 0, v0x2722160_0;
v0x27211d0_0 .alias "DM_en_Write", 0 0, v0x2722270_0;
v0x2721290_0 .net *"_s0", 31 0, L_0x2722e80; 1 drivers
v0x2721310_0 .alias "clk", 0 0, v0x2721c50_0;
v0x27213e0_0 .var "cur_state", 0 0;
v0x2721460_0 .var/i "i", 31 0;
v0x27214e0_0 .var "nxt_state", 0 0;
v0x2721560_0 .var "r_DM_Addr", 15 0;
v0x27215e0_0 .alias "rst", 0 0, v0x2721f40_0;
E_0x2719940 .event edge, v0x27213e0_0, v0x271af60_0;
L_0x2722e80 .array/port v0x27210d0, v0x2721560_0;
S_0x26ad2b0 .scope module, "top1" "top" 2 54, 5 3, S_0x26a4540;
 .timescale -9 -11;
P_0x26e0ab8 .param/l "data_size" 5 20, +C4<0100000>;
P_0x26e0ae0 .param/l "mem_size" 5 21, +C4<010000>;
L_0x2723010 .functor BUFZ 1, v0x271ebb0_0, C4<0>, C4<0>, C4<0>;
L_0x2723090 .functor BUFZ 32, L_0x2723bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x271fe90_0 .net "DC_Address", 15 0, L_0x27298e0; 1 drivers
v0x271ff10_0 .net "DC_Read_enable", 0 0, L_0x27293e0; 1 drivers
v0x271ff90_0 .net "DC_Write_Data", 31 0, L_0x2729880; 1 drivers
v0x2720060_0 .net "DC_Write_enable", 0 0, L_0x27294d0; 1 drivers
v0x27200e0_0 .net "DC_stall", 0 0, v0x271b780_0; 1 drivers
v0x27201f0_0 .alias "DM_Address", 15 0, v0x2721fc0_0;
v0x2720270_0 .alias "DM_Read_Data", 31 0, v0x2722060_0;
v0x27202f0_0 .alias "DM_Write_Data", 31 0, v0x27220e0_0;
v0x2720370_0 .alias "DM_en_Read", 0 0, v0x2722160_0;
v0x2720440_0 .alias "DM_en_Write", 0 0, v0x2722270_0;
v0x27204c0_0 .net "D_cache_out", 31 0, L_0x2724960; 1 drivers
v0x2720540_0 .net "IC_Address", 15 0, L_0x2725270; 1 drivers
v0x2720610_0 .net "IC_stall", 0 0, v0x271ebb0_0; 1 drivers
v0x2720720_0 .alias "IC_stall_out", 0 0, v0x2722380_0;
v0x2720820_0 .alias "IM_Address", 15 0, v0x2722400_0;
v0x27208a0_0 .alias "IM_en_Read", 0 0, v0x2722480_0;
v0x27207a0_0 .alias "I_cache_instr_out", 31 0, v0x2722590_0;
v0x27209b0_0 .net "I_cache_out", 31 0, L_0x2723bb0; 1 drivers
v0x2720920_0 .alias "Instruction", 31 0, v0x2722610_0;
v0x2720ad0_0 .alias "clk", 0 0, v0x2721c50_0;
v0x2720a30_0 .alias "rst", 0 0, v0x2721f40_0;
S_0x271c8a0 .scope module, "I_cache" "Cache" 5 61, 6 3, S_0x26ad2b0;
 .timescale 0 0;
P_0x271c998 .param/l "addr_size" 6 21, +C4<010000>;
P_0x271c9c0 .param/l "data_size" 6 24, +C4<0100000>;
P_0x271c9e8 .param/l "index_size" 6 23, +C4<0101>;
P_0x271ca10 .param/l "tag_size" 6 22, +C4<01011>;
L_0x27231a0 .functor BUFZ 16, L_0x2725270, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x2723550 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2723670 .functor AND 1, L_0x2723770, L_0x27235d0, C4<1>, C4<1>;
v0x271ecb0_0 .net "Data_enable", 0 0, v0x271e310_0; 1 drivers
v0x271eda0_0 .net "Data_in", 31 0, L_0x2723960; 1 drivers
v0x271ee20_0 .net "Tag_enable", 0 0, v0x271e430_0; 1 drivers
v0x271eef0_0 .net "Tag_out", 10 0, L_0x2723890; 1 drivers
v0x271ef70_0 .net "Valid_enable", 0 0, v0x271e4e0_0; 1 drivers
v0x271f040_0 .net "Valid_out", 0 0, L_0x2723770; 1 drivers
v0x271f0c0_0 .alias "cache_addr", 15 0, v0x2720540_0;
v0x271f140_0 .net "cache_in", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x271f210_0 .alias "cache_out", 31 0, v0x27209b0_0;
v0x271f2e0_0 .alias "clk", 0 0, v0x2721c50_0;
v0x271a240_0 .net "en_R", 0 0, C4<1>; 1 drivers
v0x271a2c0_0 .net "en_W", 0 0, C4<0>; 1 drivers
v0x271f570_0 .net "equal", 0 0, L_0x27235d0; 1 drivers
v0x271f5f0_0 .net "hit", 0 0, L_0x2723670; 1 drivers
v0x271f720_0 .net "index_addr", 4 0, L_0x2723420; 1 drivers
v0x271f7a0_0 .alias "mem_addr", 15 0, v0x2722400_0;
v0x271f670_0 .alias "mem_en_R", 0 0, v0x2722480_0;
v0x271f8e0_0 .net "mem_en_W", 0 0, v0x271e5c0_0; 1 drivers
v0x271fa00_0 .net "mem_in", 31 0, L_0x2723550; 1 drivers
v0x271fa80_0 .alias "mem_out", 31 0, v0x2722610_0;
v0x271f960_0 .alias "rst", 0 0, v0x2721f40_0;
v0x271a440_0 .net "sel_mem_core", 0 0, v0x271eb10_0; 1 drivers
v0x271a4c0_0 .alias "stall", 0 0, v0x2720610_0;
v0x271fb00_0 .net "tag_addr", 10 0, L_0x27232d0; 1 drivers
L_0x27232d0 .part L_0x2725270, 5, 11;
L_0x2723420 .part L_0x2725270, 0, 5;
L_0x27235d0 .cmp/eq 11, L_0x27232d0, L_0x2723890;
L_0x2723960 .functor MUXZ 32, L_0x2722690, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, v0x271eb10_0, C4<>;
S_0x271e070 .scope module, "Cache_Control1" "Cache_Control" 6 75, 7 3, S_0x271c8a0;
 .timescale 0 0;
P_0x271e168 .param/l "Idle" 7 36, +C4<0>;
P_0x271e190 .param/l "Read_data" 7 38, +C4<010>;
P_0x271e1b8 .param/l "Wait" 7 37, +C4<01>;
v0x271e310_0 .var "Data_enable", 0 0;
v0x271e3b0_0 .var "Read_mem", 0 0;
v0x271e430_0 .var "Tag_enable", 0 0;
v0x271e4e0_0 .var "Valid_enable", 0 0;
v0x271e5c0_0 .var "Write_mem", 0 0;
v0x271e640_0 .alias "clk", 0 0, v0x2721c50_0;
v0x271e700_0 .var "cur_state", 1 0;
v0x271e780_0 .alias "en_R", 0 0, v0x271a240_0;
v0x271e850_0 .alias "en_W", 0 0, v0x271a2c0_0;
v0x271e8f0_0 .alias "hit", 0 0, v0x271f5f0_0;
v0x271e9f0_0 .var "nxt_state", 1 0;
v0x271ea90_0 .alias "rst", 0 0, v0x2721f40_0;
v0x271eb10_0 .var "sel_mem_core", 0 0;
v0x271ebb0_0 .var "stall", 0 0;
E_0x271c700 .event edge, v0x271e700_0, v0x271e8f0_0;
S_0x271d920 .scope module, "Cache_valid1" "Cache_valid" 6 97, 8 3, S_0x271c8a0;
 .timescale 0 0;
P_0x271d6d8 .param/l "mem_size" 8 12, +C4<0101>;
L_0x2723770 .functor BUFZ 1, L_0x27236d0, C4<0>, C4<0>, C4<0>;
v0x271da90 .array "Valid", 31 0, 0 0;
v0x271db10_0 .alias "Valid_Address", 4 0, v0x271f720_0;
v0x271dbe0_0 .alias "Valid_enable", 0 0, v0x271ef70_0;
v0x271dc80_0 .net "Valid_in", 0 0, C4<1>; 1 drivers
v0x271dd00_0 .alias "Valid_out", 0 0, v0x271f040_0;
v0x271dda0_0 .net *"_s0", 0 0, L_0x27236d0; 1 drivers
v0x271de80_0 .alias "clk", 0 0, v0x2721c50_0;
v0x271df00_0 .var/i "i", 31 0;
v0x271dff0_0 .alias "rst", 0 0, v0x2721f40_0;
L_0x27236d0 .array/port v0x271da90, L_0x2723420;
S_0x271d190 .scope module, "Cache_tag1" "Cache_tag" 6 107, 9 3, S_0x271c8a0;
 .timescale 0 0;
P_0x271d288 .param/l "bit_size" 9 12, +C4<01011>;
P_0x271d2b0 .param/l "mem_size" 9 13, +C4<0101>;
L_0x2723890 .functor BUFZ 11, L_0x27237d0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0x271d380 .array "Tag", 31 0, 10 0;
v0x271d400_0 .alias "Tag_Address", 4 0, v0x271f720_0;
v0x271d480_0 .alias "Tag_enable", 0 0, v0x271ee20_0;
v0x271d500_0 .alias "Tag_in", 10 0, v0x271fb00_0;
v0x271d5b0_0 .alias "Tag_out", 10 0, v0x271eef0_0;
v0x271d650_0 .net *"_s0", 10 0, L_0x27237d0; 1 drivers
v0x271d730_0 .alias "clk", 0 0, v0x2721c50_0;
v0x271d7b0_0 .var/i "i", 31 0;
v0x271d8a0_0 .alias "rst", 0 0, v0x2721f40_0;
L_0x27237d0 .array/port v0x271d380, L_0x2723420;
S_0x271cac0 .scope module, "Cache_data1" "Cache_data" 6 120, 10 3, S_0x271c8a0;
 .timescale 0 0;
P_0x271b538 .param/l "bit_size" 10 12, +C4<0100000>;
P_0x271b560 .param/l "mem_size" 10 13, +C4<0101>;
L_0x2723bb0 .functor BUFZ 32, L_0x2723af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x271cc30 .array "Data", 31 0, 31 0;
v0x271ccb0_0 .alias "Data_Address", 4 0, v0x271f720_0;
v0x271cd30_0 .alias "Data_enable", 0 0, v0x271ecb0_0;
v0x271cdb0_0 .alias "Data_in", 31 0, v0x271eda0_0;
v0x271ce30_0 .alias "Data_out", 31 0, v0x27209b0_0;
v0x271cee0_0 .net *"_s0", 31 0, L_0x2723af0; 1 drivers
v0x271cfa0_0 .alias "clk", 0 0, v0x2721c50_0;
v0x271d020_0 .var/i "i", 31 0;
v0x271d110_0 .alias "rst", 0 0, v0x2721f40_0;
L_0x2723af0 .array/port v0x271cc30, L_0x2723420;
S_0x2718c90 .scope module, "D_cache" "Cache" 5 80, 6 3, S_0x26ad2b0;
 .timescale 0 0;
P_0x27193d8 .param/l "addr_size" 6 21, +C4<010000>;
P_0x2719400 .param/l "data_size" 6 24, +C4<0100000>;
P_0x2719428 .param/l "index_size" 6 23, +C4<0101>;
P_0x2719450 .param/l "tag_size" 6 22, +C4<01011>;
L_0x2723da0 .functor BUFZ 16, L_0x27298e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x2724150 .functor BUFZ 32, L_0x2729880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2724300 .functor AND 1, L_0x2724470, L_0x2724260, C4<1>, C4<1>;
v0x271b880_0 .net "Data_enable", 0 0, v0x271aec0_0; 1 drivers
v0x271b970_0 .net "Data_in", 31 0, L_0x27246d0; 1 drivers
v0x271b9f0_0 .net "Tag_enable", 0 0, v0x271afe0_0; 1 drivers
v0x271bac0_0 .net "Tag_out", 10 0, L_0x2724620; 1 drivers
v0x271bb40_0 .net "Valid_enable", 0 0, v0x271b090_0; 1 drivers
v0x271bc10_0 .net "Valid_out", 0 0, L_0x2724470; 1 drivers
v0x271bc90_0 .alias "cache_addr", 15 0, v0x271fe90_0;
v0x271bd10_0 .alias "cache_in", 31 0, v0x271ff90_0;
v0x271be10_0 .alias "cache_out", 31 0, v0x27204c0_0;
v0x271bee0_0 .alias "clk", 0 0, v0x2721c50_0;
v0x271bf60_0 .alias "en_R", 0 0, v0x271ff10_0;
v0x271bfe0_0 .alias "en_W", 0 0, v0x2720060_0;
v0x271c0b0_0 .net "equal", 0 0, L_0x2724260; 1 drivers
v0x271c130_0 .net "hit", 0 0, L_0x2724300; 1 drivers
v0x271c230_0 .net "index_addr", 4 0, L_0x2724020; 1 drivers
v0x271c2b0_0 .alias "mem_addr", 15 0, v0x2721fc0_0;
v0x271c1b0_0 .alias "mem_en_R", 0 0, v0x2722160_0;
v0x271c3c0_0 .alias "mem_en_W", 0 0, v0x2722270_0;
v0x271c330_0 .alias "mem_in", 31 0, v0x27220e0_0;
v0x271c4e0_0 .alias "mem_out", 31 0, v0x2722060_0;
v0x271c440_0 .alias "rst", 0 0, v0x2721f40_0;
v0x271c610_0 .net "sel_mem_core", 0 0, v0x271b700_0; 1 drivers
v0x271c590_0 .alias "stall", 0 0, v0x27200e0_0;
v0x271c750_0 .net "tag_addr", 10 0, L_0x2723ed0; 1 drivers
L_0x2723ed0 .part L_0x27298e0, 5, 11;
L_0x2724020 .part L_0x27298e0, 0, 5;
L_0x2724260 .cmp/eq 11, L_0x2723ed0, L_0x2724620;
L_0x27246d0 .functor MUXZ 32, L_0x2722f20, L_0x2729880, v0x271b700_0, C4<>;
S_0x271ac20 .scope module, "Cache_Control1" "Cache_Control" 6 75, 7 3, S_0x2718c90;
 .timescale 0 0;
P_0x271ad18 .param/l "Idle" 7 36, +C4<0>;
P_0x271ad40 .param/l "Read_data" 7 38, +C4<010>;
P_0x271ad68 .param/l "Wait" 7 37, +C4<01>;
v0x271aec0_0 .var "Data_enable", 0 0;
v0x271af60_0 .var "Read_mem", 0 0;
v0x271afe0_0 .var "Tag_enable", 0 0;
v0x271b090_0 .var "Valid_enable", 0 0;
v0x271b170_0 .var "Write_mem", 0 0;
v0x271b1f0_0 .alias "clk", 0 0, v0x2721c50_0;
v0x271b2b0_0 .var "cur_state", 1 0;
v0x271b330_0 .alias "en_R", 0 0, v0x271ff10_0;
v0x271b400_0 .alias "en_W", 0 0, v0x2720060_0;
v0x271b4b0_0 .alias "hit", 0 0, v0x271c130_0;
v0x271b590_0 .var "nxt_state", 1 0;
v0x271b610_0 .alias "rst", 0 0, v0x2721f40_0;
v0x271b700_0 .var "sel_mem_core", 0 0;
v0x271b780_0 .var "stall", 0 0;
E_0x2719890 .event edge, v0x271b2b0_0, v0x271b4b0_0;
S_0x271a550 .scope module, "Cache_valid1" "Cache_valid" 6 97, 8 3, S_0x2718c90;
 .timescale 0 0;
P_0x271a168 .param/l "mem_size" 8 12, +C4<0101>;
L_0x2724470 .functor BUFZ 1, L_0x27243b0, C4<0>, C4<0>, C4<0>;
v0x271a640 .array "Valid", 31 0, 0 0;
v0x271a6c0_0 .alias "Valid_Address", 4 0, v0x271c230_0;
v0x271a790_0 .alias "Valid_enable", 0 0, v0x271bb40_0;
v0x271a830_0 .net "Valid_in", 0 0, C4<1>; 1 drivers
v0x271a8b0_0 .alias "Valid_out", 0 0, v0x271bc10_0;
v0x271a950_0 .net *"_s0", 0 0, L_0x27243b0; 1 drivers
v0x271aa30_0 .alias "clk", 0 0, v0x2721c50_0;
v0x271aab0_0 .var/i "i", 31 0;
v0x271aba0_0 .alias "rst", 0 0, v0x2721f40_0;
L_0x27243b0 .array/port v0x271a640, L_0x2724020;
S_0x2719c20 .scope module, "Cache_tag1" "Cache_tag" 6 107, 9 3, S_0x2718c90;
 .timescale 0 0;
P_0x2719d18 .param/l "bit_size" 9 12, +C4<01011>;
P_0x2719d40 .param/l "mem_size" 9 13, +C4<0101>;
L_0x2724620 .functor BUFZ 11, L_0x2724580, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0x2719e10 .array "Tag", 31 0, 10 0;
v0x2719e90_0 .alias "Tag_Address", 4 0, v0x271c230_0;
v0x2719f10_0 .alias "Tag_enable", 0 0, v0x271b9f0_0;
v0x2719f90_0 .alias "Tag_in", 10 0, v0x271c750_0;
v0x271a040_0 .alias "Tag_out", 10 0, v0x271bac0_0;
v0x271a0e0_0 .net *"_s0", 10 0, L_0x2724580; 1 drivers
v0x271a1c0_0 .alias "clk", 0 0, v0x2721c50_0;
v0x2712c50_0 .var/i "i", 31 0;
v0x271a3c0_0 .alias "rst", 0 0, v0x2721f40_0;
L_0x2724580 .array/port v0x2719e10, L_0x2724020;
S_0x2719480 .scope module, "Cache_data1" "Cache_data" 6 120, 10 3, S_0x2718c90;
 .timescale 0 0;
P_0x2719578 .param/l "bit_size" 10 12, +C4<0100000>;
P_0x27195a0 .param/l "mem_size" 10 13, +C4<0101>;
L_0x2724960 .functor BUFZ 32, L_0x27248a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2719630 .array "Data", 31 0, 31 0;
v0x27196d0_0 .alias "Data_Address", 4 0, v0x271c230_0;
v0x2719770_0 .alias "Data_enable", 0 0, v0x271b880_0;
v0x2719810_0 .alias "Data_in", 31 0, v0x271b970_0;
v0x27198c0_0 .alias "Data_out", 31 0, v0x27204c0_0;
v0x2719970_0 .net *"_s0", 31 0, L_0x27248a0; 1 drivers
v0x2719a30_0 .alias "clk", 0 0, v0x2721c50_0;
v0x2719ab0_0 .var/i "i", 31 0;
v0x2719ba0_0 .alias "rst", 0 0, v0x2721f40_0;
E_0x2717a90 .event posedge, v0x270d350_0, v0x270d2d0_0;
L_0x27248a0 .array/port v0x2719630, L_0x2724020;
S_0x26d2100 .scope module, "core1" "core" 5 99, 11 3, S_0x26ad2b0;
 .timescale 0 0;
P_0x26842c8 .param/l "data_size" 11 19, +C4<0100000>;
P_0x26842f0 .param/l "mem_size" 11 20, +C4<010000>;
P_0x2684318 .param/l "pc_size" 11 21, +C4<010010>;
L_0x2725aa0 .functor BUFZ 18, L_0x2725690, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x2727ea0 .functor BUFZ 32, L_0x2723bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2727c20 .functor BUFZ 1, v0x2711a40_0, C4<0>, C4<0>, C4<0>;
L_0x2728040 .functor BUFZ 4, v0x2711490_0, C4<0000>, C4<0000>, C4<0000>;
L_0x2728880 .functor BUFZ 32, L_0x2724b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2728930 .functor BUFZ 32, L_0x2724c80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27286c0 .functor BUFZ 32, L_0x2726400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27287c0 .functor BUFZ 5, L_0x2727a40, C4<00000>, C4<00000>, C4<00000>;
L_0x27296d0 .functor BUFZ 32, v0x270e8d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2729780 .functor BUFZ 18, L_0x2725b00, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_0x27293e0 .functor BUFZ 1, v0x270e050_0, C4<0>, C4<0>, C4<0>;
L_0x27294d0 .functor BUFZ 1, v0x270e0f0_0, C4<0>, C4<0>, C4<0>;
L_0x2729880 .functor BUFZ 32, L_0x2729bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2729e50 .functor BUFZ 32, L_0x2729d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x272a2f0 .functor BUFZ 32, L_0x272a070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x272a570 .functor BUFZ 5, v0x270d1c0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x272a6b0 .functor BUFZ 32, L_0x272a430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2713280_0 .net "ADD1", 17 0, L_0x2725690; 1 drivers
v0x2713320_0 .net "ADD2", 17 0, L_0x2725b00; 1 drivers
v0x27133c0_0 .net "ADD3", 17 0, L_0x2725fc0; 1 drivers
v0x2713460_0 .net "ALUOp", 3 0, v0x2711490_0; 1 drivers
v0x2713540_0 .net "ALU_result", 31 0, v0x270e8d0_0; 1 drivers
v0x27135f0_0 .alias "DC_Address", 15 0, v0x271fe90_0;
v0x27136b0_0 .alias "DC_Read_Data", 31 0, v0x27204c0_0;
v0x2713730_0 .alias "DC_Read_enable", 0 0, v0x271ff10_0;
v0x27137b0_0 .alias "DC_Write_Data", 31 0, v0x271ff90_0;
v0x2713850_0 .alias "DC_Write_enable", 0 0, v0x2720060_0;
v0x2713950_0 .alias "DC_stall", 0 0, v0x27200e0_0;
v0x27139d0_0 .net "EX_ALUOp", 3 0, v0x270fb80_0; 1 drivers
v0x2713ac0_0 .net "EX_ALU_result", 31 0, L_0x27296d0; 1 drivers
v0x2713b40_0 .net "EX_J_Mode", 2 0, v0x270fc00_0; 1 drivers
v0x2713c40_0 .net "EX_Jal", 0 0, v0x270fcb0_0; 1 drivers
v0x2713d10_0 .net "EX_JumpOP", 1 0, v0x270f840_0; 1 drivers
v0x2713bc0_0 .net "EX_Lh", 0 0, v0x270fd60_0; 1 drivers
v0x2713ec0_0 .net "EX_MemRead", 0 0, v0x270fe40_0; 1 drivers
v0x2713fe0_0 .net "EX_MemWrite", 0 0, v0x270fef0_0; 1 drivers
v0x2714060_0 .net "EX_MemtoReg", 0 0, v0x270ffb0_0; 1 drivers
v0x2713f40_0 .net "EX_PC", 17 0, v0x2710030_0; 1 drivers
v0x2714190_0 .net "EX_PCplus8", 17 0, L_0x2729780; 1 drivers
v0x27140e0_0 .net "EX_RegWrite", 0 0, v0x2710100_0; 1 drivers
v0x27142d0_0 .net "EX_Reg_imm", 0 0, v0x2710180_0; 1 drivers
v0x2714210_0 .net "EX_Rs", 4 0, v0x2710260_0; 1 drivers
v0x2714470_0 .net "EX_Rs_data", 31 0, v0x2710310_0; 1 drivers
v0x2714350_0 .net "EX_Rt", 4 0, v0x2710390_0; 1 drivers
v0x27145d0_0 .net "EX_Rt_data", 31 0, v0x2710440_0; 1 drivers
v0x27144f0_0 .net "EX_Sh", 0 0, v0x2710540_0; 1 drivers
v0x2714740_0 .net "EX_WR_out", 4 0, v0x27105f0_0; 1 drivers
v0x2714650_0 .net "EX_imm", 15 0, v0x27104c0_0; 1 drivers
v0x27148c0_0 .net "EX_se_imm", 31 0, v0x2710700_0; 1 drivers
v0x27147c0_0 .net "EX_shamt", 4 0, v0x2710670_0; 1 drivers
v0x2714a50_0 .net "ForwardA", 0 0, v0x270c480_0; 1 drivers
v0x2714940_0 .net "ForwardA_Out", 31 0, L_0x2728ad0; 1 drivers
v0x27149c0_0 .net "ForwardB", 0 0, v0x270c520_0; 1 drivers
v0x2714c00_0 .net "ForwardB_Out", 31 0, L_0x2729010; 1 drivers
v0x2714c80_0 .net "ForwardC", 0 0, v0x270c5d0_0; 1 drivers
v0x2714ad0_0 .net "ForwardC_Out", 31 0, L_0x2728f70; 1 drivers
v0x2714b50_0 .net "ForwardD", 0 0, v0x270c670_0; 1 drivers
v0x2714e50_0 .net "ForwardD_Out", 31 0, L_0x2729340; 1 drivers
v0x2714ed0_0 .alias "IC_Address", 15 0, v0x2720540_0;
v0x2714d00_0 .alias "IC_stall", 0 0, v0x2720610_0;
v0x2714d80_0 .net "ID_ALUOp", 3 0, L_0x2728040; 1 drivers
v0x27150c0_0 .net "ID_Flush", 0 0, v0x270f240_0; 1 drivers
v0x2715140_0 .net "ID_Jal", 0 0, L_0x2728220; 1 drivers
v0x2714f50_0 .net "ID_Lh", 0 0, L_0x27282c0; 1 drivers
v0x2715000_0 .net "ID_MemRead", 0 0, v0x2711890_0; 1 drivers
v0x2715350_0 .net "ID_MemWrite", 0 0, v0x2711910_0; 1 drivers
v0x2715420_0 .net "ID_MemtoReg", 0 0, L_0x2727f50; 1 drivers
v0x27151c0_0 .net "ID_PC", 17 0, v0x2712830_0; 1 drivers
v0x2715290_0 .net "ID_RegWrite", 0 0, L_0x2727c20; 1 drivers
v0x2715650_0 .net "ID_Reg_imm", 0 0, L_0x2728510; 1 drivers
v0x27156d0_0 .net "ID_Rs", 4 0, L_0x2728d40; 1 drivers
v0x27154f0_0 .net "ID_Rs_data", 31 0, L_0x2728880; 1 drivers
v0x2715570_0 .net "ID_Rt", 4 0, L_0x2728de0; 1 drivers
v0x2715920_0 .net "ID_Rt_data", 31 0, L_0x2728930; 1 drivers
v0x27159a0_0 .net "ID_Sh", 0 0, L_0x27280d0; 1 drivers
v0x2715750_0 .net "ID_WR_out", 4 0, L_0x27287c0; 1 drivers
v0x2715800_0 .net "ID_imm", 15 0, L_0x27289e0; 1 drivers
v0x2715c10_0 .net "ID_ir", 31 0, v0x27128b0_0; 1 drivers
v0x2715c90_0 .net "ID_se_imm", 31 0, L_0x27286c0; 1 drivers
v0x2715a20_0 .net "ID_shamt", 4 0, L_0x2728450; 1 drivers
v0x2715ad0_0 .net "IF_Flush", 0 0, v0x270f470_0; 1 drivers
v0x2715f20_0 .net "IF_IDWrite", 0 0, v0x270f510_0; 1 drivers
v0x2715fa0_0 .net "IF_PC", 17 0, L_0x2725aa0; 1 drivers
v0x2715d10_0 .net "IF_ir", 31 0, L_0x2727ea0; 1 drivers
v0x2715d90_0 .alias "Instruction", 31 0, v0x27209b0_0;
v0x2715e10_0 .net "J_Mode", 2 0, v0x2711990_0; 1 drivers
v0x2716250_0 .net "Jal_Out", 31 0, L_0x272a070; 1 drivers
v0x2716020_0 .net "LwLh_Out", 31 0, L_0x2729d10; 1 drivers
v0x27160a0_0 .net "M_ALU_result", 31 0, v0x270dd80_0; 1 drivers
v0x2716120_0 .net "M_DM_Read_Data", 31 0, L_0x2729e50; 1 drivers
v0x27161d0_0 .net "M_Jal", 0 0, v0x270de90_0; 1 drivers
v0x2716530_0 .net "M_Lh", 0 0, v0x270df30_0; 1 drivers
v0x27165b0_0 .net "M_MemRead", 0 0, v0x270e050_0; 1 drivers
v0x27162d0_0 .net "M_MemWrite", 0 0, v0x270e0f0_0; 1 drivers
v0x2716380_0 .net "M_MemtoReg", 0 0, v0x270dfb0_0; 1 drivers
v0x2716450_0 .net "M_PCplus8", 17 0, v0x270e220_0; 1 drivers
v0x27168b0_0 .net "M_RegWrite", 0 0, v0x270e170_0; 1 drivers
v0x2716630_0 .net "M_Rt_data", 31 0, v0x270e340_0; 1 drivers
v0x27166e0_0 .net "M_Sh", 0 0, v0x270e2c0_0; 1 drivers
v0x2716790_0 .net "M_WD_out", 31 0, L_0x272a2f0; 1 drivers
v0x2716bd0_0 .net "M_WR_out", 4 0, v0x270e490_0; 1 drivers
v0x2716930_0 .net "PCWrite", 0 0, v0x270f5b0_0; 1 drivers
v0x2716a00_0 .var "PCin", 17 0;
v0x2716a80_0 .net "PCout", 17 0, v0x27130b0_0; 1 drivers
v0x2716b30_0 .net "RegDst_Out", 4 0, L_0x2727840; 1 drivers
v0x2716f20_0 .net "RegWrite", 0 0, v0x2711a40_0; 1 drivers
v0x2716fa0_0 .net "Reg_imm_Out", 31 0, L_0x2729590; 1 drivers
v0x2716c50_0 .net "SignExtension1", 31 0, L_0x2726400; 1 drivers
v0x2716cd0_0 .net "SignExtension2", 31 0, L_0x2726b80; 1 drivers
v0x2716d50_0 .net "SignExtension3", 31 0, L_0x2727360; 1 drivers
v0x2716dd0_0 .net "SwSh_Out", 31 0, L_0x2729bd0; 1 drivers
v0x2716e50_0 .net "WB_DM_Read_Data", 31 0, v0x270cf80_0; 1 drivers
v0x2717320_0 .net "WB_MemtoReg", 0 0, v0x270d040_0; 1 drivers
v0x2717020_0 .net "WB_Out", 31 0, L_0x272a430; 1 drivers
v0x27170a0_0 .net "WB_RegWrite", 0 0, v0x270d0c0_0; 1 drivers
v0x2717120_0 .net "WB_WD_out", 31 0, v0x270d140_0; 1 drivers
v0x27171d0_0 .net "WB_WR_out", 4 0, v0x270d1c0_0; 1 drivers
v0x27172a0_0 .net "Zero", 0 0, L_0x2725180; 1 drivers
v0x27176d0_0 .net *"_s10", 31 0, L_0x2725360; 1 drivers
v0x27173a0_0 .net *"_s100", 4 0, C4<11111>; 1 drivers
v0x2717420_0 .net *"_s13", 13 0, C4<00000000000000>; 1 drivers
v0x27174a0_0 .net *"_s14", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x2717520_0 .net *"_s16", 31 0, L_0x2725550; 1 drivers
v0x27175a0_0 .net *"_s164", 31 0, L_0x2729f80; 1 drivers
v0x2717620_0 .net *"_s167", 13 0, C4<00000000000000>; 1 drivers
v0x2717ac0_0 .net *"_s20", 31 0, L_0x27257d0; 1 drivers
v0x2717b40_0 .net *"_s23", 13 0, C4<00000000000000>; 1 drivers
v0x2717750_0 .net *"_s24", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x27177d0_0 .net *"_s26", 31 0, L_0x2725960; 1 drivers
v0x2717850_0 .net *"_s30", 17 0, L_0x2725ba0; 1 drivers
v0x27178d0_0 .net *"_s33", 1 0, C4<00>; 1 drivers
v0x2717950_0 .net *"_s34", 17 0, L_0x2725e00; 1 drivers
v0x27179d0_0 .net *"_s36", 15 0, L_0x2725d20; 1 drivers
v0x2717f70_0 .net *"_s38", 1 0, C4<00>; 1 drivers
v0x2717ff0_0 .net *"_s43", 0 0, L_0x27260b0; 1 drivers
v0x2717bc0_0 .net *"_s44", 15 0, C4<1111111111111111>; 1 drivers
v0x2717c40_0 .net *"_s47", 15 0, L_0x2726220; 1 drivers
v0x2717cc0_0 .net *"_s48", 31 0, L_0x27262c0; 1 drivers
v0x2717d40_0 .net *"_s50", 15 0, C4<0000000000000000>; 1 drivers
v0x2717dc0_0 .net *"_s53", 15 0, L_0x27264a0; 1 drivers
v0x2717e40_0 .net *"_s54", 31 0, L_0x2726650; 1 drivers
v0x2717ec0_0 .net *"_s59", 0 0, L_0x2726890; 1 drivers
v0x2718460_0 .net *"_s60", 15 0, C4<1111111111111111>; 1 drivers
v0x2718070_0 .net *"_s63", 15 0, L_0x27266f0; 1 drivers
v0x27180f0_0 .net *"_s64", 31 0, L_0x2726a40; 1 drivers
v0x2718170_0 .net *"_s66", 15 0, C4<0000000000000000>; 1 drivers
v0x27181f0_0 .net *"_s69", 15 0, L_0x2726c50; 1 drivers
v0x2718270_0 .net *"_s70", 31 0, L_0x2726d80; 1 drivers
v0x27182f0_0 .net *"_s75", 0 0, L_0x2726ff0; 1 drivers
v0x2718370_0 .net *"_s76", 15 0, C4<1111111111111111>; 1 drivers
v0x2718910_0 .net *"_s79", 15 0, L_0x2727180; 1 drivers
v0x27184e0_0 .net *"_s80", 31 0, L_0x2727220; 1 drivers
v0x2718560_0 .net *"_s82", 15 0, C4<0000000000000000>; 1 drivers
v0x27185e0_0 .net *"_s85", 15 0, L_0x27270d0; 1 drivers
v0x2718660_0 .net *"_s86", 31 0, L_0x2727460; 1 drivers
v0x27186e0_0 .net *"_s91", 0 0, L_0x2727750; 1 drivers
v0x2718760_0 .net *"_s93", 4 0, L_0x27275a0; 1 drivers
v0x27187e0_0 .net *"_s95", 4 0, L_0x2727960; 1 drivers
v0x2718860_0 .net *"_s99", 0 0, L_0x2727b80; 1 drivers
v0x2718e10_0 .alias "clk", 0 0, v0x2721c50_0;
v0x2718e90_0 .net "mux", 6 0, v0x2711b40_0; 1 drivers
v0x2718990_0 .net "reg_write_addr", 4 0, L_0x272a570; 1 drivers
v0x2718a10_0 .net "reg_write_data", 31 0, L_0x272a6b0; 1 drivers
v0x2718a90_0 .alias "rst", 0 0, v0x2721f40_0;
v0x2718b10_0 .net "src1", 31 0, L_0x2724b30; 1 drivers
v0x2718b90_0 .net "src2", 31 0, L_0x2724c80; 1 drivers
v0x2718c10_0 .net "wrAddress_Out", 4 0, L_0x2727a40; 1 drivers
E_0x269e8e0/0 .event edge, v0x270ef90_0, v0x2713280_0, v0x27133c0_0, v0x270eb60_0;
E_0x269e8e0/1 .event edge, v0x27104c0_0;
E_0x269e8e0 .event/or E_0x269e8e0/0, E_0x269e8e0/1;
L_0x2724d80 .part v0x27128b0_0, 21, 5;
L_0x2724ec0 .part v0x27128b0_0, 16, 5;
L_0x2724fb0 .part v0x27128b0_0, 26, 6;
L_0x27250e0 .part v0x27128b0_0, 0, 6;
L_0x2725270 .part v0x27130b0_0, 2, 16;
L_0x2725360 .concat [ 18 14 0 0], v0x27130b0_0, C4<00000000000000>;
L_0x2725550 .arith/sum 32, L_0x2725360, C4<00000000000000000000000000000100>;
L_0x2725690 .part L_0x2725550, 0, 18;
L_0x27257d0 .concat [ 18 14 0 0], v0x2710030_0, C4<00000000000000>;
L_0x2725960 .arith/sum 32, L_0x27257d0, C4<00000000000000000000000000000100>;
L_0x2725b00 .part L_0x2725960, 0, 18;
L_0x2725ba0 .concat [ 16 2 0 0], v0x27104c0_0, C4<00>;
L_0x2725d20 .part L_0x2725ba0, 0, 16;
L_0x2725e00 .concat [ 2 16 0 0], C4<00>, L_0x2725d20;
L_0x2725fc0 .arith/sum 18, v0x2710030_0, L_0x2725e00;
L_0x27260b0 .part v0x27128b0_0, 15, 1;
L_0x2726220 .part v0x27128b0_0, 0, 16;
L_0x27262c0 .concat [ 16 16 0 0], L_0x2726220, C4<1111111111111111>;
L_0x27264a0 .part v0x27128b0_0, 0, 16;
L_0x2726650 .concat [ 16 16 0 0], L_0x27264a0, C4<0000000000000000>;
L_0x2726400 .functor MUXZ 32, L_0x2726650, L_0x27262c0, L_0x27260b0, C4<>;
L_0x2726890 .part v0x270e340_0, 15, 1;
L_0x27266f0 .part v0x270e340_0, 0, 16;
L_0x2726a40 .concat [ 16 16 0 0], L_0x27266f0, C4<1111111111111111>;
L_0x2726c50 .part v0x270e340_0, 0, 16;
L_0x2726d80 .concat [ 16 16 0 0], L_0x2726c50, C4<0000000000000000>;
L_0x2726b80 .functor MUXZ 32, L_0x2726d80, L_0x2726a40, L_0x2726890, C4<>;
L_0x2726ff0 .part L_0x2724960, 15, 1;
L_0x2727180 .part L_0x2724960, 0, 16;
L_0x2727220 .concat [ 16 16 0 0], L_0x2727180, C4<1111111111111111>;
L_0x27270d0 .part L_0x2724960, 0, 16;
L_0x2727460 .concat [ 16 16 0 0], L_0x27270d0, C4<0000000000000000>;
L_0x2727360 .functor MUXZ 32, L_0x2727460, L_0x2727220, L_0x2726ff0, C4<>;
L_0x2727750 .part v0x2711b40_0, 6, 1;
L_0x27275a0 .part v0x27128b0_0, 11, 5;
L_0x2727960 .part v0x27128b0_0, 16, 5;
L_0x2727840 .functor MUXZ 5, L_0x2727960, L_0x27275a0, L_0x2727750, C4<>;
L_0x2727b80 .part v0x2711b40_0, 5, 1;
L_0x2727a40 .functor MUXZ 5, L_0x2727840, C4<11111>, L_0x2727b80, C4<>;
L_0x2727f50 .part v0x2711b40_0, 1, 1;
L_0x2728220 .part v0x2711b40_0, 0, 1;
L_0x27282c0 .part v0x2711b40_0, 2, 1;
L_0x27280d0 .part v0x2711b40_0, 3, 1;
L_0x2728510 .part v0x2711b40_0, 4, 1;
L_0x2728450 .part v0x27128b0_0, 6, 5;
L_0x27289e0 .part v0x27128b0_0, 0, 16;
L_0x2728d40 .part v0x27128b0_0, 21, 5;
L_0x2728de0 .part v0x27128b0_0, 16, 5;
L_0x2728ad0 .functor MUXZ 32, L_0x272a070, L_0x272a430, v0x270c480_0, C4<>;
L_0x2729010 .functor MUXZ 32, L_0x2728ad0, v0x2710310_0, v0x270c520_0, C4<>;
L_0x2728f70 .functor MUXZ 32, L_0x272a070, L_0x272a430, v0x270c5d0_0, C4<>;
L_0x2729340 .functor MUXZ 32, L_0x2728f70, v0x2710440_0, v0x270c670_0, C4<>;
L_0x2729590 .functor MUXZ 32, L_0x2729340, v0x2710700_0, v0x2710180_0, C4<>;
L_0x27298e0 .part v0x270dd80_0, 2, 16;
L_0x2729bd0 .functor MUXZ 32, v0x270e340_0, L_0x2726b80, v0x270e2c0_0, C4<>;
L_0x2729d10 .functor MUXZ 32, L_0x2724960, L_0x2727360, v0x270df30_0, C4<>;
L_0x2729f80 .concat [ 18 14 0 0], v0x270e220_0, C4<00000000000000>;
L_0x272a070 .functor MUXZ 32, v0x270dd80_0, L_0x2729f80, v0x270de90_0, C4<>;
L_0x272a430 .functor MUXZ 32, v0x270cf80_0, v0x270d140_0, v0x270d040_0, C4<>;
S_0x2712df0 .scope module, "pc" "PC" 11 192, 12 3, S_0x26d2100;
 .timescale 0 0;
P_0x2712b98 .param/l "bit_size" 12 9, +C4<010010>;
v0x2712f60_0 .alias "PCWrite", 0 0, v0x2716930_0;
v0x2713030_0 .net "PCin", 17 0, v0x2716a00_0; 1 drivers
v0x27130b0_0 .var "PCout", 17 0;
v0x2713150_0 .alias "clk", 0 0, v0x2721c50_0;
v0x2713200_0 .alias "rst", 0 0, v0x2721f40_0;
E_0x2712a30/0 .event negedge, v0x270d2d0_0;
E_0x2712a30/1 .event posedge, v0x270d350_0;
E_0x2712a30 .event/or E_0x2712a30/0, E_0x2712a30/1;
S_0x27126a0 .scope module, "if_id" "IF_ID" 11 199, 13 3, S_0x26d2100;
 .timescale 0 0;
P_0x2710208 .param/l "data_size" 13 15, +C4<0100000>;
P_0x2710230 .param/l "pc_size" 13 14, +C4<010010>;
v0x2712830_0 .var "ID_PC", 17 0;
v0x27128b0_0 .var "ID_ir", 31 0;
v0x2712930_0 .alias "IF_Flush", 0 0, v0x2715ad0_0;
v0x27129b0_0 .alias "IF_IDWrite", 0 0, v0x2715f20_0;
v0x2712a90_0 .alias "IF_PC", 17 0, v0x2715fa0_0;
v0x2712b10_0 .alias "IF_ir", 31 0, v0x2715d10_0;
v0x2712bd0_0 .alias "clk", 0 0, v0x2721c50_0;
v0x2712ce0_0 .alias "rst", 0 0, v0x2721f40_0;
S_0x2711c90 .scope module, "regfile" "Regfile" 11 212, 14 3, S_0x26d2100;
 .timescale 0 0;
P_0x27111b8 .param/l "bit_size" 14 13, +C4<0100000>;
L_0x2724b30 .functor BUFZ 32, L_0x2724a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2724c80 .functor BUFZ 32, L_0x2724be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2711df0_0 .net "Read_addr_1", 4 0, L_0x2724d80; 1 drivers
v0x2711eb0_0 .net "Read_addr_2", 4 0, L_0x2724ec0; 1 drivers
v0x2711f50_0 .alias "Read_data_1", 31 0, v0x2718b10_0;
v0x2711ff0_0 .alias "Read_data_2", 31 0, v0x2718b90_0;
v0x27120a0_0 .alias "RegWrite", 0 0, v0x27170a0_0;
v0x2712170_0 .alias "Write_addr", 4 0, v0x2718990_0;
v0x2712250_0 .alias "Write_data", 31 0, v0x2718a10_0;
v0x27122f0_0 .net *"_s0", 31 0, L_0x2724a70; 1 drivers
v0x27123e0_0 .net *"_s4", 31 0, L_0x2724be0; 1 drivers
v0x2712480_0 .alias "clk", 0 0, v0x2721c50_0;
v0x2712500_0 .var/i "i", 31 0;
v0x27125a0 .array "reg_data", 31 0, 31 0;
v0x2712620_0 .alias "rst", 0 0, v0x2721f40_0;
E_0x2711d80/0 .event edge, v0x270d350_0;
E_0x2711d80/1 .event posedge, v0x270d2d0_0;
E_0x2711d80 .event/or E_0x2711d80/0, E_0x2711d80/1;
L_0x2724a70 .array/port v0x27125a0, L_0x2724d80;
L_0x2724be0 .array/port v0x27125a0, L_0x2724ec0;
S_0x27117a0 .scope module, "ctrler" "Controller" 11 224, 15 2, S_0x26d2100;
 .timescale 0 0;
v0x2711490_0 .var "ALUOp", 3 0;
v0x2711890_0 .var "DC_r_enable", 0 0;
v0x2711910_0 .var "DC_w_enable", 0 0;
v0x2711990_0 .var "J_Mode", 2 0;
v0x2711a40_0 .var "RegWrite", 0 0;
v0x2711ac0_0 .net "funct", 5 0, L_0x27250e0; 1 drivers
v0x2711b40_0 .var "mux", 6 0;
v0x2711bc0_0 .net "opcode", 5 0, L_0x2724fb0; 1 drivers
E_0x270cdf0 .event edge, v0x2711bc0_0, v0x2711ac0_0;
S_0x270f9a0 .scope module, "id_ex" "ID_EX" 11 240, 16 3, S_0x26d2100;
 .timescale 0 0;
P_0x270fa98 .param/l "data_size" 16 60, +C4<0100000>;
P_0x270fac0 .param/l "pc_size" 16 59, +C4<010010>;
v0x270fb80_0 .var "EX_ALUOp", 3 0;
v0x270fc00_0 .var "EX_J_Mode", 2 0;
v0x270fcb0_0 .var "EX_Jal", 0 0;
v0x270fd60_0 .var "EX_Lh", 0 0;
v0x270fe40_0 .var "EX_MemRead", 0 0;
v0x270fef0_0 .var "EX_MemWrite", 0 0;
v0x270ffb0_0 .var "EX_MemtoReg", 0 0;
v0x2710030_0 .var "EX_PC", 17 0;
v0x2710100_0 .var "EX_RegWrite", 0 0;
v0x2710180_0 .var "EX_Reg_imm", 0 0;
v0x2710260_0 .var "EX_Rs", 4 0;
v0x2710310_0 .var "EX_Rs_data", 31 0;
v0x2710390_0 .var "EX_Rt", 4 0;
v0x2710440_0 .var "EX_Rt_data", 31 0;
v0x2710540_0 .var "EX_Sh", 0 0;
v0x27105f0_0 .var "EX_WR_out", 4 0;
v0x27104c0_0 .var "EX_imm", 15 0;
v0x2710700_0 .var "EX_se_imm", 31 0;
v0x2710670_0 .var "EX_shamt", 4 0;
v0x2710820_0 .alias "ID_ALUOp", 3 0, v0x2714d80_0;
v0x2710780_0 .alias "ID_Flush", 0 0, v0x27150c0_0;
v0x2710980_0 .alias "ID_J_Mode", 2 0, v0x2715e10_0;
v0x27108a0_0 .alias "ID_Jal", 0 0, v0x2715140_0;
v0x2710ac0_0 .alias "ID_Lh", 0 0, v0x2714f50_0;
v0x2710a00_0 .alias "ID_MemRead", 0 0, v0x2715000_0;
v0x2710c10_0 .alias "ID_MemWrite", 0 0, v0x2715350_0;
v0x2710b40_0 .alias "ID_MemtoReg", 0 0, v0x2715420_0;
v0x2710d70_0 .alias "ID_PC", 17 0, v0x27151c0_0;
v0x2710c90_0 .alias "ID_RegWrite", 0 0, v0x2715290_0;
v0x2710ee0_0 .alias "ID_Reg_imm", 0 0, v0x2715650_0;
v0x2710df0_0 .alias "ID_Rs", 4 0, v0x27156d0_0;
v0x2711060_0 .alias "ID_Rs_data", 31 0, v0x27154f0_0;
v0x2710f60_0 .alias "ID_Rt", 4 0, v0x2715570_0;
v0x27111f0_0 .alias "ID_Rt_data", 31 0, v0x2715920_0;
v0x27110e0_0 .alias "ID_Sh", 0 0, v0x27159a0_0;
v0x2711390_0 .alias "ID_WR_out", 4 0, v0x2715750_0;
v0x2711270_0 .alias "ID_imm", 15 0, v0x2715800_0;
v0x27112f0_0 .alias "ID_se_imm", 31 0, v0x2715c90_0;
v0x2711550_0 .alias "ID_shamt", 4 0, v0x2715a20_0;
v0x27115d0_0 .alias "clk", 0 0, v0x2721c50_0;
v0x2711410_0 .alias "rst", 0 0, v0x2721f40_0;
S_0x270f650 .scope module, "jCtrl" "Jump_Ctrl" 11 296, 17 3, S_0x26d2100;
 .timescale 0 0;
v0x270f780_0 .alias "J_Mode", 2 0, v0x2713b40_0;
v0x270f840_0 .var "JumpOP", 1 0;
v0x270f8f0_0 .alias "Zero", 0 0, v0x27172a0_0;
E_0x270f160 .event edge, v0x270f780_0, v0x270e970_0;
S_0x270ece0 .scope module, "hdu" "HDU" 11 302, 18 3, S_0x26d2100;
 .timescale 0 0;
P_0x270edd8 .param/l "bit_size" 18 20, +C4<0100000>;
v0x270eed0_0 .alias "DC_stall", 0 0, v0x27200e0_0;
v0x270ef90_0 .alias "EX_JumpOP", 1 0, v0x2713d10_0;
v0x270f030_0 .alias "EX_MemtoReg", 0 0, v0x2714060_0;
v0x270f0e0_0 .alias "EX_WR_out", 4 0, v0x2714740_0;
v0x270f1c0_0 .alias "IC_stall", 0 0, v0x2720610_0;
v0x270f240_0 .var "ID_Flush", 0 0;
v0x270f300_0 .alias "ID_Rs", 4 0, v0x27156d0_0;
v0x270f380_0 .alias "ID_Rt", 4 0, v0x2715570_0;
v0x270f470_0 .var "IF_Flush", 0 0;
v0x270f510_0 .var "IF_IDWrite", 0 0;
v0x270f5b0_0 .var "PCWrite", 0 0;
E_0x270ea90/0 .event edge, v0x270d920_0, v0x270dce0_0, v0x270f300_0, v0x270f380_0;
E_0x270ea90/1 .event edge, v0x270f1c0_0, v0x270eed0_0, v0x270ef90_0;
E_0x270ea90 .event/or E_0x270ea90/0, E_0x270ea90/1;
S_0x270e7a0 .scope module, "alu" "ALU" 11 319, 19 3, S_0x26d2100;
 .timescale 0 0;
P_0x270d9a8 .param/l "bit_size" 19 10, +C4<0100000>;
v0x270e540_0 .alias "ALUOp", 3 0, v0x27139d0_0;
v0x270e8d0_0 .var "ALU_result", 31 0;
v0x270e970_0 .alias "Zero", 0 0, v0x27172a0_0;
v0x270ea10_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x270eac0_0 .alias "shamt", 4 0, v0x27147c0_0;
v0x270eb60_0 .alias "src1", 31 0, v0x2714c00_0;
v0x270ec40_0 .alias "src2", 31 0, v0x2716fa0_0;
E_0x270e510 .event edge, v0x270ec40_0, v0x270eb60_0, v0x270e540_0;
L_0x2725180 .cmp/eq 32, v0x270e8d0_0, C4<00000000000000000000000000000000>;
S_0x270d460 .scope module, "ex_m" "EX_M" 11 328, 20 3, S_0x26d2100;
 .timescale 0 0;
P_0x270d248 .param/l "data_size" 20 40, +C4<0100000>;
P_0x270d270 .param/l "pc_size" 20 39, +C4<010010>;
v0x270d620_0 .alias "EX_ALU_result", 31 0, v0x2713ac0_0;
v0x270d6c0_0 .alias "EX_Jal", 0 0, v0x2713c40_0;
v0x270d760_0 .alias "EX_Lh", 0 0, v0x2713bc0_0;
v0x270d800_0 .alias "EX_MemRead", 0 0, v0x2713ec0_0;
v0x270d880_0 .alias "EX_MemWrite", 0 0, v0x2713fe0_0;
v0x270d920_0 .alias "EX_MemtoReg", 0 0, v0x2714060_0;
v0x270da00_0 .alias "EX_PCplus8", 17 0, v0x2714190_0;
v0x270daa0_0 .alias "EX_RegWrite", 0 0, v0x27140e0_0;
v0x270db40_0 .alias "EX_Rt_data", 31 0, v0x2714e50_0;
v0x270dbe0_0 .alias "EX_Sh", 0 0, v0x27144f0_0;
v0x270dce0_0 .alias "EX_WR_out", 4 0, v0x2714740_0;
v0x270dd80_0 .var "M_ALU_result", 31 0;
v0x270de90_0 .var "M_Jal", 0 0;
v0x270df30_0 .var "M_Lh", 0 0;
v0x270e050_0 .var "M_MemRead", 0 0;
v0x270e0f0_0 .var "M_MemWrite", 0 0;
v0x270dfb0_0 .var "M_MemtoReg", 0 0;
v0x270e220_0 .var "M_PCplus8", 17 0;
v0x270e170_0 .var "M_RegWrite", 0 0;
v0x270e340_0 .var "M_Rt_data", 31 0;
v0x270e2c0_0 .var "M_Sh", 0 0;
v0x270e490_0 .var "M_WR_out", 4 0;
v0x270e5d0_0 .alias "clk", 0 0, v0x2721c50_0;
v0x270e650_0 .alias "rst", 0 0, v0x2721f40_0;
S_0x270ca80 .scope module, "m_wb" "M_WB" 11 365, 21 3, S_0x26d2100;
 .timescale 0 0;
P_0x270c6f8 .param/l "data_size" 21 23, +C4<0100000>;
v0x270cc10_0 .alias "M_DM_Read_Data", 31 0, v0x2716120_0;
v0x270ccd0_0 .alias "M_MemtoReg", 0 0, v0x2716380_0;
v0x270cd70_0 .alias "M_RegWrite", 0 0, v0x27168b0_0;
v0x270ce20_0 .alias "M_WD_out", 31 0, v0x2716790_0;
v0x270ced0_0 .alias "M_WR_out", 4 0, v0x2716bd0_0;
v0x270cf80_0 .var "WB_DM_Read_Data", 31 0;
v0x270d040_0 .var "WB_MemtoReg", 0 0;
v0x270d0c0_0 .var "WB_RegWrite", 0 0;
v0x270d140_0 .var "WB_WD_out", 31 0;
v0x270d1c0_0 .var "WB_WR_out", 4 0;
v0x270d2d0_0 .alias "clk", 0 0, v0x2721c50_0;
v0x270d350_0 .alias "rst", 0 0, v0x2721f40_0;
E_0x270c5a0/0 .event edge, v0x270d350_0;
E_0x270c5a0/1 .event negedge, v0x270d2d0_0;
E_0x270c5a0 .event/or E_0x270c5a0/0, E_0x270c5a0/1;
S_0x26a8fb0 .scope module, "fu" "FU" 11 386, 22 3, S_0x26d2100;
 .timescale 0 0;
v0x2674470_0 .alias "EX_Rs", 4 0, v0x2714210_0;
v0x270c3e0_0 .alias "EX_Rt", 4 0, v0x2714350_0;
v0x270c480_0 .var "ForwardA", 0 0;
v0x270c520_0 .var "ForwardB", 0 0;
v0x270c5d0_0 .var "ForwardC", 0 0;
v0x270c670_0 .var "ForwardD", 0 0;
v0x270c750_0 .alias "M_RegWrite", 0 0, v0x27168b0_0;
v0x270c7f0_0 .alias "M_WR_out", 4 0, v0x2716bd0_0;
v0x270c8e0_0 .alias "WB_RegWrite", 0 0, v0x27170a0_0;
v0x270c980_0 .alias "WB_WR_out", 4 0, v0x27171d0_0;
E_0x269eac0/0 .event edge, v0x270c8e0_0, v0x270c980_0, v0x2674470_0, v0x270c3e0_0;
E_0x269eac0/1 .event edge, v0x270c750_0, v0x270c7f0_0;
E_0x269eac0 .event/or E_0x269eac0/0, E_0x269eac0/1;
    .scope S_0x2721660;
T_0 ;
    %wait E_0x271fb80;
    %load/v 8, v0x2721d10_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/v 8, v0x2721a80_0, 1;
    %jmp/0  T_0.3, 8;
    %movi 9, 1, 2;
    %jmp/1  T_0.5, 8;
T_0.3 ; End of true expr.
    %jmp/0  T_0.4, 8;
 ; End of false expr.
    %blend  9, 0, 2; Condition unknown.
    %jmp  T_0.5;
T_0.4 ;
    %mov 9, 0, 2; Return false value
T_0.5 ;
    %set/v v0x2721db0_0, 9, 1;
    %jmp T_0.2;
T_0.1 ;
    %set/v v0x2721db0_0, 0, 1;
    %jmp T_0.2;
T_0.2 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x2721660;
T_1 ;
    %wait E_0x2717a90;
    %load/v 8, v0x2721f40_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x2721ea0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2721d10_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x2721d10_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.2, 4;
    %load/v 8, v0x2721960_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x2721ea0_0, 0, 8;
T_1.2 ;
    %load/v 8, v0x2721db0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2721d10_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2720c00;
T_2 ;
    %wait E_0x2719940;
    %load/v 8, v0x27213e0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/v 8, v0x2721150_0, 1;
    %jmp/0  T_2.3, 8;
    %movi 9, 1, 2;
    %jmp/1  T_2.5, 8;
T_2.3 ; End of true expr.
    %jmp/0  T_2.4, 8;
 ; End of false expr.
    %blend  9, 0, 2; Condition unknown.
    %jmp  T_2.5;
T_2.4 ;
    %mov 9, 0, 2; Return false value
T_2.5 ;
    %set/v v0x27214e0_0, 9, 1;
    %jmp T_2.2;
T_2.1 ;
    %set/v v0x27214e0_0, 0, 1;
    %jmp T_2.2;
T_2.2 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x2720c00;
T_3 ;
    %wait E_0x2717a90;
    %load/v 8, v0x27215e0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0x2721460_0, 0, 32;
T_3.2 ;
    %load/v 8, v0x2721460_0, 32;
    %movi 40, 65536, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 3, v0x2721460_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27210d0, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2721460_0, 32;
    %set/v v0x2721460_0, 8, 32;
    %jmp T_3.2;
T_3.3 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x2721560_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27213e0_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x27213e0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_3.4, 4;
    %load/v 8, v0x2720e60_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x2721560_0, 0, 8;
T_3.4 ;
    %load/v 8, v0x27214e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27213e0_0, 0, 8;
    %load/v 8, v0x27211d0_0, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v0x2721000_0, 32;
    %ix/getv 3, v0x2720e60_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27210d0, 0, 8;
t_1 ;
T_3.6 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x271e070;
T_4 ;
    %wait E_0x271c700;
    %load/v 8, v0x271e700_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/v 8, v0x271e8f0_0, 1;
    %inv 8, 1;
    %jmp/0  T_4.4, 8;
    %movi 9, 1, 2;
    %jmp/1  T_4.6, 8;
T_4.4 ; End of true expr.
    %jmp/0  T_4.5, 8;
 ; End of false expr.
    %blend  9, 0, 2; Condition unknown.
    %jmp  T_4.6;
T_4.5 ;
    %mov 9, 0, 2; Return false value
T_4.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x271e9f0_0, 0, 9;
    %jmp T_4.3;
T_4.1 ;
    %movi 8, 2, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0x271e9f0_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x271e9f0_0, 0, 0;
    %jmp T_4.3;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x271e070;
T_5 ;
    %wait E_0x2717a90;
    %load/v 8, v0x271ea90_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x271e700_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e3b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e5c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e4e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e310_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271eb10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271ebb0_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e3b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e5c0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e4e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e310_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271eb10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271ebb0_0, 0, 0;
    %load/v 8, v0x271e780_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0x271e700_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_5.4, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_5.5, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.4 ;
    %load/v 8, v0x271e8f0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e3b0_0, 0, 8;
    %jmp T_5.7;
T_5.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271ebb0_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e4e0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e430_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e310_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271ebb0_0, 0, 1;
    %jmp T_5.7;
T_5.7 ;
    %load/v 8, v0x271e9f0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x271e700_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0x271e850_0, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v0x271e8f0_0, 1;
    %jmp/0xz  T_5.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e5c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e4e0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e430_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e310_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271eb10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271ebb0_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e5c0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e4e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271e310_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271eb10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271ebb0_0, 0, 1;
T_5.11 ;
T_5.8 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x271d920;
T_6 ;
    %wait E_0x2717a90;
    %load/v 8, v0x271dff0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v0x271df00_0, 0, 32;
T_6.2 ;
    %load/v 8, v0x271df00_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_6.3, 5;
    %ix/getv/s 3, v0x271df00_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x271da90, 0, 0;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x271df00_0, 32;
    %set/v v0x271df00_0, 8, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x271dbe0_0, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v0x271dc80_0, 1;
    %ix/getv 3, v0x271db10_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x271da90, 0, 8;
t_3 ;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x271d190;
T_7 ;
    %wait E_0x2717a90;
    %load/v 8, v0x271d8a0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v0x271d7b0_0, 0, 32;
T_7.2 ;
    %load/v 8, v0x271d7b0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_7.3, 5;
    %ix/getv/s 3, v0x271d7b0_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 11, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x271d380, 0, 0;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x271d7b0_0, 32;
    %set/v v0x271d7b0_0, 8, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x271d480_0, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v0x271d500_0, 11;
    %ix/getv 3, v0x271d400_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 11, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x271d380, 0, 8;
t_5 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x271cac0;
T_8 ;
    %wait E_0x2717a90;
    %load/v 8, v0x271d110_0, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v0x271d020_0, 0, 32;
T_8.2 ;
    %load/v 8, v0x271d020_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_8.3, 5;
    %ix/getv/s 3, v0x271d020_0;
    %jmp/1 t_6, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x271cc30, 0, 0;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x271d020_0, 32;
    %set/v v0x271d020_0, 8, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x271cd30_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v0x271cdb0_0, 32;
    %ix/getv 3, v0x271ccb0_0;
    %jmp/1 t_7, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x271cc30, 0, 8;
t_7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x271ac20;
T_9 ;
    %wait E_0x2719890;
    %load/v 8, v0x271b2b0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/v 8, v0x271b4b0_0, 1;
    %inv 8, 1;
    %jmp/0  T_9.4, 8;
    %movi 9, 1, 2;
    %jmp/1  T_9.6, 8;
T_9.4 ; End of true expr.
    %jmp/0  T_9.5, 8;
 ; End of false expr.
    %blend  9, 0, 2; Condition unknown.
    %jmp  T_9.6;
T_9.5 ;
    %mov 9, 0, 2; Return false value
T_9.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x271b590_0, 0, 9;
    %jmp T_9.3;
T_9.1 ;
    %movi 8, 2, 3;
    %ix/load 0, 2, 0;
    %assign/v0 v0x271b590_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x271b590_0, 0, 0;
    %jmp T_9.3;
T_9.3 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x271ac20;
T_10 ;
    %wait E_0x2717a90;
    %load/v 8, v0x271b610_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x271b2b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271af60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271afe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271aec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b700_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b780_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271af60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271afe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271aec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b700_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b780_0, 0, 0;
    %load/v 8, v0x271b330_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0x271b2b0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_10.4, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_10.5, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.4 ;
    %load/v 8, v0x271b4b0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271af60_0, 0, 8;
    %jmp T_10.7;
T_10.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b780_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b090_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271afe0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271aec0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b780_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %load/v 8, v0x271b590_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x271b2b0_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x271b400_0, 1;
    %jmp/0xz  T_10.8, 8;
    %load/v 8, v0x271b4b0_0, 1;
    %jmp/0xz  T_10.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b170_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b090_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271afe0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271aec0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b700_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b780_0, 0, 1;
    %jmp T_10.11;
T_10.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b170_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b090_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271afe0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271aec0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b700_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x271b780_0, 0, 1;
T_10.11 ;
T_10.8 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x271a550;
T_11 ;
    %wait E_0x2717a90;
    %load/v 8, v0x271aba0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %set/v v0x271aab0_0, 0, 32;
T_11.2 ;
    %load/v 8, v0x271aab0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_11.3, 5;
    %ix/getv/s 3, v0x271aab0_0;
    %jmp/1 t_8, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x271a640, 0, 0;
t_8 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x271aab0_0, 32;
    %set/v v0x271aab0_0, 8, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x271a790_0, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v0x271a830_0, 1;
    %ix/getv 3, v0x271a6c0_0;
    %jmp/1 t_9, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x271a640, 0, 8;
t_9 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x2719c20;
T_12 ;
    %wait E_0x2717a90;
    %load/v 8, v0x271a3c0_0, 1;
    %jmp/0xz  T_12.0, 8;
    %set/v v0x2712c50_0, 0, 32;
T_12.2 ;
    %load/v 8, v0x2712c50_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_12.3, 5;
    %ix/getv/s 3, v0x2712c50_0;
    %jmp/1 t_10, 4;
    %ix/load 0, 11, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2719e10, 0, 0;
t_10 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2712c50_0, 32;
    %set/v v0x2712c50_0, 8, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x2719f10_0, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v0x2719f90_0, 11;
    %ix/getv 3, v0x2719e90_0;
    %jmp/1 t_11, 4;
    %ix/load 0, 11, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2719e10, 0, 8;
t_11 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x2719480;
T_13 ;
    %wait E_0x2717a90;
    %load/v 8, v0x2719ba0_0, 1;
    %jmp/0xz  T_13.0, 8;
    %set/v v0x2719ab0_0, 0, 32;
T_13.2 ;
    %load/v 8, v0x2719ab0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_13.3, 5;
    %ix/getv/s 3, v0x2719ab0_0;
    %jmp/1 t_12, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2719630, 0, 0;
t_12 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2719ab0_0, 32;
    %set/v v0x2719ab0_0, 8, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x2719770_0, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v0x2719810_0, 32;
    %ix/getv 3, v0x27196d0_0;
    %jmp/1 t_13, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2719630, 0, 8;
t_13 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x2712df0;
T_14 ;
    %wait E_0x2712a30;
    %load/v 8, v0x2713200_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 18, 0;
    %assign/v0 v0x27130b0_0, 0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x2712f60_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x2713030_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x27130b0_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v0x27130b0_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x27130b0_0, 0, 8;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x27126a0;
T_15 ;
    %wait E_0x270c5a0;
    %load/v 8, v0x2712ce0_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 18, 0;
    %assign/v0 v0x2712830_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27128b0_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x2712930_0, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 18, 0;
    %assign/v0 v0x2712830_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27128b0_0, 0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v0x27129b0_0, 1;
    %jmp/0xz  T_15.4, 8;
    %load/v 8, v0x2712a90_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x2712830_0, 0, 8;
    %load/v 8, v0x2712b10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27128b0_0, 0, 8;
    %jmp T_15.5;
T_15.4 ;
    %load/v 8, v0x27128b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x27128b0_0, 0, 8;
    %load/v 8, v0x2712830_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x2712830_0, 0, 8;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x2711c90;
T_16 ;
    %wait E_0x2711d80;
    %load/v 8, v0x2712620_0, 1;
    %jmp/0xz  T_16.0, 8;
    %set/v v0x2712500_0, 0, 32;
T_16.2 ;
    %load/v 8, v0x2712500_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_16.3, 5;
    %ix/getv/s 3, v0x2712500_0;
    %jmp/1 t_14, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27125a0, 0, 0;
t_14 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2712500_0, 32;
    %set/v v0x2712500_0, 8, 32;
    %jmp T_16.2;
T_16.3 ;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x27120a0_0, 1;
    %jmp/0xz  T_16.4, 8;
    %load/v 8, v0x2712250_0, 32;
    %ix/getv 3, v0x2712170_0;
    %jmp/1 t_15, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27125a0, 0, 8;
t_15 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x27117a0;
T_17 ;
    %wait E_0x270cdf0;
    %load/v 8, v0x2711bc0_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0x2711ac0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_17.2, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_17.3, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_17.4, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_17.5, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_17.6, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_17.7, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_17.8, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_17.9, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_17.10, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_17.11, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_17.12, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %jmp T_17.14;
T_17.2 ;
    %movi 8, 66, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.14;
T_17.3 ;
    %movi 8, 66, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.14;
T_17.4 ;
    %movi 8, 66, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.14;
T_17.5 ;
    %movi 8, 66, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.14;
T_17.6 ;
    %movi 8, 66, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.14;
T_17.7 ;
    %movi 8, 66, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 9, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.14;
T_17.8 ;
    %movi 8, 66, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.14;
T_17.9 ;
    %movi 8, 66, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 11, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.14;
T_17.10 ;
    %movi 8, 66, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.14;
T_17.11 ;
    %movi 8, 82, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 0;
    %jmp T_17.14;
T_17.12 ;
    %movi 8, 115, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 8;
    %jmp T_17.14;
T_17.14 ;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x2711bc0_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_17.15, 6;
    %cmpi/u 8, 12, 6;
    %jmp/1 T_17.16, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_17.17, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_17.18, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_17.19, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_17.20, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_17.21, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_17.22, 6;
    %cmpi/u 8, 41, 6;
    %jmp/1 T_17.23, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_17.24, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_17.25, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %jmp T_17.27;
T_17.15 ;
    %movi 8, 18, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.27;
T_17.16 ;
    %movi 8, 18, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.27;
T_17.17 ;
    %movi 8, 18, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.27;
T_17.18 ;
    %movi 8, 2, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 13, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %movi 12, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 12;
    %jmp T_17.27;
T_17.19 ;
    %movi 8, 2, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 13, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %movi 12, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 12;
    %jmp T_17.27;
T_17.20 ;
    %movi 8, 16, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.27;
T_17.21 ;
    %movi 8, 20, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.27;
T_17.22 ;
    %movi 8, 18, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.27;
T_17.23 ;
    %movi 8, 26, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 1;
    %jmp T_17.27;
T_17.24 ;
    %movi 8, 18, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 8;
    %jmp T_17.27;
T_17.25 ;
    %movi 8, 51, 7;
    %ix/load 0, 7, 0;
    %assign/v0 v0x2711b40_0, 0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x2711490_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711a40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2711890_0, 0, 0;
    %movi 8, 5, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2711990_0, 0, 8;
    %jmp T_17.27;
T_17.27 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x270f9a0;
T_18 ;
    %wait E_0x270c5a0;
    %load/v 8, v0x2711410_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270ffb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2710100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270fe40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270fef0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270fcb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270fd60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2710540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2710180_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x270fc00_0, 0, 1;
    %ix/load 0, 18, 0;
    %assign/v0 v0x2710030_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x270fb80_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2710670_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2710310_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2710440_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27104c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2710700_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27105f0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2710260_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2710390_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x2710780_0, 1;
    %jmp/0xz  T_18.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270ffb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2710100_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270fe40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270fef0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270fcb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270fd60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2710540_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2710180_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x270fc00_0, 0, 1;
    %ix/load 0, 18, 0;
    %assign/v0 v0x2710030_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x270fb80_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2710670_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2710310_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2710440_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27104c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2710700_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27105f0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2710260_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2710390_0, 0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0x2710b40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270ffb0_0, 0, 8;
    %load/v 8, v0x2710c90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2710100_0, 0, 8;
    %load/v 8, v0x2710a00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270fe40_0, 0, 8;
    %load/v 8, v0x2710c10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270fef0_0, 0, 8;
    %load/v 8, v0x27108a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270fcb0_0, 0, 8;
    %load/v 8, v0x2710ac0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270fd60_0, 0, 8;
    %load/v 8, v0x27110e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2710540_0, 0, 8;
    %load/v 8, v0x2710ee0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2710180_0, 0, 8;
    %load/v 8, v0x2710980_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x270fc00_0, 0, 8;
    %load/v 8, v0x2710d70_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x2710030_0, 0, 8;
    %load/v 8, v0x2710820_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x270fb80_0, 0, 8;
    %load/v 8, v0x2711550_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2710670_0, 0, 8;
    %load/v 8, v0x2711060_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2710310_0, 0, 8;
    %load/v 8, v0x27111f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2710440_0, 0, 8;
    %load/v 8, v0x2711270_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x27104c0_0, 0, 8;
    %load/v 8, v0x27112f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x2710700_0, 0, 8;
    %load/v 8, v0x2711390_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x27105f0_0, 0, 8;
    %load/v 8, v0x2710df0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2710260_0, 0, 8;
    %load/v 8, v0x2710f60_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x2710390_0, 0, 8;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x270f650;
T_19 ;
    %wait E_0x270f160;
    %load/v 8, v0x270f780_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_19.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_19.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_19.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_19.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_19.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_19.5, 6;
    %ix/load 0, 2, 0;
    %assign/v0 v0x270f840_0, 0, 0;
    %jmp T_19.7;
T_19.0 ;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x270f840_0, 0, 8;
    %jmp T_19.7;
T_19.1 ;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x270f840_0, 0, 8;
    %jmp T_19.7;
T_19.2 ;
    %load/v 8, v0x270f8f0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.8, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x270f840_0, 0, 8;
    %jmp T_19.9;
T_19.8 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x270f840_0, 0, 0;
T_19.9 ;
    %jmp T_19.7;
T_19.3 ;
    %load/v 8, v0x270f8f0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %inv 4, 1;
    %jmp/0xz  T_19.10, 4;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x270f840_0, 0, 8;
    %jmp T_19.11;
T_19.10 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x270f840_0, 0, 0;
T_19.11 ;
    %jmp T_19.7;
T_19.4 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x270f840_0, 0, 1;
    %jmp T_19.7;
T_19.5 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x270f840_0, 0, 1;
    %jmp T_19.7;
T_19.7 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x270ece0;
T_20 ;
    %wait E_0x270ea90;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f5b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f510_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f240_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f470_0, 0, 0;
    %load/v 8, v0x270f030_0, 1;
    %inv 8, 1;
    %load/v 9, v0x270f0e0_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x270f0e0_0, 5;
    %load/v 14, v0x270f300_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x270f0e0_0, 5;
    %load/v 15, v0x270f380_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f240_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f5b0_0, 0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x270f1c0_0, 1;
    %load/v 9, v0x270eed0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_20.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f240_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f5b0_0, 0, 0;
T_20.2 ;
T_20.1 ;
    %load/v 8, v0x270ef90_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %inv 4, 1;
    %jmp/0xz  T_20.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f5b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f510_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f470_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270f240_0, 0, 1;
T_20.4 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x270e7a0;
T_21 ;
    %wait E_0x270e510;
    %load/v 8, v0x270e540_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_21.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_21.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_21.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_21.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_21.4, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_21.5, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_21.6, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_21.7, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_21.8, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_21.9, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e8d0_0, 0, 0;
    %jmp T_21.11;
T_21.0 ;
    %load/v 8, v0x270eb60_0, 32;
    %load/v 40, v0x270ec40_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e8d0_0, 0, 8;
    %jmp T_21.11;
T_21.1 ;
    %load/v 8, v0x270eb60_0, 32;
    %load/v 40, v0x270ec40_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e8d0_0, 0, 8;
    %jmp T_21.11;
T_21.2 ;
    %load/v 8, v0x270eb60_0, 32;
    %load/v 40, v0x270ec40_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e8d0_0, 0, 8;
    %jmp T_21.11;
T_21.3 ;
    %load/v 8, v0x270eb60_0, 32;
    %load/v 40, v0x270ec40_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e8d0_0, 0, 8;
    %jmp T_21.11;
T_21.4 ;
    %load/v 8, v0x270eb60_0, 32;
    %load/v 40, v0x270ec40_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 31, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e8d0_0, 0, 8;
    %jmp T_21.11;
T_21.5 ;
    %load/v 8, v0x270eb60_0, 32;
    %load/v 40, v0x270ec40_0, 32;
    %or 8, 40, 32;
    %inv 8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e8d0_0, 0, 8;
    %jmp T_21.11;
T_21.6 ;
    %load/v 8, v0x270eb60_0, 32;
    %load/v 40, v0x270ec40_0, 32;
    %xor 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e8d0_0, 0, 8;
    %jmp T_21.11;
T_21.7 ;
    %load/v 8, v0x270ec40_0, 32;
    %load/v 40, v0x270eac0_0, 5;
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e8d0_0, 0, 8;
    %jmp T_21.11;
T_21.8 ;
    %load/v 8, v0x270ec40_0, 32;
    %load/v 40, v0x270eac0_0, 5;
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e8d0_0, 0, 8;
    %jmp T_21.11;
T_21.9 ;
    %load/v 40, v0x270eb60_0, 32;
    %load/v 72, v0x270ec40_0, 32;
    %cmp/u 40, 72, 32;
    %mov 40, 4, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e8d0_0, 0, 8;
    %jmp T_21.11;
T_21.11 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x270d460;
T_22 ;
    %wait E_0x270c5a0;
    %load/v 8, v0x270e650_0, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270dfb0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270e170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270e050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270e0f0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270dd80_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e340_0, 0, 0;
    %ix/load 0, 18, 0;
    %assign/v0 v0x270e220_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x270e490_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270de90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270df30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270e2c0_0, 0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0x270d920_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270dfb0_0, 0, 8;
    %load/v 8, v0x270daa0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270e170_0, 0, 8;
    %load/v 8, v0x270d800_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270e050_0, 0, 8;
    %load/v 8, v0x270d880_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270e0f0_0, 0, 8;
    %load/v 8, v0x270d620_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270dd80_0, 0, 8;
    %load/v 8, v0x270db40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270e340_0, 0, 8;
    %load/v 8, v0x270da00_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x270e220_0, 0, 8;
    %load/v 8, v0x270dce0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x270e490_0, 0, 8;
    %load/v 8, v0x270d6c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270de90_0, 0, 8;
    %load/v 8, v0x270d760_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270df30_0, 0, 8;
    %load/v 8, v0x270dbe0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270e2c0_0, 0, 8;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x270ca80;
T_23 ;
    %wait E_0x270c5a0;
    %load/v 8, v0x270d350_0, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270d040_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270d0c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270cf80_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270d140_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x270d1c0_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v0x270ccd0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270d040_0, 0, 8;
    %load/v 8, v0x270cd70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270d0c0_0, 0, 8;
    %load/v 8, v0x270cc10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270cf80_0, 0, 8;
    %load/v 8, v0x270ce20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x270d140_0, 0, 8;
    %load/v 8, v0x270ced0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x270d1c0_0, 0, 8;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x26a8fb0;
T_24 ;
    %wait E_0x269eac0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270c480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270c520_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270c5d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270c670_0, 0, 1;
    %load/v 8, v0x270c8e0_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v0x270c980_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x270c980_0, 5;
    %load/v 14, v0x2674470_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_24.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270c480_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270c520_0, 0, 0;
T_24.2 ;
    %load/v 8, v0x270c980_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x270c980_0, 5;
    %load/v 14, v0x270c3e0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_24.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270c5d0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270c670_0, 0, 0;
T_24.4 ;
T_24.0 ;
    %load/v 8, v0x270c750_0, 1;
    %jmp/0xz  T_24.6, 8;
    %load/v 8, v0x270c7f0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x270c7f0_0, 5;
    %load/v 14, v0x2674470_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_24.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270c480_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270c520_0, 0, 0;
T_24.8 ;
    %load/v 8, v0x270c7f0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x270c7f0_0, 5;
    %load/v 14, v0x270c3e0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_24.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270c5d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x270c670_0, 0, 0;
T_24.10 ;
T_24.6 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x26d2100;
T_25 ;
    %wait E_0x269e8e0;
    %load/v 8, v0x2713d10_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_25.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_25.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_25.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_25.3, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/v 8, v0x2713280_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x2716a00_0, 0, 8;
    %jmp T_25.4;
T_25.1 ;
    %load/v 8, v0x27133c0_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x2716a00_0, 0, 8;
    %jmp T_25.4;
T_25.2 ;
    %load/v 8, v0x2714c00_0, 18; Only need 18 of 32 bits
; Save base=8 wid=18 in lookaside.
    %ix/load 0, 18, 0;
    %assign/v0 v0x2716a00_0, 0, 8;
    %jmp T_25.4;
T_25.3 ;
    %load/v 8, v0x2714650_0, 16;
    %mov 24, 0, 2;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0x2716a00_0, 0, 8;
    %jmp T_25.4;
T_25.4 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x26a4540;
T_26 ;
    %delay 500, 0;
    %load/v 8, v0x27226f0_0, 1;
    %inv 8, 1;
    %set/v v0x27226f0_0, 8, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x26a4540;
T_27 ;
    %wait E_0x2717a90;
    %load/v 8, v0x2722cd0_0, 1;
    %jmp/0  T_27.0, 8;
    %mov 9, 0, 33;
    %jmp/1  T_27.2, 8;
T_27.0 ; End of true expr.
    %load/v 42, v0x2722770_0, 32;
    %mov 74, 73, 1;
    %addi 42, 1, 33;
    %jmp/0  T_27.1, 8;
 ; End of false expr.
    %blend  9, 42, 33; Condition unknown.
    %jmp  T_27.2;
T_27.1 ;
    %mov 9, 42, 33; Return false value
T_27.2 ;
    %set/v v0x2722770_0, 9, 32;
    %jmp T_27;
    .thread T_27;
    .scope S_0x26a4540;
T_28 ;
    %wait E_0x2712a30;
    %load/v 8, v0x2722cd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_28.0, 8;
    %load/v 8, v0x2722380_0, 1;
    %jmp/1  T_28.2, 8;
    %load/wr 4, v0x2722960_0;
    %movi 9, 1, 32;
    %ix/get/s 5, 9, 32;
    %cvt/ri 5, 5;
    %add/wr 4, 5;
    %mov/wr 5, 4;
    %jmp/0  T_28.4, 8; End of false expr.
T_28.2 ;
    %load/wr 4, v0x2722960_0;
    %jmp/1  T_28.3, 8; End of true expr.
    %blend/wr 5, 4;
    %jmp  T_28.4; End of blend
T_28.3 ; Move true result.
    %mov/wr 5, 4;
T_28.4 ;
    %set/wr v0x2722960_0, 5;
    %load/v 8, v0x2722380_0, 1;
    %jmp/1  T_28.5, 8;
    %load/wr 4, v0x2722bb0_0;
    %mov/wr 5, 4;
    %jmp/0  T_28.7, 8; End of false expr.
T_28.5 ;
    %load/wr 4, v0x2722bb0_0;
    %movi 9, 1, 32;
    %ix/get/s 6, 9, 32;
    %cvt/ri 6, 6;
    %add/wr 4, 6;
    %jmp/1  T_28.6, 8; End of true expr.
    %blend/wr 5, 4;
    %jmp  T_28.7; End of blend
T_28.6 ; Move true result.
    %mov/wr 5, 4;
T_28.7 ;
    %set/wr v0x2722bb0_0, 5;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_28.8, 4;
    %load/x1p 8, v0x2722590_0, 6;
    %jmp T_28.9;
T_28.8 ;
    %mov 8, 2, 6;
T_28.9 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_28.10, 4;
    %load/x1p 9, v0x2722590_0, 6;
    %jmp T_28.11;
T_28.10 ;
    %mov 9, 2, 6;
T_28.11 ;
; Save base=9 wid=6 in lookaside.
    %cmpi/u 9, 3, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2722590_0, 6; Select 6 out of 32 bits
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_28.12, 4;
    %load/x1p 21, v0x2722590_0, 6;
    %jmp T_28.13;
T_28.12 ;
    %mov 21, 2, 6;
T_28.13 ;
    %mov 15, 21, 6; Move signal select into place
    %cmpi/u 9, 8, 12;
    %or 8, 4, 1;
    %load/v 9, v0x2722380_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_28.14, 8;
    %load/wr 4, v0x2722960_0;
    %movi 8, 2, 32;
    %ix/get/s 5, 8, 32;
    %cvt/ri 5, 5;
    %sub/wr 4, 5;
    %set/wr v0x2722960_0, 4;
T_28.14 ;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_28.16, 4;
    %load/x1p 8, v0x2722610_0, 6;
    %jmp T_28.17;
T_28.16 ;
    %mov 8, 2, 6;
T_28.17 ;
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_28.18, 4;
    %load/x1p 9, v0x2722610_0, 6;
    %jmp T_28.19;
T_28.18 ;
    %mov 9, 2, 6;
T_28.19 ;
; Save base=9 wid=6 in lookaside.
    %cmpi/u 9, 3, 6;
    %or 8, 4, 1;
    %load/v 9, v0x2722610_0, 6; Select 6 out of 32 bits
    %ix/load 1, 26, 0;
    %mov 4, 0, 1;
    %jmp/1 T_28.20, 4;
    %load/x1p 21, v0x2722610_0, 6;
    %jmp T_28.21;
T_28.20 ;
    %mov 21, 2, 6;
T_28.21 ;
    %mov 15, 21, 6; Move signal select into place
    %cmpi/u 9, 8, 12;
    %or 8, 4, 1;
    %load/v 9, v0x2722380_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_28.22, 8;
    %load/wr 4, v0x2722bb0_0;
    %movi 8, 2, 32;
    %ix/get/s 5, 8, 32;
    %cvt/ri 5, 5;
    %sub/wr 4, 5;
    %set/wr v0x2722bb0_0, 4;
T_28.22 ;
    %jmp T_28.1;
T_28.0 ;
    %ix/get/s 4, 0, 1;
    %cvt/ri 4, 4;
    %set/wr v0x2722960_0, 4;
    %ix/get/s 4, 0, 1;
    %cvt/ri 4, 4;
    %set/wr v0x2722bb0_0, 4;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x26a4540;
T_29 ;
    %set/v v0x27226f0_0, 0, 1;
    %set/v v0x2722cd0_0, 0, 1;
    %set/v v0x2722860_0, 1, 1;
    %delay 600, 0;
    %set/v v0x2722cd0_0, 1, 1;
    %delay 1000, 0;
    %set/v v0x2722cd0_0, 0, 1;
    %delay 1000, 0;
    %set/v v0x2722770_0, 0, 32;
    %ix/get/s 4, 0, 1;
    %cvt/ri 4, 4;
    %set/wr v0x2722960_0, 4;
    %ix/get/s 4, 0, 1;
    %cvt/ri 4, 4;
    %set/wr v0x2722bb0_0, 4;
    %movi 8, 1, 2;
    %ix/get/s 4, 8, 2;
    %cvt/ri 4, 4;
    %set/wr v0x27229e0_0, 4;
    %vpi_call 2 123 "$readmemh", "./tb1/IM_data.dat", v0x2721a00;
    %vpi_call 2 124 "$readmemh", "./tb1/DM_data.dat", v0x27210d0;
    %vpi_call 2 125 "$readmemh", "./tb1/golden_DM.dat", v0x27228e0;
    %end;
    .thread T_29;
    .scope S_0x26a4540;
T_30 ;
T_30.0 ;
    %load/v 8, v0x2722400_0, 16;
    %mov 24, 0, 1;
    %cmpi/u 8, 20, 17;
    %cmpi/u 4, 1, 1;
    %inv 6, 1;
    %jmp/0xz T_30.1, 6;
    %wait E_0x26ebb60;
    %jmp T_30.0;
T_30.1 ;
    %set/v v0x2722860_0, 0, 1;
T_30.2 ;
    %load/v 8, v0x2722400_0, 16;
    %mov 24, 0, 1;
    %cmpi/u 8, 60, 17;
    %cmpi/u 4, 1, 1;
    %inv 6, 1;
    %jmp/0xz T_30.3, 6;
    %wait E_0x26ebb60;
    %jmp T_30.2;
T_30.3 ;
    %delay 12000, 0;
    %vpi_call 2 145 "$display", "[ testfixture1.v ] Instruction test START !!";
    %set/v v0x2722a60_0, 0, 32;
T_30.4 ;
    %load/v 8, v0x2722a60_0, 32;
   %cmpi/s 8, 12, 32;
    %jmp/0xz T_30.5, 5;
    %ix/getv/s 3, v0x2722a60_0;
    %load/av 8, v0x27228e0, 32;
    %ix/getv/s 3, v0x2722a60_0;
    %load/av 40, v0x27210d0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_30.6, 4;
    %vpi_call 2 148 "$display", "DM_data[%d] = %h  ERROR, EXPECT DM_data[%d]= %h ", v0x2722a60_0, &A<v0x27210d0, v0x2722a60_0 >, v0x2722a60_0, &A<v0x27228e0, v0x2722a60_0 >;
    %set/v v0x2722860_0, 1, 1;
T_30.6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2722a60_0, 32;
    %set/v v0x2722a60_0, 8, 32;
    %jmp T_30.4;
T_30.5 ;
    %load/v 8, v0x2722860_0, 1;
    %jmp/0xz  T_30.8, 8;
    %vpi_call 2 156 "$display", "============================================================================";
    %vpi_call 2 157 "$display", "\012 (T_T)  The result of DM_data is FAIL!!! there are some errors in all.\012";
    %vpi_call 2 158 "$display", "============================================================================";
    %vpi_call 2 159 "$finish";
    %jmp T_30.9;
T_30.8 ;
    %vpi_call 2 162 "$display", "============================================================================";
    %vpi_call 2 163 "$display", "\012 \134(^o^)/  The result of DM_data is PASS!!!\012";
    %vpi_call 2 164 "$display", "============================================================================";
T_30.9 ;
    %end;
    .thread T_30;
    .scope S_0x26a4540;
T_31 ;
T_31.0 ;
    %load/v 8, v0x2722610_0, 32;
    %cmpi/u 8, 12, 32;
    %cmpi/u 4, 1, 1;
    %inv 6, 1;
    %jmp/0xz T_31.1, 6;
    %wait E_0x269ddd0;
    %jmp T_31.0;
T_31.1 ;
    %delay 3000, 0;
    %movi 8, 1, 32;
    %ix/get/s 4, 8, 32;
    %cvt/ri 4, 4;
    %load/wr 5, v0x2722bb0_0;
    %movi 8, 2, 3;
    %ix/get/s 6, 8, 3;
    %cvt/ri 6, 6;
    %div/wr 5, 6;
    %load/wr 6, v0x2722960_0;
    %div/wr 5, 6;
    %sub/wr 4, 5;
    %set/wr v0x27229e0_0, 4;
    %vpi_call 2 174 "$display", "============================================================================================";
    %vpi_call 2 175 "$display", "------- The simulation has finished at system call ! ---------------------------------------";
    %vpi_call 2 176 "$display", "------- Your cycle count is %5d ! --------------------------------------------------------", v0x2722770_0;
    %vpi_call 2 177 "$display", "------- Your instruction count is %5d ! --------------------------------------------------", v0x2722960_0;
    %vpi_call 2 178 "$display", "------- Your I-Cache hit rate is %0.5f ! --------------------------------------------------", v0x27229e0_0;
    %vpi_call 2 179 "$display", "============================================================================================";
    %load/v 8, v0x2722860_0, 1;
    %inv 8, 1;
    %load/wr 4, v0x27229e0_0;
    %loadi/wr 5, 1073741824, 4065; load=0.500000
    %cmp/wr 5, 4;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.2, 8;
    %vpi_call 2 182 "$display", "\012";
    %vpi_call 2 183 "$display", "        Pipeline CPU with direct map Cache Simulation\011\011\011\011            ";
    %vpi_call 2 184 "$display", "        ****************************              ";
    %vpi_call 2 185 "$display", "        **                        **       /|__/|";
    %vpi_call 2 186 "$display", "        **  Congratulations !!    **      / ^.<  |";
    %vpi_call 2 187 "$display", "        **                        **    /_____   |";
    %vpi_call 2 188 "$display", "        **  Simulation PASS!!     **   /^ ^ ^ \134  |";
    %vpi_call 2 189 "$display", "        **                        **  |^ ^ ^ ^ |w|";
    %vpi_call 2 190 "$display", "        *************** ************   \134m___m__|_|";
    %vpi_call 2 191 "$display", "         student ID :  F74046242                   ";
    %vpi_call 2 192 "$display", "\012";
    %jmp T_31.3;
T_31.2 ;
    %load/wr 4, v0x27229e0_0;
    %loadi/wr 5, 1073741824, 4065; load=0.500000
    %cmp/wr 4, 5;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %jmp/0xz  T_31.4, 8;
    %vpi_call 2 196 "$display", "================================================================================================================";
    %vpi_call 2 197 "$display", "--------------------------- (/`n`)/ ~#  There was something wrong with your code !! ----------------------------";
    %vpi_call 2 198 "$display", "----------------- The cache didn't work well. The hit rate is too low. Please check it !!! ---------------------";
    %vpi_call 2 199 "$display", "================================================================================================================";
    %jmp T_31.5;
T_31.4 ;
    %vpi_call 2 203 "$display", "================================================================================================================";
    %vpi_call 2 204 "$display", "--------------------------- (/`n`)/ ~#  There was something wrong with your code !! ----------------------------";
    %vpi_call 2 205 "$display", "--------------------------- The simulation has finished with some error, Please check it !!! -------------------";
    %vpi_call 2 206 "$display", "================================================================================================================";
T_31.5 ;
T_31.3 ;
    %vpi_call 2 208 "$finish";
    %end;
    .thread T_31;
    .scope S_0x26a4540;
T_32 ;
    %delay 1000000, 0;
    %vpi_call 2 214 "$display", "================================================================================================================";
    %vpi_call 2 215 "$display", "--------------------------- (/`n`)/ ~#  There was something wrong with your code !! ----------------------------";
    %vpi_call 2 216 "$display", "-----------------The simulation is timeout !!(Time Limit: 1000 cycles), Please check it !!!---------------------";
    %vpi_call 2 217 "$display", "================================================================================================================";
    %vpi_call 2 218 "$finish";
    %end;
    .thread T_32;
    .scope S_0x26a4540;
T_33 ;
    %vpi_call 2 222 "$dumpfile", "top.vcd";
    %vpi_call 2 223 "$dumpvars";
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testfixture1.v";
    "IM.v";
    "DM.v";
    "top.v";
    "Cache.v";
    "Cache_Control.v";
    "Cache_valid.v";
    "Cache_tag.v";
    "Cache_data.v";
    "core.v";
    "PC.v";
    "IF_ID.v";
    "Regfile.v";
    "Controller.v";
    "ID_EX.v";
    "Jump_Ctrl.v";
    "HDU.v";
    "ALU.v";
    "EX_M.v";
    "M_WB.v";
    "FU.v";
