*********************************************************************

  Operator    [gopRAM256X1S]
  
  Author    [liujiao]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopRAM256X1S
{
    parameter
    (
        bit    INITA[63:0] = 64'h0000_0000_0000_0000,
        bit    INITB[63:0] = 64'h0000_0000_0000_0000,
        bit    INITC[63:0] = 64'h0000_0000_0000_0000,
        bit    INITD[63:0] = 64'h0000_0000_0000_0000,
        string MODE     = "RAM",
        string CRPREMUX_SEL     = "MF",
        string CRPOSTMUX_SEL    = "CX",
        string RAM_LUT_DIHA = "LI"                ,
        string RAM_LUT_DILA = "XI"                ,
        string RAM_LUT_DIHB = "LI"                ,
        string RAM_LUT_DILB = "XI"                ,
        string RAM_LUT_DIHC = "LI"                ,
        string RAM_LUT_DILC = "XI"                ,
        string RAM_LUT_DILD = "XI"                ,
        string MASK_LUT6   = "TRUE"              ,
        string CLK_POL           = "FALSE",
        string WCK_SEL     = "LOCAL"             ,
        string RAM_MODE = "HRAM"                 ,
        string RAM32_EN = "FALSE"
    );

    port
    (    
        input  ADDR[5:0],
        input  ADDR1[5:0],
        input  ADDR2[5:0],
        input  ADDR3[5:0],
        input  M0, 
        input  M1, 
        input  M2,
        input  DI0,
        input  DI1,
        input  DI2,
        input  DI3,
        
        input  WE, 
        input  WCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        output DO

    );
};


/*****************************************************************************************

  Author    []

  Abstract  [Implement this using gate device devRAM256X1S_S]

  Revision History:

 *****************************************************************************************/
implementation impl_devRAM256X1S_S of gopRAM256X1S
{
    device devRAM256X1S_S gatedev
        parameter map 
        ( 
            CP_INITA            =>  INITA,
            CP_INITB            =>  INITB,
            CP_INITC            =>  INITC,
            CP_INITD            =>  INITD,
            CP_MODEA            =>  MODE,
            CP_MODEB            =>  MODE,
            CP_MODEC            =>  MODE,
            CP_MODED            =>  MODE,
            CP_CR1PREMUX_SEL     =>     CRPREMUX_SEL           ,
            CP_CR1POSTMUX_SEL    =>     CRPOSTMUX_SEL          ,
            CP_RAM_LUTA_DIH      =>     RAM_LUT_DIHA,  
            CP_RAM_LUTB_DIH      =>     RAM_LUT_DIHB,  
            CP_RAM_LUTC_DIH      =>     RAM_LUT_DIHC,  
            CP_RAM_LUTA_DIL      =>     RAM_LUT_DILA,      
            CP_RAM_LUTB_DIL      =>     RAM_LUT_DILB,      
            CP_RAM_LUTC_DIL      =>     RAM_LUT_DILC,      
            CP_RAM_LUTD_DIL      =>     RAM_LUT_DILD,      
            CP_MASK_LUT6A        =>     MASK_LUT6,     
            CP_MASK_LUT6B        =>     MASK_LUT6,     
            CP_MASK_LUT6C        =>     MASK_LUT6,     
            CP_MASK_LUT6D        =>     MASK_LUT6,     
            CP_CLK_POL           =>     CLK_POL            ,   
            CP_WCK_SEL           =>     WCK_SEL            ,
            CP_RAM_MODE          =>     RAM_MODE,
            CP_RAM32_EN          =>     RAM32_EN

        )
        port map 
        (                            
            A0         =>    ADDR[0],
            A1         =>    ADDR[1],
            A2         =>    ADDR[2],
            A3         =>    ADDR[3],
            A4         =>    ADDR[4],
            A5         =>    ADDR[5],
            
            B0         =>    ADDR1[0],
            B1         =>    ADDR1[1],
            B2         =>    ADDR1[2],
            B3         =>    ADDR1[3],
            B4         =>    ADDR1[4],
            B5         =>    ADDR1[5],
            
            C0         =>    ADDR2[0],
            C1         =>    ADDR2[1],
            C2         =>    ADDR2[2],
            C3         =>    ADDR2[3],
            C4         =>    ADDR2[4],
            C5         =>    ADDR2[5],
            
            D0         =>    ADDR3[0],
            D1         =>    ADDR3[1],
            D2         =>    ADDR3[2],
            D3         =>    ADDR3[3],
            D4         =>    ADDR3[4],
            D5         =>    ADDR3[5],
            
            M0         =>    M0,
            M1         =>    M1,
            M2         =>    M2,
            
            AD         =>    DI0,
            BD         =>    DI1,
            CD         =>    DI2,
            DD         =>    DI3,
            WE         =>    WE,      
            CLK        =>    ( WCK_SEL == "LOCAL" ) ? WCLK : 1'bx,
            NEXT_CLK   =>    ( WCK_SEL != "LOCAL" ) ? WCLK : 1'bx,

            CR1        =>    DO
            
        );
}; // end of implementation impl_devRAM256X1S_S of gopRAM256X1S
