INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.gen/sources_1/ip/ila_1/sim/ila_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ila_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.gen/sources_1/ip/ila_0/sim/ila_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ila_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/mux_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/sign_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sign_extender'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/branch_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'branch_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/bus_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bus_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/forwarding_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'forwarding_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_var'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/stage_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_fetch'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/instruction_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instruction_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/stage_decode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_decode'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/mux_8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_8_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/stage_execute.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_execute'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/mux_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_2_1'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/stage_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stage_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/core.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'core'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/rom_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sources_1/new/led_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'led_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado Projects/RISC-V Processor/RISC-V Processor.srcs/sim_1/new/cpu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu_tb'
