; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; ModuleID = './riscv-esp32p4-clamp-relu.c'
; Test ASM generation (Intrinsic -> ASM)
; RUN: llc -O2 -mcpu=esp32p4 -mtriple=riscv32 %s -o - | FileCheck %s --check-prefix=ASM

define dso_local void @test_vclamp_s16(ptr noundef %src, ptr noundef %dst) local_unnamed_addr #0 {
; ASM-LABEL: test_vclamp_s16:
; ASM:       # %bb.0: # %entry
; ASM-NEXT:    esp.vld.128.ip q0, a0, 16
; ASM-NEXT:    esp.vclamp.s16 q0, q0, 5
; ASM-NEXT:    esp.vst.128.ip q0, a1, 16
; ASM-NEXT:    ret
entry:
  %0 = tail call { <16 x i8>, ptr } @llvm.riscv.esp.vld.128.ip.m(ptr %src, i32 16)
  %1 = extractvalue { <16 x i8>, ptr } %0, 0
  %2 = bitcast <16 x i8> %1 to <8 x i16>
  %3 = tail call <8 x i16> @llvm.riscv.esp.vclamp.s16.m(<8 x i16> %2, i32 5)
  %4 = bitcast <8 x i16> %3 to <16 x i8>
  %5 = tail call ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8> %4, ptr %dst, i32 16)
  ret void
}

declare <8 x i16> @llvm.riscv.esp.vclamp.s16.m(<8 x i16>, i32 immarg) #1

define dso_local void @test_vprelu_s8(ptr noundef %src1, ptr noundef %src2, ptr noundef %dst, i32 noundef %shift) local_unnamed_addr #0 {
; ASM-LABEL: test_vprelu_s8:
; ASM:       # %bb.0: # %entry
; ASM-NEXT:    esp.vld.128.ip q0, a0, 16
; ASM-NEXT:    esp.vld.128.ip q1, a1, 16
; ASM-NEXT:    esp.vprelu.s8 q0, q1, q0, a3
; ASM-NEXT:    esp.vst.128.ip q0, a2, 16
; ASM-NEXT:    ret
entry:
  %0 = tail call { <16 x i8>, ptr } @llvm.riscv.esp.vld.128.ip.m(ptr %src1, i32 16)
  %1 = extractvalue { <16 x i8>, ptr } %0, 0
  %2 = tail call { <16 x i8>, ptr } @llvm.riscv.esp.vld.128.ip.m(ptr %src2, i32 16)
  %3 = extractvalue { <16 x i8>, ptr } %2, 0
  %4 = tail call <16 x i8> @llvm.riscv.esp.vprelu.s8.m(<16 x i8> %1, <16 x i8> %3, i32 %shift)
  %5 = tail call ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8> %4, ptr %dst, i32 16)
  ret void
}

declare <16 x i8> @llvm.riscv.esp.vprelu.s8.m(<16 x i8>, <16 x i8>, i32) #1

define dso_local void @test_vprelu_s16(ptr noundef %src1, ptr noundef %src2, ptr noundef %dst, i32 noundef %shift) local_unnamed_addr #0 {
; ASM-LABEL: test_vprelu_s16:
; ASM:       # %bb.0: # %entry
; ASM-NEXT:    esp.vld.128.ip q0, a0, 16
; ASM-NEXT:    esp.vld.128.ip q1, a1, 16
; ASM-NEXT:    esp.vprelu.s16 q0, q1, q0, a3
; ASM-NEXT:    esp.vst.128.ip q0, a2, 16
; ASM-NEXT:    ret
entry:
  %0 = tail call { <16 x i8>, ptr } @llvm.riscv.esp.vld.128.ip.m(ptr %src1, i32 16)
  %1 = extractvalue { <16 x i8>, ptr } %0, 0
  %2 = bitcast <16 x i8> %1 to <8 x i16>
  %3 = tail call { <16 x i8>, ptr } @llvm.riscv.esp.vld.128.ip.m(ptr %src2, i32 16)
  %4 = extractvalue { <16 x i8>, ptr } %3, 0
  %5 = bitcast <16 x i8> %4 to <8 x i16>
  %6 = tail call <8 x i16> @llvm.riscv.esp.vprelu.s16.m(<8 x i16> %2, <8 x i16> %5, i32 %shift)
  %7 = bitcast <8 x i16> %6 to <16 x i8>
  %8 = tail call ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8> %7, ptr %dst, i32 16)
  ret void
}

declare <8 x i16> @llvm.riscv.esp.vprelu.s16.m(<8 x i16>, <8 x i16>, i32) #1

declare { <16 x i8>, ptr } @llvm.riscv.esp.vld.128.ip.m(ptr, i32) #2

declare ptr @llvm.riscv.esp.vst.128.ip.m(<16 x i8>, ptr, i32) #3

attributes #0 = { "target-features"="+32bit,+xespv" }
attributes #1 = { nounwind }
attributes #2 = { nounwind }
attributes #3 = { nounwind }


