
---------- Begin Simulation Statistics ----------
final_tick                               1774599872000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   9863                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886596                       # Number of bytes of host memory used
host_op_rate                                    18592                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1013.86                       # Real time elapsed on the host
host_tick_rate                               21676563                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021977                       # Number of seconds simulated
sim_ticks                                 21977013250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       248482                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        501423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3682648                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7348                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4032938                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155697                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3682648                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       526951                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026369                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493183                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1674                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14441000                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511584                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7403                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545205                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33171395                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39617909                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.475775                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.683626                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35618720     89.91%     89.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       794079      2.00%     91.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       373678      0.94%     92.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561417      1.42%     94.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444841      1.12%     95.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201357      0.51%     95.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74563      0.19%     96.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4049      0.01%     96.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545205      3.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39617909                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.395400                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.395400                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30588359                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64779021                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607126                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519522                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389336                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820557                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377278                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2076                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10606207                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026369                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314892                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36964476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46593                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35719450                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          505                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778672                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114355                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6570537                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648880                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.812655                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43924909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.757997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.038466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         31246471     71.14%     71.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           701986      1.60%     72.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737854      1.68%     74.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987270      2.25%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260731      2.87%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779617      1.77%     81.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901494      2.05%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745514      1.70%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6563972     14.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43924909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16038010                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12336067                       # number of floating regfile writes
system.switch_cpus.idleCycles                   29097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9967                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500212                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.303122                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23366299                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10606207                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7403772                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602019                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          135                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733266                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61090749                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12760092                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423515                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57277439                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30224                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1419326                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389336                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1336376                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24667                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322049                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259666                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782965                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3447                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42223284                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52851632                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.719006                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30358790                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.202430                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56277268                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76791162                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26464533                       # number of integer regfile writes
system.switch_cpus.ipc                       0.227511                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.227511                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292539      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27629898     47.88%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216766      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2972      0.01%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3658150      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730929      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259708     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6876137     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57700959                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22800697                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43417054                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19504051                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38365003                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3099407                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053715                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181846      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202693      6.54%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        473004     15.26%     27.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664512     53.70%     81.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       576593     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34707130                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    119069322                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33347581                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64967568                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60804458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57700959                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42241489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60147                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16667395                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43924909                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.313627                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.368006                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31270187     71.19%     71.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1203957      2.74%     73.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660825      3.78%     77.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1271823      2.90%     80.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015292      4.59%     85.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1816366      4.14%     89.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2172634      4.95%     94.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929519      2.12%     96.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584306      3.61%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43924909                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.312758                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6314978                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   126                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14344                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3383181                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602019                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31198967                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43954006                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8830662                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         140912                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024278                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         472695                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3006                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155524870                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62310554                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56532396                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8764649                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21402428                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389336                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21915975                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36160116                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820716                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86157159                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5625565                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             85132079                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108348348                       # The number of ROB writes
system.switch_cpus.timesIdled                     418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7730                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506141                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7730                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             127002                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       123898                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124584                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        127002                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       754364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       754364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 754364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24117696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24117696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24117696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252941                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252941    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252941                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1023769000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1317943250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21977013250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       249442                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          612                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          255226                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           970                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126850                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24314688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          252901                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7929472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           506663                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015257                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.122572                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 498933     98.47%     98.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7730      1.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             506663                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379224500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379183500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1452000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          573                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          248                       # number of demand (read+write) hits
system.l2.demand_hits::total                      821                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          573                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          248                       # number of overall hits
system.l2.overall_hits::total                     821                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          395                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252542                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252941                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          395                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252542                       # number of overall misses
system.l2.overall_misses::total                252941                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     34199500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20726377500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20760577000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     34199500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20726377500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20760577000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252790                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253762                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252790                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253762                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999019                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996765                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999019                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996765                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86581.012658                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82071.011950                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82076.757030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86581.012658                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82071.011950                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82076.757030                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              123898                       # number of writebacks
system.l2.writebacks::total                    123898                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252937                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252937                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     30249500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18200957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18231207000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     30249500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18200957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18231207000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996749                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996749                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76581.012658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72071.011950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72078.055010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76581.012658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72071.011950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72078.055010                       # average overall mshr miss latency
system.l2.replacements                         252901                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          612                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3312                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3312                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  10074814000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10074814000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79997.570252                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79997.570252                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8815424000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8815424000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69997.570252                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69997.570252                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     34199500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34199500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.409278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86581.012658                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86144.836272                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     30249500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30249500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.407216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76581.012658                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76581.012658                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10651563500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10651563500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84133.578983                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84132.249911                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126603                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9385533500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9385533500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998053                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74133.578983                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74133.578983                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4041.549566                       # Cycle average of tags in use
system.l2.tags.total_refs                      495657                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    252901                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.959885                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.598103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.046811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.031162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.888854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3985.984635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.973141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986706                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1036                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2948                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1269279                       # Number of tag accesses
system.l2.tags.data_accesses                  1269279                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16162688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16188224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7929472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7929472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252542                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       123898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1150293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    735436058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             736598000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1150293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1156117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      360807536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            360807536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      360807536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1150293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    735436058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1097405536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    123898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000667210750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              616261                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116650                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123898                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123898                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7606                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3122823000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7865391750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12346.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31096.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   226431                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  112802                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123898                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    641.779954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   446.528462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.949993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4381     11.66%     11.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5492     14.62%     26.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3395      9.04%     35.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1417      3.77%     39.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1587      4.22%     43.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1653      4.40%     47.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1714      4.56%     52.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1827      4.86%     57.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16108     42.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37574                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.187348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.661001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.351906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7380     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.743985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.715651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.986944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4637     62.68%     62.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              124      1.68%     64.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2562     34.63%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      0.77%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.14%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7398                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16187968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7927808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16187968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7929472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       736.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       360.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    736.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    360.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21976890500                       # Total gap between requests
system.mem_ctrls.avgGap                      58319.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16162688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7927808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1150292.795132204890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 735436058.400701880455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 360731820.553459405899                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252542                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123898                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     14011250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7851380500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 528255977000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35471.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31089.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4263636.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            133068180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             70727415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898140600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          321186600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1734514080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7415876130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2194199040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12767712045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        580.957562                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5567077250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    733720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15676206000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            135224460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             71865915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907829580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          325425240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1734514080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7462924500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2154578880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12792362655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.079217                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5464935500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    733720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15778347750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21977003250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313809                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313809                       # number of overall hits
system.cpu.icache.overall_hits::total         6313819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1083                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1083                       # number of overall misses
system.cpu.icache.overall_misses::total          1085                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     47827000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47827000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     47827000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47827000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314892                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314904                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314892                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314904                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 44161.588181                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44080.184332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 44161.588181                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44080.184332                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          612                       # number of writebacks
system.cpu.icache.writebacks::total               612                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          115                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41695500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41695500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41695500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41695500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 43073.863636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43073.863636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 43073.863636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43073.863636                       # average overall mshr miss latency
system.cpu.icache.replacements                    612                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313809                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1083                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     47827000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47827000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314904                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 44161.588181                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44080.184332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41695500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41695500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 43073.863636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43073.863636                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.830999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            795.225490                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002249                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.828750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007482                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630778                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630778                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11836511                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11836512                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13307217                       # number of overall hits
system.cpu.dcache.overall_hits::total        13307218                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       555173                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         555175                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       649327                       # number of overall misses
system.cpu.dcache.overall_misses::total        649329                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  43894923497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43894923497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  43894923497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43894923497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391687                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956544                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956547                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044802                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044802                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046525                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79065.306665                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79065.021835                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67600.644201                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67600.435984                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3571110                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        20234                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24383                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             299                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   146.459008                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.672241                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       350146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       350146                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       350146                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       350146                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252791                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16712704497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16712704497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21120115997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21120115997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81514.651714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81514.651714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83547.737052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83547.737052                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251767                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10012163                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10012164                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       429230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        429232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33505214000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  33505214000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.041108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041109                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78058.882184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78058.518470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       350146                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       350146                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6448937000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6448937000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81545.407415                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81545.407415                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10389709497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10389709497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82495.331197                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82495.331197                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10263767497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10263767497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81495.339138                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81495.339138                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470706                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470706                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94154                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94154                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564860                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564860                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060168                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060168                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4407411500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4407411500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92274.757139                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92274.757139                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774599872000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.645957                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12376321                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251767                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.157836                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.643686                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012347                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012350                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28165885                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28165885                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1806673068500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22541                       # Simulator instruction rate (inst/s)
host_mem_usage                                 911272                       # Number of bytes of host memory used
host_op_rate                                    47998                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1774.54                       # Real time elapsed on the host
host_tick_rate                               18074119                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032073                       # Number of seconds simulated
sim_ticks                                 32073196500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       399802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        799787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1380649                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           39                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18864                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1406467                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1137139                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1380649                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       243510                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1632246                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118195                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7399                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5405834                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5178521                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19041                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4619206                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8766617                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     62827114                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.055689                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.357086                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     48680969     77.48%     77.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2389447      3.80%     81.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2315623      3.69%     84.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1046378      1.67%     86.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1622979      2.58%     89.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       725196      1.15%     90.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       896680      1.43%     91.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       530636      0.84%     92.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4619206      7.35%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     62827114                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.138213                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.138213                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      50428153                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78407972                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2786353                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8627560                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         114130                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2017974                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23510327                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5644                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8997438                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2916                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1632246                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4236636                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              59442578                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8256                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          136                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37265861                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          190                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1253                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          228260                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.025446                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4415883                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1255334                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.580950                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     63974170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.279901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.769032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         51348313     80.26%     80.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           431523      0.67%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           753253      1.18%     82.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           928753      1.45%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           824397      1.29%     84.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           566003      0.88%     85.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           788422      1.23%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           369868      0.58%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7963638     12.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     63974170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99740806                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53989174                       # number of floating regfile writes
system.switch_cpus.idleCycles                  172223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        29185                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1213584                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.192533                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32973474                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8997433                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2327995                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23580183                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          688                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9804611                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77257008                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23976041                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       142477                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76496682                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          17037                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      14566247                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         114130                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      14573171                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        82802                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1515749                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          161                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          845                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2406983                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2960097                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          845                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        11921                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17264                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88341948                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75021854                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622165                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54963258                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.169541                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75862045                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76244598                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10851197                       # number of integer regfile writes
system.switch_cpus.ipc                       0.467680                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.467680                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       817937      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16743496     21.85%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14820      0.02%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           412      0.00%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       291654      0.38%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          969      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       140041      0.18%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6171      0.01%     23.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74364      0.10%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           94      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576346     19.02%     42.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           23      0.00%     42.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     43.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663334     13.91%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2922498      3.81%     60.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1009148      1.32%     62.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21100521     27.53%     89.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7990926     10.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76639157                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65468735                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127983661                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61953748                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66678906                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3437151                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044848                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           64539      1.88%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            773      0.02%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             36      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           388      0.01%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       326396      9.50%     11.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       694511     20.21%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         273471      7.96%     39.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133958      3.90%     43.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1665835     48.47%     91.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       277244      8.07%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13789636                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     92722323                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13068106                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21510047                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77185833                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76639157                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71175                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10931120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16347                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65228                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4753155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     63974170                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.197970                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.240616                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     45828578     71.64%     71.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2752262      4.30%     75.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2329963      3.64%     79.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2004054      3.13%     82.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2893214      4.52%     87.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2361744      3.69%     90.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2543230      3.98%     94.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1515149      2.37%     97.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1745976      2.73%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     63974170                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.194754                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4236844                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   326                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70109                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       975705                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23580183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9804611                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36050670                       # number of misc regfile reads
system.switch_cpus.numCycles                 64146393                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        18654077                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         562173                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3714369                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8040194                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        113532                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221571868                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77738912                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71259266                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9645003                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       23061221                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         114130                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      31846276                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9810961                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100573999                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78382821                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          315                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           47                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12569868                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            132071564                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151332672                       # The number of ROB writes
system.switch_cpus.timesIdled                    1941                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        20722                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887098                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          20726                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  32073196500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             248311                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       160235                       # Transaction distribution
system.membus.trans_dist::CleanEvict           239560                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151678                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        248311                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1199776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1199776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1199776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35854336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35854336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35854336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            399992                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  399992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              399992                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1502058000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2177386750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  32073196500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32073196500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  32073196500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  32073196500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280754                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       337385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3469                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          511596                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162872                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162872                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3626                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1320007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       453824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     39497600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39951424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          408985                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10255296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           852610                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024330                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.154102                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 831870     97.57%     97.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20736      2.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             852610                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          624168000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660002000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5439000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  32073196500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1498                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        42134                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43632                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1498                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        42134                       # number of overall hits
system.l2.overall_hits::total                   43632                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2124                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       397865                       # number of demand (read+write) misses
system.l2.demand_misses::total                 399989                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2124                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       397865                       # number of overall misses
system.l2.overall_misses::total                399989                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    184344000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  37769036000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      37953380000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    184344000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  37769036000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     37953380000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3622                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       439999                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443621                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3622                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       439999                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443621                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.586416                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.904241                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.901646                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.586416                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.904241                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.901646                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86790.960452                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94929.275005                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94886.059367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86790.960452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94929.275005                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94886.059367                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              160235                       # number of writebacks
system.l2.writebacks::total                    160235                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       397865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            399989                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       397865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           399989                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    163104000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33790386000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  33953490000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    163104000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33790386000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  33953490000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.586416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.904241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.901646                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.586416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.904241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.901646                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76790.960452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84929.275005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84886.059367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76790.960452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84929.275005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84886.059367                       # average overall mshr miss latency
system.l2.replacements                         408981                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       177150                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           177150                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       177150                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       177150                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3462                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3462                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3462                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3462                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        11538                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         11538                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        11194                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11194                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       151678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151678                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  13654542000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13654542000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.931271                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.931271                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 90023.220243                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90023.220243                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       151678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  12137762000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12137762000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.931271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.931271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80023.220243                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80023.220243                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1498                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1498                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    184344000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    184344000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3622                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3622                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.586416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.586416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86790.960452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86790.960452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    163104000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    163104000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.586416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.586416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76790.960452                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76790.960452                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        30940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       246187                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          246187                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  24114494000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  24114494000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.888354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.888354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97951.938973                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97951.938973                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       246187                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       246187                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21652624000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21652624000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.888354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.888354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87951.938973                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87951.938973                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  32073196500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      882717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    413077                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.136931                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      53.113862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    11.825899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4031.060238                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.984146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2650                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2183153                       # Number of tag accesses
system.l2.tags.data_accesses                  2183153                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  32073196500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       135936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     25463360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25599296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       135936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        135936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10255040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10255040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       397865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              399989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       160235                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             160235                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4238305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    793914009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             798152314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4238305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4238305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      319738633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            319738633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      319738633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4238305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    793914009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1117890947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    397765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001241798250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9745                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9745                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              883473                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             150644                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      399989                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     160235                       # Number of write requests accepted
system.mem_ctrls.readBursts                    399989                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160235                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10034                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9952766000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1999440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17450666000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24888.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43638.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   154964                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  132594                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                399989                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160235                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  247362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   75753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       272538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.531603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.630876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.919145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       219225     80.44%     80.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23144      8.49%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11975      4.39%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3744      1.37%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1630      0.60%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1022      0.37%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          923      0.34%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          972      0.36%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9903      3.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       272538                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.035095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.364530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    186.239624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9737     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9745                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.441355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.418011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.903533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7741     79.44%     79.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              125      1.28%     80.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1513     15.53%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              322      3.30%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      0.38%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9745                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25592832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10254144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25599296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10255040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       797.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       319.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    798.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    319.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32073228000                       # Total gap between requests
system.mem_ctrls.avgGap                      57250.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       135872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     25456960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10254144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4236309.904439989477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 793714464.973891854286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 319710696.749542891979                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       397865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160235                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     75575500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  17375090500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 781487246250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35581.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     43670.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4877132.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1005983160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            534662370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1472646420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          429846120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2531702160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12948210630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1412351040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20335401900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        634.031033                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3518868000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1070940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27483388500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            940030980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            499619340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1382553900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          406507500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2531702160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12924890790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1431988800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20117293470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        627.230699                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3573902750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1070940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27428353750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    54050199750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1806673068500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10546222                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10546232                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10546222                       # number of overall hits
system.cpu.icache.overall_hits::total        10546232                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5306                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5308                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5306                       # number of overall misses
system.cpu.icache.overall_misses::total          5308                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    289839000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    289839000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    289839000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    289839000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10551528                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10551540                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10551528                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10551540                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000503                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000503                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000503                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000503                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54624.764418                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54604.182366                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54624.764418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54604.182366                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          895                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.105263                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4081                       # number of writebacks
system.cpu.icache.writebacks::total              4081                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4594                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4594                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4594                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4594                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    247383500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    247383500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    247383500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    247383500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 53849.259904                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53849.259904                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 53849.259904                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53849.259904                       # average overall mshr miss latency
system.cpu.icache.replacements                   4081                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10546222                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10546232                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5306                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5308                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    289839000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    289839000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10551528                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10551540                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54624.764418                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54604.182366                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4594                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4594                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    247383500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    247383500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 53849.259904                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53849.259904                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1806673068500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            12.158186                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10550828                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4596                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2295.654482                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002210                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    12.155977                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.023746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21107676                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21107676                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1806673068500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806673068500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806673068500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1806673068500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806673068500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806673068500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1806673068500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39431648                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39431649                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41250838                       # number of overall hits
system.cpu.dcache.overall_hits::total        41250839                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1411122                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1411124                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1534060                       # number of overall misses
system.cpu.dcache.overall_misses::total       1534062                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 111716277595                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 111716277595                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 111716277595                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 111716277595                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40842770                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40842773                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42784898                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42784901                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034550                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034550                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035855                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79168.404713                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79168.292507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72823.929700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72823.834757                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9581951                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        20295                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            108581                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             300                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    88.247032                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.650000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       302694                       # number of writebacks
system.cpu.dcache.writebacks::total            302694                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       779846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       779846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       779846                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       779846                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692793                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692793                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  54354362095                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54354362095                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  60010006595                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60010006595                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015456                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015456                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016192                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016192                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86102.373756                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86102.373756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86620.399737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86620.399737                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691767                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30925749                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30925750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1122226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1122228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  87141069500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  87141069500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32047975                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32047978                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035017                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035017                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77650.196574                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77650.058188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       779767                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       779767                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30070759500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30070759500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010686                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87808.349321                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87808.349321                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505899                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505899                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288896                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288896                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  24575208095                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24575208095                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85065.934090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85065.934090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           79                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           79                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288817                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288817                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  24283602595                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24283602595                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84079.547239                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84079.547239                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1819190                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1819190                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       122938                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       122938                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942128                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942128                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.063301                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063301                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5655644500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5655644500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91936.285905                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91936.285905                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1806673068500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.600150                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41943634                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692791                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.542983                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002231                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.597919                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.029881                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.029883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          738                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86262593                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86262593                       # Number of data accesses

---------- End Simulation Statistics   ----------
