<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: I3C Driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">I3C Driver<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___d_r_i_v_e_r_s.html">Drivers</a> &raquo; <a class="el" href="group___p_l_a___d_r_i___p_e_r_p_h_e_r_a_l_s.html">Peripheral LLD's</a> &raquo; <a class="el" href="group___p_l_a___d_r_i___p_e_r___c_o_m_m.html">Comm Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>I3C Controller.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:hw__i3c_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__i3c_8h.html">hw_i3c.h</a></td></tr>
<tr class="memdesc:hw__i3c_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of API for the I3C Low Level Driver. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi3c__transfer__cmd__response.html">i3c_transfer_cmd_response</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C CMD response definition.  <a href="structi3c__transfer__cmd__response.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi3c__ibi__sir__hj__request.html">i3c_ibi_sir_hj_request</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C IBI request structure definition.  <a href="structi3c__ibi__sir__hj__request.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi3c__scl__config.html">i3c_scl_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C SCL timings structure definition.  <a href="structi3c__scl__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi3c__dat__config.html">i3c_dat_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Device Address Table structure definition.  <a href="structi3c__dat__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structhw__i3c__ibi__sir__hj__config.html">hw_i3c_ibi_sir_hj_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C In band Interrupts structure definition.  <a href="structhw__i3c__ibi__sir__hj__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi3c__config.html">i3c_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C configuration structure definition.  <a href="structi3c__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi3c__private__transfer__config.html">i3c_private_transfer_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C private transfer configuration structure definition.  <a href="structi3c__private__transfer__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi3c__ccc__transfer__config.html">i3c_ccc_transfer_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Common Command Code(CCC) configuration structure definition.  <a href="structi3c__ccc__transfer__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gace1d22d44747e00436ebfcbff362f264"><td class="memItemLeft" align="right" valign="top"><a id="gace1d22d44747e00436ebfcbff362f264"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gace1d22d44747e00436ebfcbff362f264">HW_I3C_DMA_SUPPORT</a>&#160;&#160;&#160;dg_configI3C_DMA_SUPPORT</td></tr>
<tr class="memdesc:gace1d22d44747e00436ebfcbff362f264"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA support for I3C. <br /></td></tr>
<tr class="separator:gace1d22d44747e00436ebfcbff362f264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa37a754cda471047b5decf4c59e6b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gafa37a754cda471047b5decf4c59e6b44">GENMASK</a>(hi,  lo)&#160;&#160;&#160;(((~0UL) &lt;&lt; (lo)) &amp; (~0UL &gt;&gt; (32 - 1 - (hi))))</td></tr>
<tr class="memdesc:gafa37a754cda471047b5decf4c59e6b44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a contiguous bitmask starting at bit position <code>lo</code> and ending at position <code>hi</code>.  <a href="group___h_w___i3_c.html#gafa37a754cda471047b5decf4c59e6b44">More...</a><br /></td></tr>
<tr class="separator:gafa37a754cda471047b5decf4c59e6b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db27133a07ea4e4da140559c30f939a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga4db27133a07ea4e4da140559c30f939a">GET_FIELD_VAL</a>(x,  hi,  lo)&#160;&#160;&#160;(((x) &amp; <a class="el" href="group___h_w___i3_c.html#gafa37a754cda471047b5decf4c59e6b44">GENMASK</a>((hi), (lo))) &gt;&gt; (lo))</td></tr>
<tr class="memdesc:ga4db27133a07ea4e4da140559c30f939a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the value of a given number <code>x</code> starting from bit position <code>lo</code> and ending at position <code>hi</code>.  <a href="group___h_w___i3_c.html#ga4db27133a07ea4e4da140559c30f939a">More...</a><br /></td></tr>
<tr class="separator:ga4db27133a07ea4e4da140559c30f939a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5aa0fc2ae66bb5e8e4628788e6fda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga0e5aa0fc2ae66bb5e8e4628788e6fda2">HW_I3C_RESPONSE_PORT_DATA_LEN</a>(x)&#160;&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ga4db27133a07ea4e4da140559c30f939a">GET_FIELD_VAL</a>(x, 15, 0)</td></tr>
<tr class="memdesc:ga0e5aa0fc2ae66bb5e8e4628788e6fda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get data length from response.  <a href="group___h_w___i3_c.html#ga0e5aa0fc2ae66bb5e8e4628788e6fda2">More...</a><br /></td></tr>
<tr class="separator:ga0e5aa0fc2ae66bb5e8e4628788e6fda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b37eaa0b8fa96f2eadb900e0da6a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gac7b37eaa0b8fa96f2eadb900e0da6a17">HW_I3C_RESPONSE_PORT_ERR_STATUS</a>(x)&#160;&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ga4db27133a07ea4e4da140559c30f939a">GET_FIELD_VAL</a>(x, 31, 28)</td></tr>
<tr class="memdesc:gac7b37eaa0b8fa96f2eadb900e0da6a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get error status from response.  <a href="group___h_w___i3_c.html#gac7b37eaa0b8fa96f2eadb900e0da6a17">More...</a><br /></td></tr>
<tr class="separator:gac7b37eaa0b8fa96f2eadb900e0da6a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga770c56d1840a08e1f47e5e26f89e608b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga770c56d1840a08e1f47e5e26f89e608b">HW_I3C_RESPONSE_PORT_TID</a>(x)&#160;&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ga4db27133a07ea4e4da140559c30f939a">GET_FIELD_VAL</a>(x, 27, 24)</td></tr>
<tr class="memdesc:ga770c56d1840a08e1f47e5e26f89e608b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get transaction ID from response.  <a href="group___h_w___i3_c.html#ga770c56d1840a08e1f47e5e26f89e608b">More...</a><br /></td></tr>
<tr class="separator:ga770c56d1840a08e1f47e5e26f89e608b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378226c6afecbce7a8f54c8803d60076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga378226c6afecbce7a8f54c8803d60076">HW_I3C_HOT_JOIN_ID</a>&#160;&#160;&#160;(0x2)</td></tr>
<tr class="memdesc:ga378226c6afecbce7a8f54c8803d60076"><td class="mdescLeft">&#160;</td><td class="mdescRight">HOT JOIN request ID.  <a href="group___h_w___i3_c.html#ga378226c6afecbce7a8f54c8803d60076">More...</a><br /></td></tr>
<tr class="separator:ga378226c6afecbce7a8f54c8803d60076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c5bc1731540b4f59869a7f8054b7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga03c5bc1731540b4f59869a7f8054b7f0">HW_I3C_SLAVE_DEV_MAX</a>&#160;&#160;&#160;(0x8)</td></tr>
<tr class="memdesc:ga03c5bc1731540b4f59869a7f8054b7f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of I3C/I2C slave devices.  <a href="group___h_w___i3_c.html#ga03c5bc1731540b4f59869a7f8054b7f0">More...</a><br /></td></tr>
<tr class="separator:ga03c5bc1731540b4f59869a7f8054b7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb03af2f9faf39e55b79bf62437d8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga1bb03af2f9faf39e55b79bf62437d8a3">HW_I3C_REG_SETF</a>(reg,  field,  val)&#160;&#160;&#160;<a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(I3C, reg, field, val)</td></tr>
<tr class="memdesc:ga1bb03af2f9faf39e55b79bf62437d8a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value to an I3C register field.  <a href="group___h_w___i3_c.html#ga1bb03af2f9faf39e55b79bf62437d8a3">More...</a><br /></td></tr>
<tr class="separator:ga1bb03af2f9faf39e55b79bf62437d8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31af2470d206e7d209962b14f7e16e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga31af2470d206e7d209962b14f7e16e84">HW_I3C_REG_GETF</a>(reg,  field)&#160;&#160;&#160;<a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(I3C, reg, field)</td></tr>
<tr class="memdesc:ga31af2470d206e7d209962b14f7e16e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the value of an I3C register field.  <a href="group___h_w___i3_c.html#ga31af2470d206e7d209962b14f7e16e84">More...</a><br /></td></tr>
<tr class="separator:ga31af2470d206e7d209962b14f7e16e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a642a9c78b5d286efe39e959886f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga42a642a9c78b5d286efe39e959886f73">HW_I3C_REG_SET_BIT</a>(reg,  field)&#160;&#160;&#160;<a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(I3C, reg, field)</td></tr>
<tr class="memdesc:ga42a642a9c78b5d286efe39e959886f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a bit of a I3C register.  <a href="group___h_w___i3_c.html#ga42a642a9c78b5d286efe39e959886f73">More...</a><br /></td></tr>
<tr class="separator:ga42a642a9c78b5d286efe39e959886f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7fb1cd2604bfdf64423fdafbe607f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga9c7fb1cd2604bfdf64423fdafbe607f5">HW_I3C_REG_CLR_BIT</a>(reg,  field)&#160;&#160;&#160;<a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(I3C, reg, field)</td></tr>
<tr class="memdesc:ga9c7fb1cd2604bfdf64423fdafbe607f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear a bit of a I3C register.  <a href="group___h_w___i3_c.html#ga9c7fb1cd2604bfdf64423fdafbe607f5">More...</a><br /></td></tr>
<tr class="separator:ga9c7fb1cd2604bfdf64423fdafbe607f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga32fa775a6be2f74d68ca822bb419f7c0"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga32fa775a6be2f74d68ca822bb419f7c0">hw_i3c_interrupt_callback</a>) (uint32_t mask)</td></tr>
<tr class="memdesc:ga32fa775a6be2f74d68ca822bb419f7c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback called on interrupt from I3C controller.  <a href="group___h_w___i3_c.html#ga32fa775a6be2f74d68ca822bb419f7c0">More...</a><br /></td></tr>
<tr class="separator:ga32fa775a6be2f74d68ca822bb419f7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f381f9728a1ea8883972ed74a244fb9"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga5f381f9728a1ea8883972ed74a244fb9">hw_i3c_xfer_callback</a>) (void *user_data, bool success, <a class="el" href="structi3c__transfer__cmd__response.html">i3c_transfer_cmd_response</a> *cmd_response)</td></tr>
<tr class="memdesc:ga5f381f9728a1ea8883972ed74a244fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback called upon completion of transfer in non-blocking mode.  <a href="group___h_w___i3_c.html#ga5f381f9728a1ea8883972ed74a244fb9">More...</a><br /></td></tr>
<tr class="separator:ga5f381f9728a1ea8883972ed74a244fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2397a7820b5e144a8f501e72eeaf0909"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga2397a7820b5e144a8f501e72eeaf0909">hw_i3c_ibi_sir_hj_callback</a>) (<a class="el" href="structi3c__ibi__sir__hj__request.html">i3c_ibi_sir_hj_request</a> ibi_sir_hj_status_id)</td></tr>
<tr class="memdesc:ga2397a7820b5e144a8f501e72eeaf0909"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback called upon Slave Interrupt or Hot Join request.  <a href="group___h_w___i3_c.html#ga2397a7820b5e144a8f501e72eeaf0909">More...</a><br /></td></tr>
<tr class="separator:ga2397a7820b5e144a8f501e72eeaf0909"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaed36da0e9644f5c8d13fedea59dae152"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gaed36da0e9644f5c8d13fedea59dae152">HW_I3C_IBI_STATUS</a> { <a class="el" href="group___h_w___i3_c.html#ggaed36da0e9644f5c8d13fedea59dae152a981bc1642b0c04f318c58aff4d0e8ccd">HW_I3C_IBI_STATUS_ACK</a>, 
<a class="el" href="group___h_w___i3_c.html#ggaed36da0e9644f5c8d13fedea59dae152a39bf9ed5d7d1b7aa3dd2674e88306e45">HW_I3C_IBI_STATUS_NACK</a>
 }</td></tr>
<tr class="memdesc:gaed36da0e9644f5c8d13fedea59dae152"><td class="mdescLeft">&#160;</td><td class="mdescRight">In band interrupt status.  <a href="group___h_w___i3_c.html#gaed36da0e9644f5c8d13fedea59dae152">More...</a><br /></td></tr>
<tr class="separator:gaed36da0e9644f5c8d13fedea59dae152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae583ed0054ed7cd6461e0e639b3507e4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gae583ed0054ed7cd6461e0e639b3507e4">HW_I3C_IBI_TYPE</a> { <a class="el" href="group___h_w___i3_c.html#ggae583ed0054ed7cd6461e0e639b3507e4aeebd155c1ebc3f66d7ebda86618ac20a">HW_I3C_IBI_TYPE_SIR</a>, 
<a class="el" href="group___h_w___i3_c.html#ggae583ed0054ed7cd6461e0e639b3507e4a44012a6ab60a60065eb7c7b67fb09d42">HW_I3C_IBI_TYPE_HJ</a>
 }</td></tr>
<tr class="memdesc:gae583ed0054ed7cd6461e0e639b3507e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">In band interrupt type.  <a href="group___h_w___i3_c.html#gae583ed0054ed7cd6461e0e639b3507e4">More...</a><br /></td></tr>
<tr class="separator:gae583ed0054ed7cd6461e0e639b3507e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga418f887f3cc4d2d56e17f97c467bc357"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga418f887f3cc4d2d56e17f97c467bc357">HW_I3C_IBI_RNW_BIT</a> { <a class="el" href="group___h_w___i3_c.html#gga418f887f3cc4d2d56e17f97c467bc357ab9606cffaec0aac46fcca94280751f38">HW_I3C_IBI_RNW_BIT_WRITE</a>, 
<a class="el" href="group___h_w___i3_c.html#gga418f887f3cc4d2d56e17f97c467bc357af767dbedb85c8acf3a785081e8aebbb9">HW_I3C_IBI_RNW_BIT_READ</a>
 }</td></tr>
<tr class="memdesc:ga418f887f3cc4d2d56e17f97c467bc357"><td class="mdescLeft">&#160;</td><td class="mdescRight">In band interrupt RnW bit.  <a href="group___h_w___i3_c.html#ga418f887f3cc4d2d56e17f97c467bc357">More...</a><br /></td></tr>
<tr class="separator:ga418f887f3cc4d2d56e17f97c467bc357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07be2f27fd1e65e37d6786242a0bc369"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga07be2f27fd1e65e37d6786242a0bc369">HW_I3C_ERROR</a> { <a class="el" href="group___h_w___i3_c.html#gga07be2f27fd1e65e37d6786242a0bc369a2c91bab85764bbeeda6e691462c34054">HW_I3C_ERROR_RESPONSE</a> = -2, 
<a class="el" href="group___h_w___i3_c.html#gga07be2f27fd1e65e37d6786242a0bc369aee9cf38859ca83cf6191665ce2990973">HW_I3C_ERROR_INVALID_PARAMETER</a> = -1, 
<a class="el" href="group___h_w___i3_c.html#gga07be2f27fd1e65e37d6786242a0bc369aa17de752524dce79bbd9df87bdd57a5c">HW_I3C_ERROR_NONE</a> = 0
 }</td></tr>
<tr class="memdesc:ga07be2f27fd1e65e37d6786242a0bc369"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C API Error Codes.  <a href="group___h_w___i3_c.html#ga07be2f27fd1e65e37d6786242a0bc369">More...</a><br /></td></tr>
<tr class="separator:ga07be2f27fd1e65e37d6786242a0bc369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f4930bafd5d8fdac94ce800bd9880e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gac2f4930bafd5d8fdac94ce800bd9880e">HW_I3C_RESPONSE</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ggac2f4930bafd5d8fdac94ce800bd9880ea3026e8bf9cc4775081faf17295462c92">HW_I3C_RESPONSE_ERROR_NO_ERROR</a> = 0, 
<a class="el" href="group___h_w___i3_c.html#ggac2f4930bafd5d8fdac94ce800bd9880ea9efa84185c711d6e61c37f07339ddb26">HW_I3C_RESPONSE_ERROR_CRC</a> = 1, 
<a class="el" href="group___h_w___i3_c.html#ggac2f4930bafd5d8fdac94ce800bd9880eaade8cf846e9c8f7584280ef55e174d51">HW_I3C_RESPONSE_ERROR_PARITY</a> = 2, 
<a class="el" href="group___h_w___i3_c.html#ggac2f4930bafd5d8fdac94ce800bd9880ea031729a97bc71aac8c9412df9052cf94">HW_I3C_RESPONSE_ERROR_FRAME</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ggac2f4930bafd5d8fdac94ce800bd9880ea451d81aeaa7f212595f7a143b1cb0e56">HW_I3C_RESPONSE_ERROR_IBA_NACK</a> = 4, 
<a class="el" href="group___h_w___i3_c.html#ggac2f4930bafd5d8fdac94ce800bd9880ea6921d13700f4c6fa284cbac4c87bc50c">HW_I3C_RESPONSE_ERROR_ADDRESS_NACK</a> = 5, 
<a class="el" href="group___h_w___i3_c.html#ggac2f4930bafd5d8fdac94ce800bd9880ea628a99782bb2af084c9cbddfda8ef6d9">HW_I3C_RESPONSE_ERROR_OVER_UNDER_FLOW</a> = 6, 
<a class="el" href="group___h_w___i3_c.html#ggac2f4930bafd5d8fdac94ce800bd9880ea3972b727839834170eda8b99a62d77b6">HW_I3C_RESPONSE_ERROR_TRANSF_ABORT</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ggac2f4930bafd5d8fdac94ce800bd9880ea43ae2e286d1a9f0dceb4910c37b82d5d">HW_I3C_RESPONSE_ERROR_I2C_W_NACK_ERR</a> = 9
<br />
 }</td></tr>
<tr class="memdesc:gac2f4930bafd5d8fdac94ce800bd9880e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response codes.  <a href="group___h_w___i3_c.html#gac2f4930bafd5d8fdac94ce800bd9880e">More...</a><br /></td></tr>
<tr class="separator:gac2f4930bafd5d8fdac94ce800bd9880e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23482ef69441db2daedb9c39940432e9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga23482ef69441db2daedb9c39940432e9">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga23482ef69441db2daedb9c39940432e9a59f8bb3e23276b6b43504166558f80d9">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_1</a>, 
<a class="el" href="group___h_w___i3_c.html#gga23482ef69441db2daedb9c39940432e9ab09c0f41073965ca140b9a95aec1142c">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_2</a>, 
<a class="el" href="group___h_w___i3_c.html#gga23482ef69441db2daedb9c39940432e9a21d9590451027bfd54376afc8cefb87e">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_3</a>, 
<a class="el" href="group___h_w___i3_c.html#gga23482ef69441db2daedb9c39940432e9ae3f8716ba93983a9f50ece10a3b3d233">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_4</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga23482ef69441db2daedb9c39940432e9a365058ffd23785c7005461e8ef3486e0">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_5</a>, 
<a class="el" href="group___h_w___i3_c.html#gga23482ef69441db2daedb9c39940432e9a73996acfd1da1a527ad659c59ab17962">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_6</a>, 
<a class="el" href="group___h_w___i3_c.html#gga23482ef69441db2daedb9c39940432e9a81ddd024aceda9821463d9cef6e1a6a4">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_7</a>, 
<a class="el" href="group___h_w___i3_c.html#gga23482ef69441db2daedb9c39940432e9af5adff655cea249c5e81442d9ed6a697">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_8</a>
<br />
 }</td></tr>
<tr class="memdesc:ga23482ef69441db2daedb9c39940432e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Address Table Locations.  <a href="group___h_w___i3_c.html#ga23482ef69441db2daedb9c39940432e9">More...</a><br /></td></tr>
<tr class="separator:ga23482ef69441db2daedb9c39940432e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b41ec1fd72562f7a3d125c00c77bf54"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga7b41ec1fd72562f7a3d125c00c77bf54">HW_I3C_SLAVE_DEVICE</a> { <a class="el" href="group___h_w___i3_c.html#gga7b41ec1fd72562f7a3d125c00c77bf54a27af418c12cd8529ed784bae79216e34">HW_I3C_SLAVE_DEVICE_I3C</a> = 0, 
<a class="el" href="group___h_w___i3_c.html#gga7b41ec1fd72562f7a3d125c00c77bf54aa1e1d3a83f070502eddacfaf7c731d6c">HW_I3C_SLAVE_DEVICE_LEGACY_I2C</a> = 1
 }</td></tr>
<tr class="memdesc:ga7b41ec1fd72562f7a3d125c00c77bf54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave device type.  <a href="group___h_w___i3_c.html#ga7b41ec1fd72562f7a3d125c00c77bf54">More...</a><br /></td></tr>
<tr class="separator:ga7b41ec1fd72562f7a3d125c00c77bf54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1a78827ef622b85d82cdbbeaec3d9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga8ee1a78827ef622b85d82cdbbeaec3d9">HW_I3C_IBI_STATUS_QUEUE_TL</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga8ee1a78827ef622b85d82cdbbeaec3d9a52b0232a1115720ab1564ad1c6ca916b">HW_I3C_IBI_STATUS_QUEUE_TL_1</a>, 
<a class="el" href="group___h_w___i3_c.html#gga8ee1a78827ef622b85d82cdbbeaec3d9a44ca8e6b3a873d1baf44fc8171278772">HW_I3C_IBI_STATUS_QUEUE_TL_2</a>, 
<a class="el" href="group___h_w___i3_c.html#gga8ee1a78827ef622b85d82cdbbeaec3d9a09525a1a9606894b7e5420d3d3774947">HW_I3C_IBI_STATUS_QUEUE_TL_3</a>, 
<a class="el" href="group___h_w___i3_c.html#gga8ee1a78827ef622b85d82cdbbeaec3d9a5f2ba9b133bb111b68ba77a58da6534c">HW_I3C_IBI_STATUS_QUEUE_TL_4</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga8ee1a78827ef622b85d82cdbbeaec3d9ad123637514a5190e76e72365292ba229">HW_I3C_IBI_STATUS_QUEUE_TL_5</a>, 
<a class="el" href="group___h_w___i3_c.html#gga8ee1a78827ef622b85d82cdbbeaec3d9a1ef315b7f1e20299557cf6c39f2bdfbb">HW_I3C_IBI_STATUS_QUEUE_TL_6</a>, 
<a class="el" href="group___h_w___i3_c.html#gga8ee1a78827ef622b85d82cdbbeaec3d9a8e0a467c08486bb2d0729ae564977988">HW_I3C_IBI_STATUS_QUEUE_TL_7</a>
<br />
 }</td></tr>
<tr class="memdesc:ga8ee1a78827ef622b85d82cdbbeaec3d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the I3C IBI STATUS QUEUE threshold level.  <a href="group___h_w___i3_c.html#ga8ee1a78827ef622b85d82cdbbeaec3d9">More...</a><br /></td></tr>
<tr class="separator:ga8ee1a78827ef622b85d82cdbbeaec3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fad2aa5275ce66fde85bc5ce24d4224"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga0fad2aa5275ce66fde85bc5ce24d4224">HW_I3C_RESP_QUEUE_TL</a> { <a class="el" href="group___h_w___i3_c.html#gga0fad2aa5275ce66fde85bc5ce24d4224aef1566a7c09413d4e4133c84b7ef509b">HW_I3C_RESP_QUEUE_TL_1</a>, 
<a class="el" href="group___h_w___i3_c.html#gga0fad2aa5275ce66fde85bc5ce24d4224aab3910dc878abc97ed8e9c62b9d65e95">HW_I3C_RESP_QUEUE_TL_2</a>, 
<a class="el" href="group___h_w___i3_c.html#gga0fad2aa5275ce66fde85bc5ce24d4224a3afe1c2b594d8fc7ff747be81f41380e">HW_I3C_RESP_QUEUE_TL_3</a>, 
<a class="el" href="group___h_w___i3_c.html#gga0fad2aa5275ce66fde85bc5ce24d4224a297347988c7badd4c70c015977659ae5">HW_I3C_RESP_QUEUE_TL_4</a>
 }</td></tr>
<tr class="memdesc:ga0fad2aa5275ce66fde85bc5ce24d4224"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the I3C Response QUEUE threshold level.  <a href="group___h_w___i3_c.html#ga0fad2aa5275ce66fde85bc5ce24d4224">More...</a><br /></td></tr>
<tr class="separator:ga0fad2aa5275ce66fde85bc5ce24d4224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a192910f859cceaef0a0e23d58ee7a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga70a192910f859cceaef0a0e23d58ee7a">HW_I3C_CMD_EMPTY_QUEUE_TL</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga70a192910f859cceaef0a0e23d58ee7aaafe2e42cafb644418672771185adbd68">HW_I3C_CMD_EMPTY_QUEUE_TL_0</a>, 
<a class="el" href="group___h_w___i3_c.html#gga70a192910f859cceaef0a0e23d58ee7aa163dbaab4bb42c22861cb8f2bc447d6d">HW_I3C_CMD_EMPTY_QUEUE_TL_1</a>, 
<a class="el" href="group___h_w___i3_c.html#gga70a192910f859cceaef0a0e23d58ee7aaf6bdce2d16e3e1b2f67642112cbcda51">HW_I3C_CMD_EMPTY_QUEUE_TL_2</a>, 
<a class="el" href="group___h_w___i3_c.html#gga70a192910f859cceaef0a0e23d58ee7aa992c6898479738f0e90c67eba0f577d9">HW_I3C_CMD_EMPTY_QUEUE_TL_3</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga70a192910f859cceaef0a0e23d58ee7aa57563d5367d34dd0c5bdbad9bfc8eb47">HW_I3C_CMD_EMPTY_QUEUE_TL_4</a>, 
<a class="el" href="group___h_w___i3_c.html#gga70a192910f859cceaef0a0e23d58ee7aa8f64d8f239a0a622acefac952f6a9fc0">HW_I3C_CMD_EMPTY_QUEUE_TL_5</a>, 
<a class="el" href="group___h_w___i3_c.html#gga70a192910f859cceaef0a0e23d58ee7aa4ddc3d3fd288bbb1f57da46691f2a70d">HW_I3C_CMD_EMPTY_QUEUE_TL_6</a>, 
<a class="el" href="group___h_w___i3_c.html#gga70a192910f859cceaef0a0e23d58ee7aa67b135b50f9acd7b2e9f1f6f7eaed252">HW_I3C_CMD_EMPTY_QUEUE_TL_7</a>
<br />
 }</td></tr>
<tr class="memdesc:ga70a192910f859cceaef0a0e23d58ee7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the I3C Command QUEUE empty threshold level.  <a href="group___h_w___i3_c.html#ga70a192910f859cceaef0a0e23d58ee7a">More...</a><br /></td></tr>
<tr class="separator:ga70a192910f859cceaef0a0e23d58ee7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ded808dde19057f7fd175996ce3df7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga35ded808dde19057f7fd175996ce3df7">HW_I3C_FIFO_START_TL</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga35ded808dde19057f7fd175996ce3df7aa037212ee59fc6966f85f82006667cc0">HW_I3C_FIFO_START_TL_1</a>, 
<a class="el" href="group___h_w___i3_c.html#gga35ded808dde19057f7fd175996ce3df7a5060f352a12f24ca8439e87a04174c44">HW_I3C_FIFO_START_TL_4</a>, 
<a class="el" href="group___h_w___i3_c.html#gga35ded808dde19057f7fd175996ce3df7a0e3087eb305c31cf478f0dadc79a4ef7">HW_I3C_FIFO_START_TL_8</a>, 
<a class="el" href="group___h_w___i3_c.html#gga35ded808dde19057f7fd175996ce3df7aa054393b547830971072316aededbd74">HW_I3C_FIFO_START_TL_16</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga35ded808dde19057f7fd175996ce3df7a689641b916aca2d5494ef8ee7fb15f1a">HW_I3C_FIFO_START_TL_32</a>
<br />
 }</td></tr>
<tr class="memdesc:ga35ded808dde19057f7fd175996ce3df7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the I3C TX/RX start threshold level.  <a href="group___h_w___i3_c.html#ga35ded808dde19057f7fd175996ce3df7">More...</a><br /></td></tr>
<tr class="separator:ga35ded808dde19057f7fd175996ce3df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8edc1c76fdcd6b49b8dbb1fac2869f3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gaf8edc1c76fdcd6b49b8dbb1fac2869f3">HW_I3C_TX_FIFO_EMPTY_TL</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ggaf8edc1c76fdcd6b49b8dbb1fac2869f3ad9e4791e3f486f83042d68a823eb8903">HW_I3C_TX_FIFO_EMPTY_TL_1</a>, 
<a class="el" href="group___h_w___i3_c.html#ggaf8edc1c76fdcd6b49b8dbb1fac2869f3a8ca35b79fad970f508dc52a6da638f00">HW_I3C_TX_FIFO_EMPTY_TL_4</a>, 
<a class="el" href="group___h_w___i3_c.html#ggaf8edc1c76fdcd6b49b8dbb1fac2869f3ae48a2b156f6bd10a0e3f889b9926c37a">HW_I3C_TX_FIFO_EMPTY_TL_8</a>, 
<a class="el" href="group___h_w___i3_c.html#ggaf8edc1c76fdcd6b49b8dbb1fac2869f3a56d125a77bed4a4b8e6b13620b5d99c1">HW_I3C_TX_FIFO_EMPTY_TL_16</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ggaf8edc1c76fdcd6b49b8dbb1fac2869f3a4f6680c07035622a238b3fcd29c921bf">HW_I3C_TX_FIFO_EMPTY_TL_32</a>
<br />
 }</td></tr>
<tr class="memdesc:gaf8edc1c76fdcd6b49b8dbb1fac2869f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the I3C TX FIFO empty threshold level that triggers the TX_THLD_STAT interrupt.  <a href="group___h_w___i3_c.html#gaf8edc1c76fdcd6b49b8dbb1fac2869f3">More...</a><br /></td></tr>
<tr class="separator:gaf8edc1c76fdcd6b49b8dbb1fac2869f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab74e97c538e1be0b11017f00e8c0902"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gaab74e97c538e1be0b11017f00e8c0902">HW_I3C_RX_FIFO_USED_TL</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ggaab74e97c538e1be0b11017f00e8c0902ad0dd4854eb10c5cf9b05146a1c06b9fe">HW_I3C_RX_FIFO_USED_TL_1</a>, 
<a class="el" href="group___h_w___i3_c.html#ggaab74e97c538e1be0b11017f00e8c0902a19c1f46c0972d66d6f29bd0db9c40fd4">HW_I3C_RX_FIFO_USED_TL_4</a>, 
<a class="el" href="group___h_w___i3_c.html#ggaab74e97c538e1be0b11017f00e8c0902a021dac5890b61815acfc0b5560553488">HW_I3C_RX_FIFO_USED_TL_8</a>, 
<a class="el" href="group___h_w___i3_c.html#ggaab74e97c538e1be0b11017f00e8c0902a363928593810ac0dec6933cd5002041e">HW_I3C_RX_FIFO_USED_TL_16</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ggaab74e97c538e1be0b11017f00e8c0902ae0d081de3741e99bfaade79a6c5bb4fb">HW_I3C_RX_FIFO_USED_TL_32</a>
<br />
 }</td></tr>
<tr class="memdesc:gaab74e97c538e1be0b11017f00e8c0902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the I3C RX FIFO threshold level that triggers the RX_THLD_STAT interrupt.  <a href="group___h_w___i3_c.html#gaab74e97c538e1be0b11017f00e8c0902">More...</a><br /></td></tr>
<tr class="separator:gaab74e97c538e1be0b11017f00e8c0902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ce04bf30259f93735b4a6dbd5ff565"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga29ce04bf30259f93735b4a6dbd5ff565">HW_I3C_INT</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga29ce04bf30259f93735b4a6dbd5ff565afecad112b6d3f512de171a30d2b996d2">HW_I3C_INT_TX_THLD_STS</a> = I3C_I3C_INTR_STATUS_REG_TX_THLD_STS_Msk, 
<a class="el" href="group___h_w___i3_c.html#gga29ce04bf30259f93735b4a6dbd5ff565ad53e14979d8a4caf37e0133327bb76a2">HW_I3C_INT_RX_THLD_STS</a> = I3C_I3C_INTR_STATUS_REG_RX_THLD_STS_Msk, 
<a class="el" href="group___h_w___i3_c.html#gga29ce04bf30259f93735b4a6dbd5ff565aae1a18f4ca1e607e305c7610c15fd8c5">HW_I3C_INT_IBI_THLD_STS</a> = I3C_I3C_INTR_STATUS_REG_IBI_THLD_STS_Msk, 
<a class="el" href="group___h_w___i3_c.html#gga29ce04bf30259f93735b4a6dbd5ff565a90269251654913a31a45fd1bc1ffeb1d">HW_I3C_INT_CMD_QUEUE_READY_STS</a> = I3C_I3C_INTR_STATUS_REG_CMD_QUEUE_READY_STS_Msk, 
<br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga29ce04bf30259f93735b4a6dbd5ff565a15cc65dda4c3c3ff5a49bc01bfd4b608">HW_I3C_INT_RESP_READY_STS</a> = I3C_I3C_INTR_STATUS_REG_RESP_READY_STS_Msk, 
<a class="el" href="group___h_w___i3_c.html#gga29ce04bf30259f93735b4a6dbd5ff565a946db628bb80f378835bf300ff412013">HW_I3C_INT_TRANSFER_ABORT_STS</a> = I3C_I3C_INTR_STATUS_REG_TRANSFER_ABORT_STS_Msk, 
<a class="el" href="group___h_w___i3_c.html#gga29ce04bf30259f93735b4a6dbd5ff565acf9af5fecaf38bc70f1c3b9e0249a8b5">HW_I3C_INT_TRANSFER_ERR_STS</a> = I3C_I3C_INTR_STATUS_REG_TRANSFER_ERR_STS_Msk
<br />
 }</td></tr>
<tr class="memdesc:ga29ce04bf30259f93735b4a6dbd5ff565"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C interrupt source.  <a href="group___h_w___i3_c.html#ga29ce04bf30259f93735b4a6dbd5ff565">More...</a><br /></td></tr>
<tr class="separator:ga29ce04bf30259f93735b4a6dbd5ff565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e34f997d8f04a662838401033a60d6a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga5e34f997d8f04a662838401033a60d6a">HW_I3C_PRIVATE_TRANSFER_SPEED</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga5e34f997d8f04a662838401033a60d6aa6444d90fd4d89d6d0c570fb5c16682ec">HW_I3C_PRIVATE_TRANSFER_SPEED_SDR0_I3C_FAST_MODE_I2C</a>, 
<a class="el" href="group___h_w___i3_c.html#gga5e34f997d8f04a662838401033a60d6aaedb573f3e7d3d85d903977aca80f6095">HW_I3C_PRIVATE_TRANSFER_SPEED_SDR1_I3C_FAST_MODE_PLUS_I2C</a>, 
<a class="el" href="group___h_w___i3_c.html#gga5e34f997d8f04a662838401033a60d6aaca0ddf4f3780ad7c21cc613d18eb70a7">HW_I3C_PRIVATE_TRANSFER_SPEED_SDR2_I3C</a>, 
<a class="el" href="group___h_w___i3_c.html#gga5e34f997d8f04a662838401033a60d6aa82b50b2a9f8c94e73df2772f7c4e6553">HW_I3C_PRIVATE_TRANSFER_SPEED_SDR3_I3C</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga5e34f997d8f04a662838401033a60d6aa872fd201a0c91e5bf7684a6a46b85a65">HW_I3C_PRIVATE_TRANSFER_SPEED_SDR4_I3C</a>, 
<a class="el" href="group___h_w___i3_c.html#gga5e34f997d8f04a662838401033a60d6aaffdd3a3a446335110af02f2659a0b556">HW_I3C_PRIVATE_TRANSFER_SPEED_FAST_MODE_I3C</a> = 0x7
<br />
 }</td></tr>
<tr class="memdesc:ga5e34f997d8f04a662838401033a60d6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C private transfer speed for I3C and I2C mode.  <a href="group___h_w___i3_c.html#ga5e34f997d8f04a662838401033a60d6a">More...</a><br /></td></tr>
<tr class="separator:ga5e34f997d8f04a662838401033a60d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fc6de859b45862d8522c8499320edc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga63fc6de859b45862d8522c8499320edc">HW_I3C_TRANSACTION_ID</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga63fc6de859b45862d8522c8499320edca4cca0845dc2ca8cbf034e1ea3bb4b6b5">HW_I3C_TRANSACTION_ID_0</a>, 
<a class="el" href="group___h_w___i3_c.html#gga63fc6de859b45862d8522c8499320edcad671bd031ca410290dfc8db834e70824">HW_I3C_TRANSACTION_ID_1</a>, 
<a class="el" href="group___h_w___i3_c.html#gga63fc6de859b45862d8522c8499320edca6cc796c0c3c74b08193e5363f0134035">HW_I3C_TRANSACTION_ID_2</a>, 
<a class="el" href="group___h_w___i3_c.html#gga63fc6de859b45862d8522c8499320edcaa96375025a4c7f70fbc896647e56ca48">HW_I3C_TRANSACTION_ID_3</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga63fc6de859b45862d8522c8499320edca58150cc4621d6379c423d43bd9701227">HW_I3C_TRANSACTION_ID_4</a>, 
<a class="el" href="group___h_w___i3_c.html#gga63fc6de859b45862d8522c8499320edca0b4a3a6d3a08c5eb8d2eaf5b29896791">HW_I3C_TRANSACTION_ID_5</a>, 
<a class="el" href="group___h_w___i3_c.html#gga63fc6de859b45862d8522c8499320edca80b575fdb9f020a43520ad84dc179997">HW_I3C_TRANSACTION_ID_6</a>, 
<a class="el" href="group___h_w___i3_c.html#gga63fc6de859b45862d8522c8499320edcac49f0fbada21d22b0004b2c3564d217c">HW_I3C_TRANSACTION_ID_7</a>, 
<br />
&#160;&#160;<a class="el" href="group___h_w___i3_c.html#gga63fc6de859b45862d8522c8499320edca3b45eec27f5bff1d225e8e6cd2d87ff9">HW_I3C_TRANSACTION_ID_8</a>
<br />
 }</td></tr>
<tr class="memdesc:ga63fc6de859b45862d8522c8499320edc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Transaction ID.  <a href="group___h_w___i3_c.html#ga63fc6de859b45862d8522c8499320edc">More...</a><br /></td></tr>
<tr class="separator:ga63fc6de859b45862d8522c8499320edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15aeb9d78d7e7e5cee3d423143f8afa1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga15aeb9d78d7e7e5cee3d423143f8afa1">HW_I3C_TRANSFER_TOC</a> { <a class="el" href="group___h_w___i3_c.html#gga15aeb9d78d7e7e5cee3d423143f8afa1ab705655713b5ce8a5c5fead24913b751">HW_I3C_TRANSFER_TOC_RESTART</a>, 
<a class="el" href="group___h_w___i3_c.html#gga15aeb9d78d7e7e5cee3d423143f8afa1a414c1a57b7b9f8a23b2ef4e437c54d4e">HW_I3C_TRANSFER_TOC_STOP</a>
 }</td></tr>
<tr class="memdesc:ga15aeb9d78d7e7e5cee3d423143f8afa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C bus condition after transfer completion.  <a href="group___h_w___i3_c.html#ga15aeb9d78d7e7e5cee3d423143f8afa1">More...</a><br /></td></tr>
<tr class="separator:ga15aeb9d78d7e7e5cee3d423143f8afa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8157d23d643048dad959824270b904b3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga8157d23d643048dad959824270b904b3">HW_I3C_CCC_ID</a> { <a class="el" href="group___h_w___i3_c.html#gga8157d23d643048dad959824270b904b3a5db14591d7cf11062d8d45477638f207">HW_I3C_CCC_ID_B_RSTDAA</a> = 0x06, 
<a class="el" href="group___h_w___i3_c.html#gga8157d23d643048dad959824270b904b3a27ff8147c1421bbde216255672ceda0d">HW_I3C_CCC_ID_B_ENTDAA</a> = 0x07, 
<a class="el" href="group___h_w___i3_c.html#gga8157d23d643048dad959824270b904b3add15239d17ae6c20d3e06bc2301f746c">HW_I3C_CCC_ID_B_SETMWL</a> = 0x09, 
<a class="el" href="group___h_w___i3_c.html#gga8157d23d643048dad959824270b904b3a611ee3652dcccb401a82818e6852acfd">HW_I3C_CCC_ID_B_SETMRL</a> = 0x0A
 }</td></tr>
<tr class="memdesc:ga8157d23d643048dad959824270b904b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Common Command Codes(CCC) commands.  <a href="group___h_w___i3_c.html#ga8157d23d643048dad959824270b904b3">More...</a><br /></td></tr>
<tr class="separator:ga8157d23d643048dad959824270b904b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gab1d6e481cab3ea232da240dd95edd9f1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gab1d6e481cab3ea232da240dd95edd9f1">hw_i3c_enable_controller</a> (void)</td></tr>
<tr class="memdesc:gab1d6e481cab3ea232da240dd95edd9f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I3C controller.  <a href="group___h_w___i3_c.html#gab1d6e481cab3ea232da240dd95edd9f1">More...</a><br /></td></tr>
<tr class="separator:gab1d6e481cab3ea232da240dd95edd9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe8416d49aff836d713484e699d1fc0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga1fe8416d49aff836d713484e699d1fc0">hw_i3c_disable_controller</a> (void)</td></tr>
<tr class="memdesc:ga1fe8416d49aff836d713484e699d1fc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I3C controller.  <a href="group___h_w___i3_c.html#ga1fe8416d49aff836d713484e699d1fc0">More...</a><br /></td></tr>
<tr class="separator:ga1fe8416d49aff836d713484e699d1fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16af86503d209328814de3e300a83b7b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga16af86503d209328814de3e300a83b7b">hw_i3c_is_controller_enabled</a> (void)</td></tr>
<tr class="memdesc:ga16af86503d209328814de3e300a83b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I3C Controller enable status.  <a href="group___h_w___i3_c.html#ga16af86503d209328814de3e300a83b7b">More...</a><br /></td></tr>
<tr class="separator:ga16af86503d209328814de3e300a83b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae811b931cbaca8e4eabefb6077b7986d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gae811b931cbaca8e4eabefb6077b7986d">hw_i3c_controller_resume</a> (void)</td></tr>
<tr class="memdesc:gae811b931cbaca8e4eabefb6077b7986d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resume I3C controller from halt state.  <a href="group___h_w___i3_c.html#gae811b931cbaca8e4eabefb6077b7986d">More...</a><br /></td></tr>
<tr class="separator:gae811b931cbaca8e4eabefb6077b7986d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f5e9ea650ef17debd4619f34d45d03"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gad2f5e9ea650ef17debd4619f34d45d03">hw_i3c_controller_abort_transfer</a> (void)</td></tr>
<tr class="memdesc:gad2f5e9ea650ef17debd4619f34d45d03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request the controller to abort any ongoing I3C bus transfer.  <a href="group___h_w___i3_c.html#gad2f5e9ea650ef17debd4619f34d45d03">More...</a><br /></td></tr>
<tr class="separator:gad2f5e9ea650ef17debd4619f34d45d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986d6d28c8bda472b503b1a19f5578a2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga986d6d28c8bda472b503b1a19f5578a2">hw_i3c_set_hot_join_accept</a> (bool i3c_hot_join_ctrl)</td></tr>
<tr class="memdesc:ga986d6d28c8bda472b503b1a19f5578a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Hot-Join Ack/Nack Control in I3C Device Control Register.  <a href="group___h_w___i3_c.html#ga986d6d28c8bda472b503b1a19f5578a2">More...</a><br /></td></tr>
<tr class="separator:ga986d6d28c8bda472b503b1a19f5578a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aff72625d32eb9741947dfb09527c8e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga5aff72625d32eb9741947dfb09527c8e">hw_i3c_set_include_bcast_addr</a> (bool iba)</td></tr>
<tr class="memdesc:ga5aff72625d32eb9741947dfb09527c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Include I3C Broadcast Address (0x7E) for private transfers.  <a href="group___h_w___i3_c.html#ga5aff72625d32eb9741947dfb09527c8e">More...</a><br /></td></tr>
<tr class="separator:ga5aff72625d32eb9741947dfb09527c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9246b117243e4b5a726e1a4f1f468441"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga9246b117243e4b5a726e1a4f1f468441">hw_i3c_enqueue_command</a> (uint32_t command)</td></tr>
<tr class="memdesc:ga9246b117243e4b5a726e1a4f1f468441"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write I3C COMMAND to I3C_COMMAND_QUEUE_PORT_REG Register.  <a href="group___h_w___i3_c.html#ga9246b117243e4b5a726e1a4f1f468441">More...</a><br /></td></tr>
<tr class="separator:ga9246b117243e4b5a726e1a4f1f468441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232ef8b1c230b5ab693021ff1d46acc6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga232ef8b1c230b5ab693021ff1d46acc6">hw_i3c_dequeue_response</a> (void)</td></tr>
<tr class="memdesc:ga232ef8b1c230b5ab693021ff1d46acc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read I3C RESPONSE from I3C_RESPONSE_QUEUE_PORT_REG Register.  <a href="group___h_w___i3_c.html#ga232ef8b1c230b5ab693021ff1d46acc6">More...</a><br /></td></tr>
<tr class="separator:ga232ef8b1c230b5ab693021ff1d46acc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ea94393c63d0355e7fcf26e0ad78a5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gaf0ea94393c63d0355e7fcf26e0ad78a5">hw_i3c_write_tx_port</a> (uint32_t tx_data)</td></tr>
<tr class="memdesc:gaf0ea94393c63d0355e7fcf26e0ad78a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data to TX FIFO using I3C_RX_TX_DATA_PORT_REG Register.  <a href="group___h_w___i3_c.html#gaf0ea94393c63d0355e7fcf26e0ad78a5">More...</a><br /></td></tr>
<tr class="separator:gaf0ea94393c63d0355e7fcf26e0ad78a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e12c4cb61cbed83c25f799cb5d7d2a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga04e12c4cb61cbed83c25f799cb5d7d2a">hw_i3c_read_rx_port</a> (void)</td></tr>
<tr class="memdesc:ga04e12c4cb61cbed83c25f799cb5d7d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data from the RX FIFO using I3C_RX_TX_DATA_PORT_REG Register.  <a href="group___h_w___i3_c.html#ga04e12c4cb61cbed83c25f799cb5d7d2a">More...</a><br /></td></tr>
<tr class="separator:ga04e12c4cb61cbed83c25f799cb5d7d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a09abf11eb16b65e59405091463eff3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga0a09abf11eb16b65e59405091463eff3">hw_i3c_dequeue_ibi</a> (void)</td></tr>
<tr class="memdesc:ga0a09abf11eb16b65e59405091463eff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read I3C In Band Interrupt from IBI Queue.  <a href="group___h_w___i3_c.html#ga0a09abf11eb16b65e59405091463eff3">More...</a><br /></td></tr>
<tr class="separator:ga0a09abf11eb16b65e59405091463eff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0408188cb74fa71ae86e2250c949e7bc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga0408188cb74fa71ae86e2250c949e7bc">hw_i3c_get_tx_buffer_empty_locations</a> (void)</td></tr>
<tr class="memdesc:ga0408188cb74fa71ae86e2250c949e7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get number of I3C TX Buffer empty locations from I3C_DATA_BUFFER_STAT_LEVEL_REG Register.  <a href="group___h_w___i3_c.html#ga0408188cb74fa71ae86e2250c949e7bc">More...</a><br /></td></tr>
<tr class="separator:ga0408188cb74fa71ae86e2250c949e7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e567c7f452bc431c433b865bd5a9da"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga17e567c7f452bc431c433b865bd5a9da">hw_i3c_get_rx_buffer_level</a> (void)</td></tr>
<tr class="memdesc:ga17e567c7f452bc431c433b865bd5a9da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get number of I3C RX Buffer valid entries from I3C_DATA_BUFFER_STAT_LEVEL_REG Register.  <a href="group___h_w___i3_c.html#ga17e567c7f452bc431c433b865bd5a9da">More...</a><br /></td></tr>
<tr class="separator:ga17e567c7f452bc431c433b865bd5a9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58186821f1aab1a1fba3cb3c1dcdb711"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga58186821f1aab1a1fba3cb3c1dcdb711">hw_i3c_get_resp_queue_level</a> (void)</td></tr>
<tr class="memdesc:ga58186821f1aab1a1fba3cb3c1dcdb711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get number of I3C RESP Queue valid response entries from I3C_QUEUE_STATUS_LEVEL_REG Register.  <a href="group___h_w___i3_c.html#ga58186821f1aab1a1fba3cb3c1dcdb711">More...</a><br /></td></tr>
<tr class="separator:ga58186821f1aab1a1fba3cb3c1dcdb711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009a111aaf9631a90ae8a98a559103d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga009a111aaf9631a90ae8a98a559103d5">hw_i3c_get_cmd_queue_empty_entries</a> (void)</td></tr>
<tr class="memdesc:ga009a111aaf9631a90ae8a98a559103d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get number of I3C CMD Queue empty entries from I3C_QUEUE_STATUS_LEVEL_REG Register.  <a href="group___h_w___i3_c.html#ga009a111aaf9631a90ae8a98a559103d5">More...</a><br /></td></tr>
<tr class="separator:ga009a111aaf9631a90ae8a98a559103d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fecfdaaa5442983bd81298466173397"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga5fecfdaaa5442983bd81298466173397">hw_i3c_set_ibi_status_queue_threshold</a> (<a class="el" href="group___h_w___i3_c.html#ga8ee1a78827ef622b85d82cdbbeaec3d9">HW_I3C_IBI_STATUS_QUEUE_TL</a> level)</td></tr>
<tr class="memdesc:ga5fecfdaaa5442983bd81298466173397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set threshold level in the IBI Status Queue that triggers an IBI_THLD_STS interrupt.  <a href="group___h_w___i3_c.html#ga5fecfdaaa5442983bd81298466173397">More...</a><br /></td></tr>
<tr class="separator:ga5fecfdaaa5442983bd81298466173397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db9fe474073605016634112f02eafb3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga9db9fe474073605016634112f02eafb3">hw_i3c_set_resp_queue_threshold</a> (<a class="el" href="group___h_w___i3_c.html#ga0fad2aa5275ce66fde85bc5ce24d4224">HW_I3C_RESP_QUEUE_TL</a> level)</td></tr>
<tr class="memdesc:ga9db9fe474073605016634112f02eafb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set threshold level in the Response Queue that triggers a RESP_READY_STAT interrupt.  <a href="group___h_w___i3_c.html#ga9db9fe474073605016634112f02eafb3">More...</a><br /></td></tr>
<tr class="separator:ga9db9fe474073605016634112f02eafb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61e8a0e185980151d4aafc55c7e9fe6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gaa61e8a0e185980151d4aafc55c7e9fe6">hw_i3c_set_cmd_empty_queue_threshold</a> (<a class="el" href="group___h_w___i3_c.html#ga70a192910f859cceaef0a0e23d58ee7a">HW_I3C_CMD_EMPTY_QUEUE_TL</a> level)</td></tr>
<tr class="memdesc:gaa61e8a0e185980151d4aafc55c7e9fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set threshold level of empty entries in the Command Queue that triggers a CMD_QUEUE_READY_STAT interrupt.  <a href="group___h_w___i3_c.html#gaa61e8a0e185980151d4aafc55c7e9fe6">More...</a><br /></td></tr>
<tr class="separator:gaa61e8a0e185980151d4aafc55c7e9fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a6f237c949dcb621cb4d0b503d80af"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga70a6f237c949dcb621cb4d0b503d80af">hw_i3c_set_rx_start_threshold</a> (<a class="el" href="group___h_w___i3_c.html#ga35ded808dde19057f7fd175996ce3df7">HW_I3C_FIFO_START_TL</a> level)</td></tr>
<tr class="memdesc:ga70a6f237c949dcb621cb4d0b503d80af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set threshold level in the Receive Buffer that initiates a read transfer.  <a href="group___h_w___i3_c.html#ga70a6f237c949dcb621cb4d0b503d80af">More...</a><br /></td></tr>
<tr class="separator:ga70a6f237c949dcb621cb4d0b503d80af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36e1b2fe41d9c52948c4c592595b7b66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga36e1b2fe41d9c52948c4c592595b7b66">hw_i3c_set_tx_start_threshold</a> (<a class="el" href="group___h_w___i3_c.html#ga35ded808dde19057f7fd175996ce3df7">HW_I3C_FIFO_START_TL</a> level)</td></tr>
<tr class="memdesc:ga36e1b2fe41d9c52948c4c592595b7b66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set threshold level in the Transmit Buffer that initiates a write transfer.  <a href="group___h_w___i3_c.html#ga36e1b2fe41d9c52948c4c592595b7b66">More...</a><br /></td></tr>
<tr class="separator:ga36e1b2fe41d9c52948c4c592595b7b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d03e12b339f16b688482f76953e680b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga6d03e12b339f16b688482f76953e680b">hw_i3c_set_rx_buffer_threshold</a> (<a class="el" href="group___h_w___i3_c.html#gaab74e97c538e1be0b11017f00e8c0902">HW_I3C_RX_FIFO_USED_TL</a> level)</td></tr>
<tr class="memdesc:ga6d03e12b339f16b688482f76953e680b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get threshold level of the Receive FIFO that triggers a RX_THLD_STAT interrupt.  <a href="group___h_w___i3_c.html#ga6d03e12b339f16b688482f76953e680b">More...</a><br /></td></tr>
<tr class="separator:ga6d03e12b339f16b688482f76953e680b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a13c7a2a6f4fa10d8d5484cac88d89"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___i3_c.html#gaab74e97c538e1be0b11017f00e8c0902">HW_I3C_RX_FIFO_USED_TL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gac2a13c7a2a6f4fa10d8d5484cac88d89">hw_i3c_get_rx_buffer_threshold</a> (void)</td></tr>
<tr class="memdesc:gac2a13c7a2a6f4fa10d8d5484cac88d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get threshold level of the Receive FIFO that triggers a RX_THLD_STAT interrupt.  <a href="group___h_w___i3_c.html#gac2a13c7a2a6f4fa10d8d5484cac88d89">More...</a><br /></td></tr>
<tr class="separator:gac2a13c7a2a6f4fa10d8d5484cac88d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de82def7c085bdde29c47fb725dbbbf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga4de82def7c085bdde29c47fb725dbbbf">hw_i3c_set_tx_empty_buffer_threshold</a> (<a class="el" href="group___h_w___i3_c.html#gaf8edc1c76fdcd6b49b8dbb1fac2869f3">HW_I3C_TX_FIFO_EMPTY_TL</a> level)</td></tr>
<tr class="memdesc:ga4de82def7c085bdde29c47fb725dbbbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set threshold level in the Transmit FIFO that triggers a TX_THLD_STAT interrupt.  <a href="group___h_w___i3_c.html#ga4de82def7c085bdde29c47fb725dbbbf">More...</a><br /></td></tr>
<tr class="separator:ga4de82def7c085bdde29c47fb725dbbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb1381295320c2cd6c683aee7a04237"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___h_w___i3_c.html#gaf8edc1c76fdcd6b49b8dbb1fac2869f3">HW_I3C_TX_FIFO_EMPTY_TL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gabcb1381295320c2cd6c683aee7a04237">hw_i3c_get_tx_empty_buffer_threshold</a> (void)</td></tr>
<tr class="memdesc:gabcb1381295320c2cd6c683aee7a04237"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get threshold level of the Transmit FIFO that triggers a TX_THLD_STAT interrupt.  <a href="group___h_w___i3_c.html#gabcb1381295320c2cd6c683aee7a04237">More...</a><br /></td></tr>
<tr class="separator:gabcb1381295320c2cd6c683aee7a04237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6690dc64963636011a1ceb29890685b6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga6690dc64963636011a1ceb29890685b6">hw_i3c_set_ntf_on_slave_interrupt_request_rejection_enable</a> (bool ntf_on_rejection)</td></tr>
<tr class="memdesc:ga6690dc64963636011a1ceb29890685b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify Rejected Slave Interrupt Request(SIR) Control.  <a href="group___h_w___i3_c.html#ga6690dc64963636011a1ceb29890685b6">More...</a><br /></td></tr>
<tr class="separator:ga6690dc64963636011a1ceb29890685b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e13e7088400ceb6107d2a692b07e64"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gad3e13e7088400ceb6107d2a692b07e64">hw_i3c_set_ntf_on_hot_join_rejection_enable</a> (bool ntf_on_rejection)</td></tr>
<tr class="memdesc:gad3e13e7088400ceb6107d2a692b07e64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify Rejected Hot-Join Control.  <a href="group___h_w___i3_c.html#gad3e13e7088400ceb6107d2a692b07e64">More...</a><br /></td></tr>
<tr class="separator:gad3e13e7088400ceb6107d2a692b07e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee8c52897c4be7a793efa638313c9e2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga1ee8c52897c4be7a793efa638313c9e2">hw_i3c_reset_ibi_queue</a> (void)</td></tr>
<tr class="memdesc:ga1ee8c52897c4be7a793efa638313c9e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exercise IBI Queue reset.  <a href="group___h_w___i3_c.html#ga1ee8c52897c4be7a793efa638313c9e2">More...</a><br /></td></tr>
<tr class="separator:ga1ee8c52897c4be7a793efa638313c9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a91cadfb686d874a949ca954db65e33"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga3a91cadfb686d874a949ca954db65e33">hw_i3c_reset_rx_fifo</a> (void)</td></tr>
<tr class="memdesc:ga3a91cadfb686d874a949ca954db65e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exercise Receive Buffer reset.  <a href="group___h_w___i3_c.html#ga3a91cadfb686d874a949ca954db65e33">More...</a><br /></td></tr>
<tr class="separator:ga3a91cadfb686d874a949ca954db65e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d40c2152eda60fa693e2d0fef16f523"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga6d40c2152eda60fa693e2d0fef16f523">hw_i3c_reset_tx_fifo</a> (void)</td></tr>
<tr class="memdesc:ga6d40c2152eda60fa693e2d0fef16f523"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exercise Transmit Buffer reset.  <a href="group___h_w___i3_c.html#ga6d40c2152eda60fa693e2d0fef16f523">More...</a><br /></td></tr>
<tr class="separator:ga6d40c2152eda60fa693e2d0fef16f523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae94cb2a26d53ccd4ee72b4ad9bf545e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gaae94cb2a26d53ccd4ee72b4ad9bf545e">hw_i3c_reset_resp_queue</a> (void)</td></tr>
<tr class="memdesc:gaae94cb2a26d53ccd4ee72b4ad9bf545e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exercise Response Queue reset.  <a href="group___h_w___i3_c.html#gaae94cb2a26d53ccd4ee72b4ad9bf545e">More...</a><br /></td></tr>
<tr class="separator:gaae94cb2a26d53ccd4ee72b4ad9bf545e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2a00d8a158526ac516eafe828071a5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga3a2a00d8a158526ac516eafe828071a5">hw_i3c_reset_cmd_queue</a> (void)</td></tr>
<tr class="memdesc:ga3a2a00d8a158526ac516eafe828071a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exercise Command Queue reset.  <a href="group___h_w___i3_c.html#ga3a2a00d8a158526ac516eafe828071a5">More...</a><br /></td></tr>
<tr class="separator:ga3a2a00d8a158526ac516eafe828071a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf818ef24b9af761eedb60533fad3a30c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gaf818ef24b9af761eedb60533fad3a30c">hw_i3c_software_reset</a> (void)</td></tr>
<tr class="memdesc:gaf818ef24b9af761eedb60533fad3a30c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Exercise software reset.  <a href="group___h_w___i3_c.html#gaf818ef24b9af761eedb60533fad3a30c">More...</a><br /></td></tr>
<tr class="separator:gaf818ef24b9af761eedb60533fad3a30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbe4dd4e178a61ba4282edd089ca694"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga4fbe4dd4e178a61ba4282edd089ca694">hw_i3c_controler_is_idle</a> (void)</td></tr>
<tr class="memdesc:ga4fbe4dd4e178a61ba4282edd089ca694"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check I3C controller idle state.  <a href="group___h_w___i3_c.html#ga4fbe4dd4e178a61ba4282edd089ca694">More...</a><br /></td></tr>
<tr class="separator:ga4fbe4dd4e178a61ba4282edd089ca694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad851fe0c7fbf2f67ed1afbd920c37f9e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gad851fe0c7fbf2f67ed1afbd920c37f9e">hw_i3c_is_occupied</a> (void)</td></tr>
<tr class="memdesc:gad851fe0c7fbf2f67ed1afbd920c37f9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I3C transaction status.  <a href="group___h_w___i3_c.html#gad851fe0c7fbf2f67ed1afbd920c37f9e">More...</a><br /></td></tr>
<tr class="separator:gad851fe0c7fbf2f67ed1afbd920c37f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57069e1d4860fd54c5be08e0e72005cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga57069e1d4860fd54c5be08e0e72005cd">hw_i3c_reset_xfer_cb</a> (void)</td></tr>
<tr class="memdesc:ga57069e1d4860fd54c5be08e0e72005cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset transfer callback.  <a href="group___h_w___i3_c.html#ga57069e1d4860fd54c5be08e0e72005cd">More...</a><br /></td></tr>
<tr class="separator:ga57069e1d4860fd54c5be08e0e72005cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edfe723046b7a77bc3c2db2fb9caf6f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga3edfe723046b7a77bc3c2db2fb9caf6f">hw_i3c_init_clk_reg</a> (bool select_divn)</td></tr>
<tr class="memdesc:ga3edfe723046b7a77bc3c2db2fb9caf6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize peripheral divider register - select clock source and enable I3C clock.  <a href="group___h_w___i3_c.html#ga3edfe723046b7a77bc3c2db2fb9caf6f">More...</a><br /></td></tr>
<tr class="separator:ga3edfe723046b7a77bc3c2db2fb9caf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef93226272ac2c037a78868d458edca9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gaef93226272ac2c037a78868d458edca9">hw_i3c_deinit_clk_reg</a> (void)</td></tr>
<tr class="memdesc:gaef93226272ac2c037a78868d458edca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize peripheral divider register - disable I3C clock.  <a href="group___h_w___i3_c.html#gaef93226272ac2c037a78868d458edca9">More...</a><br /></td></tr>
<tr class="separator:gaef93226272ac2c037a78868d458edca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525520edc7edb36819f89e43bb4dccbe"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga525520edc7edb36819f89e43bb4dccbe">hw_i3c_is_clk_enabled</a> (void)</td></tr>
<tr class="memdesc:ga525520edc7edb36819f89e43bb4dccbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the status of the I3C interface clock source.  <a href="group___h_w___i3_c.html#ga525520edc7edb36819f89e43bb4dccbe">More...</a><br /></td></tr>
<tr class="separator:ga525520edc7edb36819f89e43bb4dccbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdedb847532bc8e35ed95d31c44d5f10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___i3_c.html#ga07be2f27fd1e65e37d6786242a0bc369">HW_I3C_ERROR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gafdedb847532bc8e35ed95d31c44d5f10">hw_i3c_init</a> (const <a class="el" href="structi3c__config.html">i3c_config</a> *cfg)</td></tr>
<tr class="memdesc:gafdedb847532bc8e35ed95d31c44d5f10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the I3C controller.  <a href="group___h_w___i3_c.html#gafdedb847532bc8e35ed95d31c44d5f10">More...</a><br /></td></tr>
<tr class="separator:gafdedb847532bc8e35ed95d31c44d5f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f617f57c491e7e40b9c08a138273045"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga0f617f57c491e7e40b9c08a138273045">hw_i3c_deinit</a> (void)</td></tr>
<tr class="memdesc:ga0f617f57c491e7e40b9c08a138273045"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the I3C controller.  <a href="group___h_w___i3_c.html#ga0f617f57c491e7e40b9c08a138273045">More...</a><br /></td></tr>
<tr class="separator:ga0f617f57c491e7e40b9c08a138273045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149543a5e7a5deae8f7459fdacaa3555"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga149543a5e7a5deae8f7459fdacaa3555">hw_i3c_set_slave_device_address</a> (uint8_t static_address, uint8_t dynamic_address, <a class="el" href="group___h_w___i3_c.html#ga7b41ec1fd72562f7a3d125c00c77bf54">HW_I3C_SLAVE_DEVICE</a> slave_type, <a class="el" href="group___h_w___i3_c.html#ga23482ef69441db2daedb9c39940432e9">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION</a> slave_dev_loc)</td></tr>
<tr class="memdesc:ga149543a5e7a5deae8f7459fdacaa3555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set slave device address and type.  <a href="group___h_w___i3_c.html#ga149543a5e7a5deae8f7459fdacaa3555">More...</a><br /></td></tr>
<tr class="separator:ga149543a5e7a5deae8f7459fdacaa3555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625c49c79e4affd721267450844758aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga625c49c79e4affd721267450844758aa">hw_i3c_set_slave_interrupt_request_rejection_enable</a> (<a class="el" href="group___h_w___i3_c.html#ga23482ef69441db2daedb9c39940432e9">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION</a> slave_dev_loc, bool i3c_sir_rejection_ctrl)</td></tr>
<tr class="memdesc:ga625c49c79e4affd721267450844758aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set rejection on Slave Interrupt Request(SIR)  <a href="group___h_w___i3_c.html#ga625c49c79e4affd721267450844758aa">More...</a><br /></td></tr>
<tr class="separator:ga625c49c79e4affd721267450844758aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc219e0736f7c563adc30c4c230dd058"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___i3_c.html#ga07be2f27fd1e65e37d6786242a0bc369">HW_I3C_ERROR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#gadc219e0736f7c563adc30c4c230dd058">hw_i3c_set_ccc</a> (<a class="el" href="structi3c__ccc__transfer__config.html">i3c_ccc_transfer_config</a> *i3c_ccc_cfg)</td></tr>
<tr class="memdesc:gadc219e0736f7c563adc30c4c230dd058"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CCC to I3C slave.  <a href="group___h_w___i3_c.html#gadc219e0736f7c563adc30c4c230dd058">More...</a><br /></td></tr>
<tr class="separator:gadc219e0736f7c563adc30c4c230dd058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e449d647ce35b198d3bfdc36d0ab666"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___i3_c.html#ga07be2f27fd1e65e37d6786242a0bc369">HW_I3C_ERROR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga9e449d647ce35b198d3bfdc36d0ab666">hw_i3c_private_write_buf</a> (<a class="el" href="structi3c__private__transfer__config.html">i3c_private_transfer_config</a> *i3c_transfer_cfg, const uint8_t *out_buf, uint16_t len, <a class="el" href="group___h_w___i3_c.html#ga5f381f9728a1ea8883972ed74a244fb9">hw_i3c_xfer_callback</a> cb, void *user_data)</td></tr>
<tr class="memdesc:ga9e449d647ce35b198d3bfdc36d0ab666"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write array of bytes to I3C.  <a href="group___h_w___i3_c.html#ga9e449d647ce35b198d3bfdc36d0ab666">More...</a><br /></td></tr>
<tr class="separator:ga9e449d647ce35b198d3bfdc36d0ab666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7fded44594a9e3de0d368e096c789a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___h_w___i3_c.html#ga07be2f27fd1e65e37d6786242a0bc369">HW_I3C_ERROR</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga5a7fded44594a9e3de0d368e096c789a">hw_i3c_private_read_buf</a> (<a class="el" href="structi3c__private__transfer__config.html">i3c_private_transfer_config</a> *i3c_transfer_cfg, uint8_t *in_buf, uint16_t len, <a class="el" href="group___h_w___i3_c.html#ga5f381f9728a1ea8883972ed74a244fb9">hw_i3c_xfer_callback</a> cb, void *user_data)</td></tr>
<tr class="memdesc:ga5a7fded44594a9e3de0d368e096c789a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read array of bytes through I3C.  <a href="group___h_w___i3_c.html#ga5a7fded44594a9e3de0d368e096c789a">More...</a><br /></td></tr>
<tr class="separator:ga5a7fded44594a9e3de0d368e096c789a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57fe13e373ed5b2dc616e308f2215e92"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___i3_c.html#ga57fe13e373ed5b2dc616e308f2215e92">hw_i3c_register_interrupt_callback</a> (<a class="el" href="group___h_w___i3_c.html#ga32fa775a6be2f74d68ca822bb419f7c0">hw_i3c_interrupt_callback</a> cb)</td></tr>
<tr class="memdesc:ga57fe13e373ed5b2dc616e308f2215e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register interrupt handler.  <a href="group___h_w___i3_c.html#ga57fe13e373ed5b2dc616e308f2215e92">More...</a><br /></td></tr>
<tr class="separator:ga57fe13e373ed5b2dc616e308f2215e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>I3C Controller. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gafa37a754cda471047b5decf4c59e6b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa37a754cda471047b5decf4c59e6b44">&#9670;&nbsp;</a></span>GENMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GENMASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">hi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">lo&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((~0UL) &lt;&lt; (lo)) &amp; (~0UL &gt;&gt; (32 - 1 - (hi))))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create a contiguous bitmask starting at bit position <code>lo</code> and ending at position <code>hi</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">lo</td><td>low position of the bitmask. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">hi</td><td>high position of the bitmask. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4db27133a07ea4e4da140559c30f939a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4db27133a07ea4e4da140559c30f939a">&#9670;&nbsp;</a></span>GET_FIELD_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_FIELD_VAL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">hi, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">lo&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((x) &amp; <a class="el" href="group___h_w___i3_c.html#gafa37a754cda471047b5decf4c59e6b44">GENMASK</a>((hi), (lo))) &gt;&gt; (lo))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the value of a given number <code>x</code> starting from bit position <code>lo</code> and ending at position <code>hi</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">x</td><td>number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">hi</td><td>high position of the bitmask. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">lo</td><td>low position of the bitmask. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga378226c6afecbce7a8f54c8803d60076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378226c6afecbce7a8f54c8803d60076">&#9670;&nbsp;</a></span>HW_I3C_HOT_JOIN_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_I3C_HOT_JOIN_ID&#160;&#160;&#160;(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HOT JOIN request ID. </p>

</div>
</div>
<a id="ga9c7fb1cd2604bfdf64423fdafbe607f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c7fb1cd2604bfdf64423fdafbe607f5">&#9670;&nbsp;</a></span>HW_I3C_REG_CLR_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_I3C_REG_CLR_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">field&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga6a64ebac64a517c780504a987654a6c5">REG_CLR_BIT</a>(I3C, reg, field)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear a bit of a I3C register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>is the register to access </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">field</td><td>is the register field to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga31af2470d206e7d209962b14f7e16e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31af2470d206e7d209962b14f7e16e84">&#9670;&nbsp;</a></span>HW_I3C_REG_GETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_I3C_REG_GETF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">field&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga9fb2882a2b00041e2c0b138aee1cb188">REG_GETF</a>(I3C, reg, field)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the value of an I3C register field. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>the register to access </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">field</td><td>the register field to read</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the value of the register field </dd></dl>

</div>
</div>
<a id="ga42a642a9c78b5d286efe39e959886f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42a642a9c78b5d286efe39e959886f73">&#9670;&nbsp;</a></span>HW_I3C_REG_SET_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_I3C_REG_SET_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">field&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#gab56605baef38ed520d44270ee49753c7">REG_SET_BIT</a>(I3C, reg, field)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set a bit of a I3C register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>is the register to access </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">field</td><td>is the register field to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1bb03af2f9faf39e55b79bf62437d8a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bb03af2f9faf39e55b79bf62437d8a3">&#9670;&nbsp;</a></span>HW_I3C_REG_SETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_I3C_REG_SETF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">reg, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">field, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___b_s_p___d_e_f_i_n_i_t_i_o_n_s.html#ga2c24255a359fa8ba8baaa2f689b9caa8">REG_SETF</a>(I3C, reg, field, val)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write a value to an I3C register field. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">reg</td><td>the register to access </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">field</td><td>the register field to write </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">val</td><td>value to be written </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0e5aa0fc2ae66bb5e8e4628788e6fda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e5aa0fc2ae66bb5e8e4628788e6fda2">&#9670;&nbsp;</a></span>HW_I3C_RESPONSE_PORT_DATA_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_I3C_RESPONSE_PORT_DATA_LEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ga4db27133a07ea4e4da140559c30f939a">GET_FIELD_VAL</a>(x, 15, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get data length from response. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">x</td><td>response</td></tr>
  </table>
  </dd>
</dl>
<p>For Write transfers, this field represents the remaining data length of the transfer if the transfer is terminated early: (remaining data length = requested data length - transferred data length) For Read transfers, this field represents the actual amount of data received in bytes. For Address Assignment command, this field represents the remaining device count. </p>

</div>
</div>
<a id="gac7b37eaa0b8fa96f2eadb900e0da6a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7b37eaa0b8fa96f2eadb900e0da6a17">&#9670;&nbsp;</a></span>HW_I3C_RESPONSE_PORT_ERR_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_I3C_RESPONSE_PORT_ERR_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ga4db27133a07ea4e4da140559c30f939a">GET_FIELD_VAL</a>(x, 31, 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get error status from response. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">x</td><td>response</td></tr>
  </table>
  </dd>
</dl>
<p>Defines the Error Type of the processed command</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#gac2f4930bafd5d8fdac94ce800bd9880e" title="Response codes.">HW_I3C_RESPONSE</a> </dd></dl>

</div>
</div>
<a id="ga770c56d1840a08e1f47e5e26f89e608b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga770c56d1840a08e1f47e5e26f89e608b">&#9670;&nbsp;</a></span>HW_I3C_RESPONSE_PORT_TID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_I3C_RESPONSE_PORT_TID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___h_w___i3_c.html#ga4db27133a07ea4e4da140559c30f939a">GET_FIELD_VAL</a>(x, 27, 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get transaction ID from response. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">x</td><td>response</td></tr>
  </table>
  </dd>
</dl>
<p>This Field is used as the identification tag for the commands. The I3C controller returns the ID received through commands.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#ga63fc6de859b45862d8522c8499320edc" title="I3C Transaction ID.">HW_I3C_TRANSACTION_ID</a> </dd></dl>

</div>
</div>
<a id="ga03c5bc1731540b4f59869a7f8054b7f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03c5bc1731540b4f59869a7f8054b7f0">&#9670;&nbsp;</a></span>HW_I3C_SLAVE_DEV_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HW_I3C_SLAVE_DEV_MAX&#160;&#160;&#160;(0x8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of I3C/I2C slave devices. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga2397a7820b5e144a8f501e72eeaf0909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2397a7820b5e144a8f501e72eeaf0909">&#9670;&nbsp;</a></span>hw_i3c_ibi_sir_hj_callback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* hw_i3c_ibi_sir_hj_callback) (<a class="el" href="structi3c__ibi__sir__hj__request.html">i3c_ibi_sir_hj_request</a> ibi_sir_hj_status_id)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback called upon Slave Interrupt or Hot Join request. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ibi_sir_hj_status_id</td><td>In Band Interrupt request </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga32fa775a6be2f74d68ca822bb419f7c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32fa775a6be2f74d68ca822bb419f7c0">&#9670;&nbsp;</a></span>hw_i3c_interrupt_callback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* hw_i3c_interrupt_callback) (uint32_t mask)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback called on interrupt from I3C controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>interrupt events mask </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5f381f9728a1ea8883972ed74a244fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f381f9728a1ea8883972ed74a244fb9">&#9670;&nbsp;</a></span>hw_i3c_xfer_callback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* hw_i3c_xfer_callback) (void *user_data, bool success, <a class="el" href="structi3c__transfer__cmd__response.html">i3c_transfer_cmd_response</a> *cmd_response)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback called upon completion of transfer in non-blocking mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">user_data</td><td>data passed by user along with callback </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">success</td><td>operation status </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">cmd_response</td><td>I3C command response </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga8157d23d643048dad959824270b904b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8157d23d643048dad959824270b904b3">&#9670;&nbsp;</a></span>HW_I3C_CCC_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga8157d23d643048dad959824270b904b3">HW_I3C_CCC_ID</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I3C Common Command Codes(CCC) commands. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8157d23d643048dad959824270b904b3a5db14591d7cf11062d8d45477638f207"></a>HW_I3C_CCC_ID_B_RSTDAA&#160;</td><td class="fielddoc"><p>Reset Dynamic Address Assignment <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8157d23d643048dad959824270b904b3a27ff8147c1421bbde216255672ceda0d"></a>HW_I3C_CCC_ID_B_ENTDAA&#160;</td><td class="fielddoc"><p>Enter Dynamic Address Assignment <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8157d23d643048dad959824270b904b3add15239d17ae6c20d3e06bc2301f746c"></a>HW_I3C_CCC_ID_B_SETMWL&#160;</td><td class="fielddoc"><p>Set Max Write Length <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8157d23d643048dad959824270b904b3a611ee3652dcccb401a82818e6852acfd"></a>HW_I3C_CCC_ID_B_SETMRL&#160;</td><td class="fielddoc"><p>Set Max Read Length <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga70a192910f859cceaef0a0e23d58ee7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70a192910f859cceaef0a0e23d58ee7a">&#9670;&nbsp;</a></span>HW_I3C_CMD_EMPTY_QUEUE_TL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga70a192910f859cceaef0a0e23d58ee7a">HW_I3C_CMD_EMPTY_QUEUE_TL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define the I3C Command QUEUE empty threshold level. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#gaa61e8a0e185980151d4aafc55c7e9fe6" title="Set threshold level of empty entries in the Command Queue that triggers a CMD_QUEUE_READY_STAT interr...">hw_i3c_set_cmd_empty_queue_threshold</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga70a192910f859cceaef0a0e23d58ee7aaafe2e42cafb644418672771185adbd68"></a>HW_I3C_CMD_EMPTY_QUEUE_TL_0&#160;</td><td class="fielddoc"><p>I3C Command QUEUE empty threshold level is 0 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga70a192910f859cceaef0a0e23d58ee7aa163dbaab4bb42c22861cb8f2bc447d6d"></a>HW_I3C_CMD_EMPTY_QUEUE_TL_1&#160;</td><td class="fielddoc"><p>I3C Command QUEUE empty threshold level is 1 entry <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga70a192910f859cceaef0a0e23d58ee7aaf6bdce2d16e3e1b2f67642112cbcda51"></a>HW_I3C_CMD_EMPTY_QUEUE_TL_2&#160;</td><td class="fielddoc"><p>I3C Command QUEUE empty threshold level is 2 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga70a192910f859cceaef0a0e23d58ee7aa992c6898479738f0e90c67eba0f577d9"></a>HW_I3C_CMD_EMPTY_QUEUE_TL_3&#160;</td><td class="fielddoc"><p>I3C Command QUEUE empty threshold level is 3 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga70a192910f859cceaef0a0e23d58ee7aa57563d5367d34dd0c5bdbad9bfc8eb47"></a>HW_I3C_CMD_EMPTY_QUEUE_TL_4&#160;</td><td class="fielddoc"><p>I3C Command QUEUE empty threshold level is 4 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga70a192910f859cceaef0a0e23d58ee7aa8f64d8f239a0a622acefac952f6a9fc0"></a>HW_I3C_CMD_EMPTY_QUEUE_TL_5&#160;</td><td class="fielddoc"><p>I3C Command QUEUE empty threshold level is 5 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga70a192910f859cceaef0a0e23d58ee7aa4ddc3d3fd288bbb1f57da46691f2a70d"></a>HW_I3C_CMD_EMPTY_QUEUE_TL_6&#160;</td><td class="fielddoc"><p>I3C Command QUEUE empty threshold level is 6 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga70a192910f859cceaef0a0e23d58ee7aa67b135b50f9acd7b2e9f1f6f7eaed252"></a>HW_I3C_CMD_EMPTY_QUEUE_TL_7&#160;</td><td class="fielddoc"><p>I3C Command QUEUE empty threshold level is 7 entries </p>
</td></tr>
</table>

</div>
</div>
<a id="ga07be2f27fd1e65e37d6786242a0bc369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07be2f27fd1e65e37d6786242a0bc369">&#9670;&nbsp;</a></span>HW_I3C_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga07be2f27fd1e65e37d6786242a0bc369">HW_I3C_ERROR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I3C API Error Codes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga07be2f27fd1e65e37d6786242a0bc369a2c91bab85764bbeeda6e691462c34054"></a>HW_I3C_ERROR_RESPONSE&#160;</td><td class="fielddoc"><p>Error during I3C transaction <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07be2f27fd1e65e37d6786242a0bc369aee9cf38859ca83cf6191665ce2990973"></a>HW_I3C_ERROR_INVALID_PARAMETER&#160;</td><td class="fielddoc"><p>Invalid parameters <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga07be2f27fd1e65e37d6786242a0bc369aa17de752524dce79bbd9df87bdd57a5c"></a>HW_I3C_ERROR_NONE&#160;</td><td class="fielddoc"><p>No error <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga35ded808dde19057f7fd175996ce3df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35ded808dde19057f7fd175996ce3df7">&#9670;&nbsp;</a></span>HW_I3C_FIFO_START_TL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga35ded808dde19057f7fd175996ce3df7">HW_I3C_FIFO_START_TL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define the I3C TX/RX start threshold level. </p>
<dl class="section note"><dt>Note</dt><dd>Each entry can hold 4 bytes of data. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga35ded808dde19057f7fd175996ce3df7aa037212ee59fc6966f85f82006667cc0"></a>HW_I3C_FIFO_START_TL_1&#160;</td><td class="fielddoc"><p>I3C TX/RX FIFO start threshold level is 1 entry <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga35ded808dde19057f7fd175996ce3df7a5060f352a12f24ca8439e87a04174c44"></a>HW_I3C_FIFO_START_TL_4&#160;</td><td class="fielddoc"><p>I3C TX/RX FIFO start threshold level is 4 entries <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga35ded808dde19057f7fd175996ce3df7a0e3087eb305c31cf478f0dadc79a4ef7"></a>HW_I3C_FIFO_START_TL_8&#160;</td><td class="fielddoc"><p>I3C TX/RX FIFO start threshold level is 8 entries <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga35ded808dde19057f7fd175996ce3df7aa054393b547830971072316aededbd74"></a>HW_I3C_FIFO_START_TL_16&#160;</td><td class="fielddoc"><p>I3C TX/RX FIFO start threshold level is 16 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga35ded808dde19057f7fd175996ce3df7a689641b916aca2d5494ef8ee7fb15f1a"></a>HW_I3C_FIFO_START_TL_32&#160;</td><td class="fielddoc"><p>I3C TX/RX FIFO start threshold level is 32 entries </p>
</td></tr>
</table>

</div>
</div>
<a id="ga418f887f3cc4d2d56e17f97c467bc357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga418f887f3cc4d2d56e17f97c467bc357">&#9670;&nbsp;</a></span>HW_I3C_IBI_RNW_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga418f887f3cc4d2d56e17f97c467bc357">HW_I3C_IBI_RNW_BIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>In band interrupt RnW bit. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga418f887f3cc4d2d56e17f97c467bc357ab9606cffaec0aac46fcca94280751f38"></a>HW_I3C_IBI_RNW_BIT_WRITE&#160;</td><td class="fielddoc"><p>IBI RnW bit is write </p>
</td></tr>
<tr><td class="fieldname"><a id="gga418f887f3cc4d2d56e17f97c467bc357af767dbedb85c8acf3a785081e8aebbb9"></a>HW_I3C_IBI_RNW_BIT_READ&#160;</td><td class="fielddoc"><p>IBI RnW bit is read <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="gaed36da0e9644f5c8d13fedea59dae152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed36da0e9644f5c8d13fedea59dae152">&#9670;&nbsp;</a></span>HW_I3C_IBI_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#gaed36da0e9644f5c8d13fedea59dae152">HW_I3C_IBI_STATUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>In band interrupt status. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaed36da0e9644f5c8d13fedea59dae152a981bc1642b0c04f318c58aff4d0e8ccd"></a>HW_I3C_IBI_STATUS_ACK&#160;</td><td class="fielddoc"><p>I3C controller responded with ACK to the IBI request <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaed36da0e9644f5c8d13fedea59dae152a39bf9ed5d7d1b7aa3dd2674e88306e45"></a>HW_I3C_IBI_STATUS_NACK&#160;</td><td class="fielddoc"><p>I3C controller responded with NACK to the IBI request <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8ee1a78827ef622b85d82cdbbeaec3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ee1a78827ef622b85d82cdbbeaec3d9">&#9670;&nbsp;</a></span>HW_I3C_IBI_STATUS_QUEUE_TL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga8ee1a78827ef622b85d82cdbbeaec3d9">HW_I3C_IBI_STATUS_QUEUE_TL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define the I3C IBI STATUS QUEUE threshold level. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#ga5fecfdaaa5442983bd81298466173397" title="Set threshold level in the IBI Status Queue that triggers an IBI_THLD_STS interrupt.">hw_i3c_set_ibi_status_queue_threshold</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8ee1a78827ef622b85d82cdbbeaec3d9a52b0232a1115720ab1564ad1c6ca916b"></a>HW_I3C_IBI_STATUS_QUEUE_TL_1&#160;</td><td class="fielddoc"><p>I3C IBI Status QUEUE threshold level is 1 entry <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8ee1a78827ef622b85d82cdbbeaec3d9a44ca8e6b3a873d1baf44fc8171278772"></a>HW_I3C_IBI_STATUS_QUEUE_TL_2&#160;</td><td class="fielddoc"><p>I3C IBI Status QUEUE threshold level is 2 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8ee1a78827ef622b85d82cdbbeaec3d9a09525a1a9606894b7e5420d3d3774947"></a>HW_I3C_IBI_STATUS_QUEUE_TL_3&#160;</td><td class="fielddoc"><p>I3C IBI Status QUEUE threshold level is 3 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8ee1a78827ef622b85d82cdbbeaec3d9a5f2ba9b133bb111b68ba77a58da6534c"></a>HW_I3C_IBI_STATUS_QUEUE_TL_4&#160;</td><td class="fielddoc"><p>I3C IBI Status QUEUE threshold level is 4 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8ee1a78827ef622b85d82cdbbeaec3d9ad123637514a5190e76e72365292ba229"></a>HW_I3C_IBI_STATUS_QUEUE_TL_5&#160;</td><td class="fielddoc"><p>I3C IBI Status QUEUE threshold level is 5 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8ee1a78827ef622b85d82cdbbeaec3d9a1ef315b7f1e20299557cf6c39f2bdfbb"></a>HW_I3C_IBI_STATUS_QUEUE_TL_6&#160;</td><td class="fielddoc"><p>I3C IBI Status QUEUE threshold level is 6 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8ee1a78827ef622b85d82cdbbeaec3d9a8e0a467c08486bb2d0729ae564977988"></a>HW_I3C_IBI_STATUS_QUEUE_TL_7&#160;</td><td class="fielddoc"><p>I3C IBI Status QUEUE threshold level is 7 entries </p>
</td></tr>
</table>

</div>
</div>
<a id="gae583ed0054ed7cd6461e0e639b3507e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae583ed0054ed7cd6461e0e639b3507e4">&#9670;&nbsp;</a></span>HW_I3C_IBI_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#gae583ed0054ed7cd6461e0e639b3507e4">HW_I3C_IBI_TYPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>In band interrupt type. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae583ed0054ed7cd6461e0e639b3507e4aeebd155c1ebc3f66d7ebda86618ac20a"></a>HW_I3C_IBI_TYPE_SIR&#160;</td><td class="fielddoc"><p>IBI type is slave interrupt request <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae583ed0054ed7cd6461e0e639b3507e4a44012a6ab60a60065eb7c7b67fb09d42"></a>HW_I3C_IBI_TYPE_HJ&#160;</td><td class="fielddoc"><p>IBI type is Hot Join request <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga29ce04bf30259f93735b4a6dbd5ff565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29ce04bf30259f93735b4a6dbd5ff565">&#9670;&nbsp;</a></span>HW_I3C_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga29ce04bf30259f93735b4a6dbd5ff565">HW_I3C_INT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I3C interrupt source. </p>
<p>Can be used as bit-mask. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga29ce04bf30259f93735b4a6dbd5ff565afecad112b6d3f512de171a30d2b996d2"></a>HW_I3C_INT_TX_THLD_STS&#160;</td><td class="fielddoc"><p>Transmit Buffer Threshold Status </p>
</td></tr>
<tr><td class="fieldname"><a id="gga29ce04bf30259f93735b4a6dbd5ff565ad53e14979d8a4caf37e0133327bb76a2"></a>HW_I3C_INT_RX_THLD_STS&#160;</td><td class="fielddoc"><p>Receive Buffer Threshold Status <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga29ce04bf30259f93735b4a6dbd5ff565aae1a18f4ca1e607e305c7610c15fd8c5"></a>HW_I3C_INT_IBI_THLD_STS&#160;</td><td class="fielddoc"><p>IBI Buffer Threshold Status <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga29ce04bf30259f93735b4a6dbd5ff565a90269251654913a31a45fd1bc1ffeb1d"></a>HW_I3C_INT_CMD_QUEUE_READY_STS&#160;</td><td class="fielddoc"><p>Command Queue Ready <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga29ce04bf30259f93735b4a6dbd5ff565a15cc65dda4c3c3ff5a49bc01bfd4b608"></a>HW_I3C_INT_RESP_READY_STS&#160;</td><td class="fielddoc"><p>Response Queue Ready Status <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga29ce04bf30259f93735b4a6dbd5ff565a946db628bb80f378835bf300ff412013"></a>HW_I3C_INT_TRANSFER_ABORT_STS&#160;</td><td class="fielddoc"><p>Transfer Abort Status <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga29ce04bf30259f93735b4a6dbd5ff565acf9af5fecaf38bc70f1c3b9e0249a8b5"></a>HW_I3C_INT_TRANSFER_ERR_STS&#160;</td><td class="fielddoc"><p>Transfer Error Status <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga5e34f997d8f04a662838401033a60d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e34f997d8f04a662838401033a60d6a">&#9670;&nbsp;</a></span>HW_I3C_PRIVATE_TRANSFER_SPEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga5e34f997d8f04a662838401033a60d6a">HW_I3C_PRIVATE_TRANSFER_SPEED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I3C private transfer speed for I3C and I2C mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga5e34f997d8f04a662838401033a60d6aa6444d90fd4d89d6d0c570fb5c16682ec"></a>HW_I3C_PRIVATE_TRANSFER_SPEED_SDR0_I3C_FAST_MODE_I2C&#160;</td><td class="fielddoc"><p>SDR0 for I3C mode and 400kb/s for I2C mode <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e34f997d8f04a662838401033a60d6aaedb573f3e7d3d85d903977aca80f6095"></a>HW_I3C_PRIVATE_TRANSFER_SPEED_SDR1_I3C_FAST_MODE_PLUS_I2C&#160;</td><td class="fielddoc"><p>SDR1 for I3C mode and 1Mb/s for I2C mode <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e34f997d8f04a662838401033a60d6aaca0ddf4f3780ad7c21cc613d18eb70a7"></a>HW_I3C_PRIVATE_TRANSFER_SPEED_SDR2_I3C&#160;</td><td class="fielddoc"><p>SDR2 for I3C mode, valid only in I3C mode <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e34f997d8f04a662838401033a60d6aa82b50b2a9f8c94e73df2772f7c4e6553"></a>HW_I3C_PRIVATE_TRANSFER_SPEED_SDR3_I3C&#160;</td><td class="fielddoc"><p>SDR3 for I3C mode, valid only in I3C mode <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e34f997d8f04a662838401033a60d6aa872fd201a0c91e5bf7684a6a46b85a65"></a>HW_I3C_PRIVATE_TRANSFER_SPEED_SDR4_I3C&#160;</td><td class="fielddoc"><p>SDR4 for I3C mode, valid only in I3C mode <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga5e34f997d8f04a662838401033a60d6aaffdd3a3a446335110af02f2659a0b556"></a>HW_I3C_PRIVATE_TRANSFER_SPEED_FAST_MODE_I3C&#160;</td><td class="fielddoc"><p>400kb/s for I3C mode, valid only in I3C mode <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga0fad2aa5275ce66fde85bc5ce24d4224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fad2aa5275ce66fde85bc5ce24d4224">&#9670;&nbsp;</a></span>HW_I3C_RESP_QUEUE_TL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga0fad2aa5275ce66fde85bc5ce24d4224">HW_I3C_RESP_QUEUE_TL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define the I3C Response QUEUE threshold level. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#ga9db9fe474073605016634112f02eafb3" title="Set threshold level in the Response Queue that triggers a RESP_READY_STAT interrupt.">hw_i3c_set_resp_queue_threshold</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga0fad2aa5275ce66fde85bc5ce24d4224aef1566a7c09413d4e4133c84b7ef509b"></a>HW_I3C_RESP_QUEUE_TL_1&#160;</td><td class="fielddoc"><p>I3C Response QUEUE threshold level is 1 entry <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0fad2aa5275ce66fde85bc5ce24d4224aab3910dc878abc97ed8e9c62b9d65e95"></a>HW_I3C_RESP_QUEUE_TL_2&#160;</td><td class="fielddoc"><p>I3C Response QUEUE threshold level is 2 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0fad2aa5275ce66fde85bc5ce24d4224a3afe1c2b594d8fc7ff747be81f41380e"></a>HW_I3C_RESP_QUEUE_TL_3&#160;</td><td class="fielddoc"><p>I3C Response QUEUE threshold level is 3 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0fad2aa5275ce66fde85bc5ce24d4224a297347988c7badd4c70c015977659ae5"></a>HW_I3C_RESP_QUEUE_TL_4&#160;</td><td class="fielddoc"><p>I3C Response QUEUE threshold level is 4 entries </p>
</td></tr>
</table>

</div>
</div>
<a id="gac2f4930bafd5d8fdac94ce800bd9880e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2f4930bafd5d8fdac94ce800bd9880e">&#9670;&nbsp;</a></span>HW_I3C_RESPONSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#gac2f4930bafd5d8fdac94ce800bd9880e">HW_I3C_RESPONSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Response codes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac2f4930bafd5d8fdac94ce800bd9880ea3026e8bf9cc4775081faf17295462c92"></a>HW_I3C_RESPONSE_ERROR_NO_ERROR&#160;</td><td class="fielddoc"><p>No error <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac2f4930bafd5d8fdac94ce800bd9880ea9efa84185c711d6e61c37f07339ddb26"></a>HW_I3C_RESPONSE_ERROR_CRC&#160;</td><td class="fielddoc"><p>CRC error <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac2f4930bafd5d8fdac94ce800bd9880eaade8cf846e9c8f7584280ef55e174d51"></a>HW_I3C_RESPONSE_ERROR_PARITY&#160;</td><td class="fielddoc"><p>Parity error <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac2f4930bafd5d8fdac94ce800bd9880ea031729a97bc71aac8c9412df9052cf94"></a>HW_I3C_RESPONSE_ERROR_FRAME&#160;</td><td class="fielddoc"><p>Framing error in HDR-DDR <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac2f4930bafd5d8fdac94ce800bd9880ea451d81aeaa7f212595f7a143b1cb0e56"></a>HW_I3C_RESPONSE_ERROR_IBA_NACK&#160;</td><td class="fielddoc"><p>IBA Nack'ed <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac2f4930bafd5d8fdac94ce800bd9880ea6921d13700f4c6fa284cbac4c87bc50c"></a>HW_I3C_RESPONSE_ERROR_ADDRESS_NACK&#160;</td><td class="fielddoc"><p>Address Nack'ed <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac2f4930bafd5d8fdac94ce800bd9880ea628a99782bb2af084c9cbddfda8ef6d9"></a>HW_I3C_RESPONSE_ERROR_OVER_UNDER_FLOW&#160;</td><td class="fielddoc"><p>Receive/Transmit Buffer Overflow/Underflow </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac2f4930bafd5d8fdac94ce800bd9880ea3972b727839834170eda8b99a62d77b6"></a>HW_I3C_RESPONSE_ERROR_TRANSF_ABORT&#160;</td><td class="fielddoc"><p>Transfer Aborted <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac2f4930bafd5d8fdac94ce800bd9880ea43ae2e286d1a9f0dceb4910c37b82d5d"></a>HW_I3C_RESPONSE_ERROR_I2C_W_NACK_ERR&#160;</td><td class="fielddoc"><p>I2C Slave Write Data NACK Error <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="gaab74e97c538e1be0b11017f00e8c0902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab74e97c538e1be0b11017f00e8c0902">&#9670;&nbsp;</a></span>HW_I3C_RX_FIFO_USED_TL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#gaab74e97c538e1be0b11017f00e8c0902">HW_I3C_RX_FIFO_USED_TL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define the I3C RX FIFO threshold level that triggers the RX_THLD_STAT interrupt. </p>
<dl class="section note"><dt>Note</dt><dd>Each entry can hold 4 bytes of data. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaab74e97c538e1be0b11017f00e8c0902ad0dd4854eb10c5cf9b05146a1c06b9fe"></a>HW_I3C_RX_FIFO_USED_TL_1&#160;</td><td class="fielddoc"><p>I3C RX FIFO threshold level is 1 entry <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaab74e97c538e1be0b11017f00e8c0902a19c1f46c0972d66d6f29bd0db9c40fd4"></a>HW_I3C_RX_FIFO_USED_TL_4&#160;</td><td class="fielddoc"><p>I3C RX FIFO threshold level is 4 entries <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaab74e97c538e1be0b11017f00e8c0902a021dac5890b61815acfc0b5560553488"></a>HW_I3C_RX_FIFO_USED_TL_8&#160;</td><td class="fielddoc"><p>I3C RX FIFO threshold level is 8 entries <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaab74e97c538e1be0b11017f00e8c0902a363928593810ac0dec6933cd5002041e"></a>HW_I3C_RX_FIFO_USED_TL_16&#160;</td><td class="fielddoc"><p>I3C RX FIFO threshold level is 16 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaab74e97c538e1be0b11017f00e8c0902ae0d081de3741e99bfaade79a6c5bb4fb"></a>HW_I3C_RX_FIFO_USED_TL_32&#160;</td><td class="fielddoc"><p>I3C RX FIFO threshold level is 32 entries </p>
</td></tr>
</table>

</div>
</div>
<a id="ga23482ef69441db2daedb9c39940432e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23482ef69441db2daedb9c39940432e9">&#9670;&nbsp;</a></span>HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga23482ef69441db2daedb9c39940432e9">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Device Address Table Locations. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga23482ef69441db2daedb9c39940432e9a59f8bb3e23276b6b43504166558f80d9"></a>HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_1&#160;</td><td class="fielddoc"><p>Address Table Location of Device1 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga23482ef69441db2daedb9c39940432e9ab09c0f41073965ca140b9a95aec1142c"></a>HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_2&#160;</td><td class="fielddoc"><p>Address Table Location of Device2 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga23482ef69441db2daedb9c39940432e9a21d9590451027bfd54376afc8cefb87e"></a>HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_3&#160;</td><td class="fielddoc"><p>Address Table Location of Device3 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga23482ef69441db2daedb9c39940432e9ae3f8716ba93983a9f50ece10a3b3d233"></a>HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_4&#160;</td><td class="fielddoc"><p>Address Table Location of Device4 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga23482ef69441db2daedb9c39940432e9a365058ffd23785c7005461e8ef3486e0"></a>HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_5&#160;</td><td class="fielddoc"><p>Address Table Location of Device5 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga23482ef69441db2daedb9c39940432e9a73996acfd1da1a527ad659c59ab17962"></a>HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_6&#160;</td><td class="fielddoc"><p>Address Table Location of Device6 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga23482ef69441db2daedb9c39940432e9a81ddd024aceda9821463d9cef6e1a6a4"></a>HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_7&#160;</td><td class="fielddoc"><p>Address Table Location of Device7 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga23482ef69441db2daedb9c39940432e9af5adff655cea249c5e81442d9ed6a697"></a>HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION_8&#160;</td><td class="fielddoc"><p>Address Table Location of Device8 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7b41ec1fd72562f7a3d125c00c77bf54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b41ec1fd72562f7a3d125c00c77bf54">&#9670;&nbsp;</a></span>HW_I3C_SLAVE_DEVICE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga7b41ec1fd72562f7a3d125c00c77bf54">HW_I3C_SLAVE_DEVICE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave device type. </p>
<dl class="section see"><dt>See also</dt><dd>hw_i3c_set_slave_device_address_table </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7b41ec1fd72562f7a3d125c00c77bf54a27af418c12cd8529ed784bae79216e34"></a>HW_I3C_SLAVE_DEVICE_I3C&#160;</td><td class="fielddoc"><p>I3C slave device <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7b41ec1fd72562f7a3d125c00c77bf54aa1e1d3a83f070502eddacfaf7c731d6c"></a>HW_I3C_SLAVE_DEVICE_LEGACY_I2C&#160;</td><td class="fielddoc"><p>Legacy I2C slave device </p>
</td></tr>
</table>

</div>
</div>
<a id="ga63fc6de859b45862d8522c8499320edc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63fc6de859b45862d8522c8499320edc">&#9670;&nbsp;</a></span>HW_I3C_TRANSACTION_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga63fc6de859b45862d8522c8499320edc">HW_I3C_TRANSACTION_ID</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I3C Transaction ID. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga63fc6de859b45862d8522c8499320edca4cca0845dc2ca8cbf034e1ea3bb4b6b5"></a>HW_I3C_TRANSACTION_ID_0&#160;</td><td class="fielddoc"><p>Transaction ID 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga63fc6de859b45862d8522c8499320edcad671bd031ca410290dfc8db834e70824"></a>HW_I3C_TRANSACTION_ID_1&#160;</td><td class="fielddoc"><p>Transaction ID 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga63fc6de859b45862d8522c8499320edca6cc796c0c3c74b08193e5363f0134035"></a>HW_I3C_TRANSACTION_ID_2&#160;</td><td class="fielddoc"><p>Transaction ID 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga63fc6de859b45862d8522c8499320edcaa96375025a4c7f70fbc896647e56ca48"></a>HW_I3C_TRANSACTION_ID_3&#160;</td><td class="fielddoc"><p>Transaction ID 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga63fc6de859b45862d8522c8499320edca58150cc4621d6379c423d43bd9701227"></a>HW_I3C_TRANSACTION_ID_4&#160;</td><td class="fielddoc"><p>Transaction ID 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga63fc6de859b45862d8522c8499320edca0b4a3a6d3a08c5eb8d2eaf5b29896791"></a>HW_I3C_TRANSACTION_ID_5&#160;</td><td class="fielddoc"><p>Transaction ID 5 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga63fc6de859b45862d8522c8499320edca80b575fdb9f020a43520ad84dc179997"></a>HW_I3C_TRANSACTION_ID_6&#160;</td><td class="fielddoc"><p>Transaction ID 6 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga63fc6de859b45862d8522c8499320edcac49f0fbada21d22b0004b2c3564d217c"></a>HW_I3C_TRANSACTION_ID_7&#160;</td><td class="fielddoc"><p>Transaction ID 7 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga63fc6de859b45862d8522c8499320edca3b45eec27f5bff1d225e8e6cd2d87ff9"></a>HW_I3C_TRANSACTION_ID_8&#160;</td><td class="fielddoc"><p>Transaction ID 8 </p>
</td></tr>
</table>

</div>
</div>
<a id="ga15aeb9d78d7e7e5cee3d423143f8afa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15aeb9d78d7e7e5cee3d423143f8afa1">&#9670;&nbsp;</a></span>HW_I3C_TRANSFER_TOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#ga15aeb9d78d7e7e5cee3d423143f8afa1">HW_I3C_TRANSFER_TOC</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I3C bus condition after transfer completion. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga15aeb9d78d7e7e5cee3d423143f8afa1ab705655713b5ce8a5c5fead24913b751"></a>HW_I3C_TRANSFER_TOC_RESTART&#160;</td><td class="fielddoc"><p>I3C controller issues RESTART condition after the transfer completion </p>
</td></tr>
<tr><td class="fieldname"><a id="gga15aeb9d78d7e7e5cee3d423143f8afa1a414c1a57b7b9f8a23b2ef4e437c54d4e"></a>HW_I3C_TRANSFER_TOC_STOP&#160;</td><td class="fielddoc"><p>I3C controller issues STOP condition after the transfer completion <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf8edc1c76fdcd6b49b8dbb1fac2869f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8edc1c76fdcd6b49b8dbb1fac2869f3">&#9670;&nbsp;</a></span>HW_I3C_TX_FIFO_EMPTY_TL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___i3_c.html#gaf8edc1c76fdcd6b49b8dbb1fac2869f3">HW_I3C_TX_FIFO_EMPTY_TL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define the I3C TX FIFO empty threshold level that triggers the TX_THLD_STAT interrupt. </p>
<dl class="section note"><dt>Note</dt><dd>Each entry can hold 4 bytes of data. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf8edc1c76fdcd6b49b8dbb1fac2869f3ad9e4791e3f486f83042d68a823eb8903"></a>HW_I3C_TX_FIFO_EMPTY_TL_1&#160;</td><td class="fielddoc"><p>I3C TX FIFO empty threshold level is 1 entry <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf8edc1c76fdcd6b49b8dbb1fac2869f3a8ca35b79fad970f508dc52a6da638f00"></a>HW_I3C_TX_FIFO_EMPTY_TL_4&#160;</td><td class="fielddoc"><p>I3C TX FIFO empty threshold level is 4 entries <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf8edc1c76fdcd6b49b8dbb1fac2869f3ae48a2b156f6bd10a0e3f889b9926c37a"></a>HW_I3C_TX_FIFO_EMPTY_TL_8&#160;</td><td class="fielddoc"><p>I3C TX FIFO empty threshold level is 8 entries <br  />
 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf8edc1c76fdcd6b49b8dbb1fac2869f3a56d125a77bed4a4b8e6b13620b5d99c1"></a>HW_I3C_TX_FIFO_EMPTY_TL_16&#160;</td><td class="fielddoc"><p>I3C TX FIFO empty threshold level is 16 entries </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf8edc1c76fdcd6b49b8dbb1fac2869f3a4f6680c07035622a238b3fcd29c921bf"></a>HW_I3C_TX_FIFO_EMPTY_TL_32&#160;</td><td class="fielddoc"><p>I3C TX FIFO empty threshold level is 32 entries </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga4fbe4dd4e178a61ba4282edd089ca694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fbe4dd4e178a61ba4282edd089ca694">&#9670;&nbsp;</a></span>hw_i3c_controler_is_idle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool hw_i3c_controler_is_idle </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check I3C controller idle state. </p>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>if Master is in idle state and all FIFOs/Queues are empty </td></tr>
    <tr><td class="paramname">false</td><td>otherwise</td></tr>
  </table>
  </dd>
</dl>
<p>"MASTER_IDLE" field reflects whether the Master Controller is in idle state or not. This bit is set when all the Queues(Command ,Response ,IBI) and Buffers(Transmit and Receive) are empty along with the Master State machine is in idle state. </p>

</div>
</div>
<a id="gad2f5e9ea650ef17debd4619f34d45d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2f5e9ea650ef17debd4619f34d45d03">&#9670;&nbsp;</a></span>hw_i3c_controller_abort_transfer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_controller_abort_transfer </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Request the controller to abort any ongoing I3C bus transfer. </p>
<p>In response to an abort request, the controller issues the STOP condition after the on-going data byte is transmitted or received. The controller then generates an interrupt, sets the INTR_STATUS[TRANSFER_ABORT_STAT] bit and enters the halt state.</p>
<p>The controller then waits for the application to issue the resume command by calling the <a class="el" href="group___h_w___i3_c.html#gae811b931cbaca8e4eabefb6077b7986d" title="Resume I3C controller from halt state.">hw_i3c_controller_resume()</a> to exit the halt state. The application is expected to flush/drain all the queues and the FIFOs before resuming the controller.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#ga6d40c2152eda60fa693e2d0fef16f523" title="Exercise Transmit Buffer reset.">hw_i3c_reset_tx_fifo</a>, <a class="el" href="group___h_w___i3_c.html#ga3a91cadfb686d874a949ca954db65e33" title="Exercise Receive Buffer reset.">hw_i3c_reset_rx_fifo</a> </dd></dl>

</div>
</div>
<a id="gae811b931cbaca8e4eabefb6077b7986d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae811b931cbaca8e4eabefb6077b7986d">&#9670;&nbsp;</a></span>hw_i3c_controller_resume()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_controller_resume </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resume I3C controller from halt state. </p>
<p>The I3C controller goes to the halt state due to any type of error in the transfer. </p>

</div>
</div>
<a id="ga0f617f57c491e7e40b9c08a138273045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f617f57c491e7e40b9c08a138273045">&#9670;&nbsp;</a></span>hw_i3c_deinit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_i3c_deinit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the I3C controller. </p>

</div>
</div>
<a id="gaef93226272ac2c037a78868d458edca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef93226272ac2c037a78868d458edca9">&#9670;&nbsp;</a></span>hw_i3c_deinit_clk_reg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_i3c_deinit_clk_reg </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>De-initialize peripheral divider register - disable I3C clock. </p>
<dl class="section note"><dt>Note</dt><dd>The function is called by hw_i3c_deinit. No need to call it when using the hw_i3c_deinit interface. </dd></dl>

</div>
</div>
<a id="ga0a09abf11eb16b65e59405091463eff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a09abf11eb16b65e59405091463eff3">&#9670;&nbsp;</a></span>hw_i3c_dequeue_ibi()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t hw_i3c_dequeue_ibi </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read I3C In Band Interrupt from IBI Queue. </p>
<dl class="section return"><dt>Returns</dt><dd>Received IBI </dd></dl>

</div>
</div>
<a id="ga232ef8b1c230b5ab693021ff1d46acc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga232ef8b1c230b5ab693021ff1d46acc6">&#9670;&nbsp;</a></span>hw_i3c_dequeue_response()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t hw_i3c_dequeue_response </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read I3C RESPONSE from I3C_RESPONSE_QUEUE_PORT_REG Register. </p>
<dl class="section return"><dt>Returns</dt><dd>Response</dd></dl>
<p>The response status for each Command is written into the Response Queue by the controller if response_on_completion is set or if transfer error occurs. The Response Queue can be read through this register. It is expected that this register is read whenever there is a response entry in RESPONSE QUEUE. </p>

</div>
</div>
<a id="ga1fe8416d49aff836d713484e699d1fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fe8416d49aff836d713484e699d1fc0">&#9670;&nbsp;</a></span>hw_i3c_disable_controller()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_disable_controller </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable I3C controller. </p>

</div>
</div>
<a id="gab1d6e481cab3ea232da240dd95edd9f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1d6e481cab3ea232da240dd95edd9f1">&#9670;&nbsp;</a></span>hw_i3c_enable_controller()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_enable_controller </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable I3C controller. </p>

</div>
</div>
<a id="ga9246b117243e4b5a726e1a4f1f468441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9246b117243e4b5a726e1a4f1f468441">&#9670;&nbsp;</a></span>hw_i3c_enqueue_command()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_enqueue_command </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>command</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write I3C COMMAND to I3C_COMMAND_QUEUE_PORT_REG Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">command</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga009a111aaf9631a90ae8a98a559103d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga009a111aaf9631a90ae8a98a559103d5">&#9670;&nbsp;</a></span>hw_i3c_get_cmd_queue_empty_entries()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint8_t hw_i3c_get_cmd_queue_empty_entries </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get number of I3C CMD Queue empty entries from I3C_QUEUE_STATUS_LEVEL_REG Register. </p>
<dl class="section return"><dt>Returns</dt><dd>Number of empty entries in CMD Queue. </dd></dl>

</div>
</div>
<a id="ga58186821f1aab1a1fba3cb3c1dcdb711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58186821f1aab1a1fba3cb3c1dcdb711">&#9670;&nbsp;</a></span>hw_i3c_get_resp_queue_level()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint8_t hw_i3c_get_resp_queue_level </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get number of I3C RESP Queue valid response entries from I3C_QUEUE_STATUS_LEVEL_REG Register. </p>
<dl class="section return"><dt>Returns</dt><dd>Number of valid data entries in the Response Queue. </dd></dl>

</div>
</div>
<a id="ga17e567c7f452bc431c433b865bd5a9da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17e567c7f452bc431c433b865bd5a9da">&#9670;&nbsp;</a></span>hw_i3c_get_rx_buffer_level()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint8_t hw_i3c_get_rx_buffer_level </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get number of I3C RX Buffer valid entries from I3C_DATA_BUFFER_STAT_LEVEL_REG Register. </p>
<dl class="section return"><dt>Returns</dt><dd>Number of valid entries in RX Buffer.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Each entry can hold 4 bytes of data. </dd></dl>

</div>
</div>
<a id="gac2a13c7a2a6f4fa10d8d5484cac88d89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2a13c7a2a6f4fa10d8d5484cac88d89">&#9670;&nbsp;</a></span>hw_i3c_get_rx_buffer_threshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___h_w___i3_c.html#gaab74e97c538e1be0b11017f00e8c0902">HW_I3C_RX_FIFO_USED_TL</a> hw_i3c_get_rx_buffer_threshold </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get threshold level of the Receive FIFO that triggers a RX_THLD_STAT interrupt. </p>
<dl class="section return"><dt>Returns</dt><dd>Threshold level of the Receive FIFO. </dd></dl>

</div>
</div>
<a id="ga0408188cb74fa71ae86e2250c949e7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0408188cb74fa71ae86e2250c949e7bc">&#9670;&nbsp;</a></span>hw_i3c_get_tx_buffer_empty_locations()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint8_t hw_i3c_get_tx_buffer_empty_locations </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get number of I3C TX Buffer empty locations from I3C_DATA_BUFFER_STAT_LEVEL_REG Register. </p>
<dl class="section return"><dt>Returns</dt><dd>Number of empty locations in TX Buffer.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Each location can hold 4 bytes of data. </dd></dl>

</div>
</div>
<a id="gabcb1381295320c2cd6c683aee7a04237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcb1381295320c2cd6c683aee7a04237">&#9670;&nbsp;</a></span>hw_i3c_get_tx_empty_buffer_threshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___h_w___i3_c.html#gaf8edc1c76fdcd6b49b8dbb1fac2869f3">HW_I3C_TX_FIFO_EMPTY_TL</a> hw_i3c_get_tx_empty_buffer_threshold </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get threshold level of the Transmit FIFO that triggers a TX_THLD_STAT interrupt. </p>
<dl class="section return"><dt>Returns</dt><dd>Threshold level of of the Transmit FIFO. </dd></dl>

</div>
</div>
<a id="gafdedb847532bc8e35ed95d31c44d5f10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdedb847532bc8e35ed95d31c44d5f10">&#9670;&nbsp;</a></span>hw_i3c_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___i3_c.html#ga07be2f27fd1e65e37d6786242a0bc369">HW_I3C_ERROR</a> hw_i3c_init </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structi3c__config.html">i3c_config</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize the I3C controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>pointer to I3C configuration struct</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_I3C_ERROR_NONE if no error occurred, else error code. </dd></dl>

</div>
</div>
<a id="ga3edfe723046b7a77bc3c2db2fb9caf6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3edfe723046b7a77bc3c2db2fb9caf6f">&#9670;&nbsp;</a></span>hw_i3c_init_clk_reg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_i3c_init_clk_reg </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>select_divn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize peripheral divider register - select clock source and enable I3C clock. </p>
<dl class="section note"><dt>Note</dt><dd>This function is called by hw_i3c_init. No need to call it when using the hw_i3c_init interface.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">select_divn</td><td>True = Select DIVN clock source False = Select DIV1 clock source </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga525520edc7edb36819f89e43bb4dccbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga525520edc7edb36819f89e43bb4dccbe">&#9670;&nbsp;</a></span>hw_i3c_is_clk_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_i3c_is_clk_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the status of the I3C interface clock source. </p>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">false</td><td>if I3C interface clock source is disabled, </td></tr>
    <tr><td class="paramname">true</td><td>otherwise </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga16af86503d209328814de3e300a83b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16af86503d209328814de3e300a83b7b">&#9670;&nbsp;</a></span>hw_i3c_is_controller_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool hw_i3c_is_controller_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get I3C Controller enable status. </p>
<dl class="section return"><dt>Returns</dt><dd>false: Disabled, true: Enabled </dd></dl>

</div>
</div>
<a id="gad851fe0c7fbf2f67ed1afbd920c37f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad851fe0c7fbf2f67ed1afbd920c37f9e">&#9670;&nbsp;</a></span>hw_i3c_is_occupied()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool hw_i3c_is_occupied </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get I3C transaction status. </p>
<dl class="section return"><dt>Returns</dt><dd>status of ongoing non-blocking transaction </dd></dl>

</div>
</div>
<a id="ga5a7fded44594a9e3de0d368e096c789a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a7fded44594a9e3de0d368e096c789a">&#9670;&nbsp;</a></span>hw_i3c_private_read_buf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___i3_c.html#ga07be2f27fd1e65e37d6786242a0bc369">HW_I3C_ERROR</a> hw_i3c_private_read_buf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structi3c__private__transfer__config.html">i3c_private_transfer_config</a> *&#160;</td>
          <td class="paramname"><em>i3c_transfer_cfg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>in_buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>len</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#ga5f381f9728a1ea8883972ed74a244fb9">hw_i3c_xfer_callback</a>&#160;</td>
          <td class="paramname"><em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>user_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read array of bytes through I3C. </p>
<p>Initiates I3C read transfer. If no callback is provided this function waits for the transfer to finish. If a callback is provided, the function sets up the transfer in interrupt mode and ends immediately. If i3c_transfer_cfg-&gt;response_on_completion is false, this function ends immediately without waiting for response. In callback mode data pointed by in_buf should not be touched till callback is called.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in,out]</td><td class="paramname">i3c_transfer_cfg</td><td>I3C private transfer configuration and response when response on completion is required in blocking mode </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">in_buf</td><td>buffer for incoming data </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>size of in_buf in bytes </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cb</td><td>callback to call after transfer is finished, if no callback is provided the transfer will be initiated in blocking mode </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">user_data</td><td>parameter for callback</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_I3C_ERROR_NONE if no error occurred, else error code</dd></dl>
<p>In blocking mode the response status of a transfer can be retrieved at the end of the transmission using i3c_transfer_cfg-&gt;cmd_response parameter. In callback mode the response status is returned by callback function. The following macro definitions could be used to parse response in order to check error status, transaction ID and remaining data length if the transfer terminated early.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#ga0e5aa0fc2ae66bb5e8e4628788e6fda2" title="Get data length from response.">HW_I3C_RESPONSE_PORT_DATA_LEN</a>, <a class="el" href="group___h_w___i3_c.html#gac7b37eaa0b8fa96f2eadb900e0da6a17" title="Get error status from response.">HW_I3C_RESPONSE_PORT_ERR_STATUS</a>, <a class="el" href="group___h_w___i3_c.html#ga770c56d1840a08e1f47e5e26f89e608b" title="Get transaction ID from response.">HW_I3C_RESPONSE_PORT_TID</a></dd></dl>
<p>The address type which is used for private transfers I2C(static)/I3C(dynamic) is controlled directly from I3C controller based on the type of device (I3C or Legacy I2C slave device) placed in I3C_DEV_ADDR_TABLE_LOCX_REG.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#ga149543a5e7a5deae8f7459fdacaa3555" title="Set slave device address and type.">hw_i3c_set_slave_device_address</a></dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>In DMA mode the supplied buffer address and the transfer length must be 32bit-aligned. </dd></dl>

</div>
</div>
<a id="ga9e449d647ce35b198d3bfdc36d0ab666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e449d647ce35b198d3bfdc36d0ab666">&#9670;&nbsp;</a></span>hw_i3c_private_write_buf()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___i3_c.html#ga07be2f27fd1e65e37d6786242a0bc369">HW_I3C_ERROR</a> hw_i3c_private_write_buf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structi3c__private__transfer__config.html">i3c_private_transfer_config</a> *&#160;</td>
          <td class="paramname"><em>i3c_transfer_cfg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint8_t *&#160;</td>
          <td class="paramname"><em>out_buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>len</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#ga5f381f9728a1ea8883972ed74a244fb9">hw_i3c_xfer_callback</a>&#160;</td>
          <td class="paramname"><em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>user_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write array of bytes to I3C. </p>
<p>Initiates I3C transmission, no data is received (Write only mode) If no callback is provided this function waits for the transfer to finish. If a callback is provided, the function sets up the transfer in interrupt mode and ends immediately. If i3c_transfer_cfg-&gt;response_on_completion is false, this function ends immediately without waiting for response. In callback mode data pointed by out_buf should not be touched till callback is called.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in,out]</td><td class="paramname">i3c_transfer_cfg</td><td>I3C transfer configuration and response when response on completion is required in blocking mode </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">out_buf</td><td>data to send </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>data length in bytes </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cb</td><td>callback to call after transfer is finished, if no callback is provided the transfer will be initiated in blocking mode </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">user_data</td><td>parameter for callback</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_I3C_ERROR_NONE if no error occurred, else error code</dd></dl>
<p>In blocking mode the response status of a transfer can be retrieved at the end of the transmission using i3c_transfer_cfg-&gt;cmd_response parameter. In callback mode the response status is returned by callback function. The following macro definitions could be used to parse response in order to check error status, transaction ID and remaining data length if the transfer terminated early.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#ga0e5aa0fc2ae66bb5e8e4628788e6fda2" title="Get data length from response.">HW_I3C_RESPONSE_PORT_DATA_LEN</a>, <a class="el" href="group___h_w___i3_c.html#gac7b37eaa0b8fa96f2eadb900e0da6a17" title="Get error status from response.">HW_I3C_RESPONSE_PORT_ERR_STATUS</a>, <a class="el" href="group___h_w___i3_c.html#ga770c56d1840a08e1f47e5e26f89e608b" title="Get transaction ID from response.">HW_I3C_RESPONSE_PORT_TID</a></dd></dl>
<p>The address type which is used for private transfers I2C(static)/I3C(dynamic) is controlled directly from I3C controller based on the type of device (I3C or Legacy I2C slave device) placed in I3C_DEV_ADDR_TABLE_LOCX_REG.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#ga149543a5e7a5deae8f7459fdacaa3555" title="Set slave device address and type.">hw_i3c_set_slave_device_address</a></dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>In DMA mode the supplied buffer address must be 32bit-aligned. </dd></dl>

</div>
</div>
<a id="ga04e12c4cb61cbed83c25f799cb5d7d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04e12c4cb61cbed83c25f799cb5d7d2a">&#9670;&nbsp;</a></span>hw_i3c_read_rx_port()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t hw_i3c_read_rx_port </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read data from the RX FIFO using I3C_RX_TX_DATA_PORT_REG Register. </p>
<dl class="section return"><dt>Returns</dt><dd>Received Data</dd></dl>
<p>The Receive data is always packed in 4-byte aligned data words and stored in the RX-Data Buffer. The number of received bytes is controlled from the pushed transfer argument in command queue. If the command length is not aligned to the 4-bytes, then the additional data bytes in the last word have to be ignored. </p>

</div>
</div>
<a id="ga57fe13e373ed5b2dc616e308f2215e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57fe13e373ed5b2dc616e308f2215e92">&#9670;&nbsp;</a></span>hw_i3c_register_interrupt_callback()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_i3c_register_interrupt_callback </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#ga32fa775a6be2f74d68ca822bb419f7c0">hw_i3c_interrupt_callback</a>&#160;</td>
          <td class="paramname"><em>cb</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register interrupt handler. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cb</td><td>callback function</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function does not need to be called unless you are reimplementing the nonblocking API's interrupt handler routines to add special functionality. </dd></dl>

</div>
</div>
<a id="ga3a2a00d8a158526ac516eafe828071a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a2a00d8a158526ac516eafe828071a5">&#9670;&nbsp;</a></span>hw_i3c_reset_cmd_queue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_reset_cmd_queue </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exercise Command Queue reset. </p>

</div>
</div>
<a id="ga1ee8c52897c4be7a793efa638313c9e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ee8c52897c4be7a793efa638313c9e2">&#9670;&nbsp;</a></span>hw_i3c_reset_ibi_queue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_reset_ibi_queue </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exercise IBI Queue reset. </p>

</div>
</div>
<a id="gaae94cb2a26d53ccd4ee72b4ad9bf545e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae94cb2a26d53ccd4ee72b4ad9bf545e">&#9670;&nbsp;</a></span>hw_i3c_reset_resp_queue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_reset_resp_queue </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exercise Response Queue reset. </p>

</div>
</div>
<a id="ga3a91cadfb686d874a949ca954db65e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a91cadfb686d874a949ca954db65e33">&#9670;&nbsp;</a></span>hw_i3c_reset_rx_fifo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_reset_rx_fifo </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exercise Receive Buffer reset. </p>

</div>
</div>
<a id="ga6d40c2152eda60fa693e2d0fef16f523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d40c2152eda60fa693e2d0fef16f523">&#9670;&nbsp;</a></span>hw_i3c_reset_tx_fifo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_reset_tx_fifo </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exercise Transmit Buffer reset. </p>

</div>
</div>
<a id="ga57069e1d4860fd54c5be08e0e72005cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57069e1d4860fd54c5be08e0e72005cd">&#9670;&nbsp;</a></span>hw_i3c_reset_xfer_cb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_i3c_reset_xfer_cb </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset transfer callback. </p>
<p>This function sets transfer callback to NULL. </p>

</div>
</div>
<a id="gadc219e0736f7c563adc30c4c230dd058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc219e0736f7c563adc30c4c230dd058">&#9670;&nbsp;</a></span>hw_i3c_set_ccc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___h_w___i3_c.html#ga07be2f27fd1e65e37d6786242a0bc369">HW_I3C_ERROR</a> hw_i3c_set_ccc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structi3c__ccc__transfer__config.html">i3c_ccc_transfer_config</a> *&#160;</td>
          <td class="paramname"><em>i3c_ccc_cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set CCC to I3C slave. </p>
<p>Initiates I3C CCC transfer</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in,out]</td><td class="paramname">i3c_ccc_cfg</td><td>I3C CCC transfer configuration and response when response on completion is required</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>HW_I3C_ERROR_NONE if no error occurred, else error code</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This function does not check for errors during transmission when response_on_completion field of i3c_ccc_cfg is false. It is the caller's responsibility to handle any errors during transmission and to resume the controller from HALT state.The response status of a transfer can be retrieved at the end of the transmission using i3c_transfer_cfg-&gt;cmd_response parameter. The following macro definitions could be used to parse response in order to check error status, transaction ID and remaining data length if the transfer terminated early.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#ga0e5aa0fc2ae66bb5e8e4628788e6fda2" title="Get data length from response.">HW_I3C_RESPONSE_PORT_DATA_LEN</a>, <a class="el" href="group___h_w___i3_c.html#gac7b37eaa0b8fa96f2eadb900e0da6a17" title="Get error status from response.">HW_I3C_RESPONSE_PORT_ERR_STATUS</a>, <a class="el" href="group___h_w___i3_c.html#ga770c56d1840a08e1f47e5e26f89e608b" title="Get transaction ID from response.">HW_I3C_RESPONSE_PORT_TID</a> </dd></dl>

</div>
</div>
<a id="gaa61e8a0e185980151d4aafc55c7e9fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa61e8a0e185980151d4aafc55c7e9fe6">&#9670;&nbsp;</a></span>hw_i3c_set_cmd_empty_queue_threshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_set_cmd_empty_queue_threshold </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#ga70a192910f859cceaef0a0e23d58ee7a">HW_I3C_CMD_EMPTY_QUEUE_TL</a>&#160;</td>
          <td class="paramname"><em>level</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set threshold level of empty entries in the Command Queue that triggers a CMD_QUEUE_READY_STAT interrupt. </p>
<p>An interrupt will be generated once the number of empty entries in the Command Queue is greater than or equal to <code>level</code>.</p>
<p>A value of 0 sets the threshold to indicate that the queue is completely empty.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">level</td><td>threshold level </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga986d6d28c8bda472b503b1a19f5578a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986d6d28c8bda472b503b1a19f5578a2">&#9670;&nbsp;</a></span>hw_i3c_set_hot_join_accept()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_set_hot_join_accept </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>i3c_hot_join_ctrl</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set Hot-Join Ack/Nack Control in I3C Device Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">i3c_hot_join_ctrl</td><td>true: Ack Hot-Join requests false: Nack and auto-disable Hot-Join request </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5fecfdaaa5442983bd81298466173397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fecfdaaa5442983bd81298466173397">&#9670;&nbsp;</a></span>hw_i3c_set_ibi_status_queue_threshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_set_ibi_status_queue_threshold </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#ga8ee1a78827ef622b85d82cdbbeaec3d9">HW_I3C_IBI_STATUS_QUEUE_TL</a>&#160;</td>
          <td class="paramname"><em>level</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set threshold level in the IBI Status Queue that triggers an IBI_THLD_STS interrupt. </p>
<p>An interrupt will be generated once the number of entries in the IBI Queue is greater than or equal to <code>level</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">level</td><td>threshold level </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5aff72625d32eb9741947dfb09527c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5aff72625d32eb9741947dfb09527c8e">&#9670;&nbsp;</a></span>hw_i3c_set_include_bcast_addr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_set_include_bcast_addr </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>iba</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Include I3C Broadcast Address (0x7E) for private transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">iba</td><td>true: Include I3C Broadcast Address false: Do not include I3C Broadcast Address</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the I3C Broadcast Address is not included for private transfers, In-band Interrupts (IBI) driven from Slaves might not win arbitration, potentially delaying acceptance of the IBIs. </dd></dl>

</div>
</div>
<a id="gad3e13e7088400ceb6107d2a692b07e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3e13e7088400ceb6107d2a692b07e64">&#9670;&nbsp;</a></span>hw_i3c_set_ntf_on_hot_join_rejection_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_set_ntf_on_hot_join_rejection_enable </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ntf_on_rejection</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Notify Rejected Hot-Join Control. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ntf_on_rejection</td><td>true: Notify Hot-Join rejected enable. Writes IBI Status to the IBI FIFO (hence notifying the application) when a Hot Join request is NACKed and auto-disabled based on the HOT_JOIN_CTRL field of I3C_DEVICE_CTRL_REG register.</td></tr>
  </table>
  </dd>
</dl>
<p>false: Notify Hot-Join rejected disable. Suppress passing the IBI Status to the IBI FIFO (hence not notifying the application) when a Hot Join request is NACKed and auto-disabled based on the HOT_JOIN_CTRL field of I3C_DEVICE_CTRL_REG register.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#ga986d6d28c8bda472b503b1a19f5578a2" title="Set Hot-Join Ack/Nack Control in I3C Device Control Register.">hw_i3c_set_hot_join_accept</a> </dd></dl>

</div>
</div>
<a id="ga6690dc64963636011a1ceb29890685b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6690dc64963636011a1ceb29890685b6">&#9670;&nbsp;</a></span>hw_i3c_set_ntf_on_slave_interrupt_request_rejection_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_set_ntf_on_slave_interrupt_request_rejection_enable </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ntf_on_rejection</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Notify Rejected Slave Interrupt Request(SIR) Control. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ntf_on_rejection</td><td>true: Notify SIR rejected enable. Writes IBI Status to the IBI FIFO (hence notifying the application) when a slave interrupt request is NACKed and auto-disabled based on the SIR_REJECT field of I3C_DEV_ADDR_TABLEX_LOC1_REG register.</td></tr>
  </table>
  </dd>
</dl>
<p>false: Notify SIR rejected disable. Suppress passing the IBI Status to the IBI FIFO (hence not notifying the application) when a slave interrupt request is NACKed and auto-disabled based on the the SIR_REJECT field of I3C_DEV_ADDR_TABLEX_LOC1_REG register.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___h_w___i3_c.html#ga625c49c79e4affd721267450844758aa" title="Set rejection on Slave Interrupt Request(SIR)">hw_i3c_set_slave_interrupt_request_rejection_enable</a> </dd></dl>

</div>
</div>
<a id="ga9db9fe474073605016634112f02eafb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9db9fe474073605016634112f02eafb3">&#9670;&nbsp;</a></span>hw_i3c_set_resp_queue_threshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_set_resp_queue_threshold </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#ga0fad2aa5275ce66fde85bc5ce24d4224">HW_I3C_RESP_QUEUE_TL</a>&#160;</td>
          <td class="paramname"><em>level</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set threshold level in the Response Queue that triggers a RESP_READY_STAT interrupt. </p>
<p>An interrupt will be generated once the number of entries in the Response Queue is greater than or equal to <code>level</code>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">level</td><td>threshold level </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6d03e12b339f16b688482f76953e680b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d03e12b339f16b688482f76953e680b">&#9670;&nbsp;</a></span>hw_i3c_set_rx_buffer_threshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_set_rx_buffer_threshold </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#gaab74e97c538e1be0b11017f00e8c0902">HW_I3C_RX_FIFO_USED_TL</a>&#160;</td>
          <td class="paramname"><em>level</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get threshold level of the Receive FIFO that triggers a RX_THLD_STAT interrupt. </p>
<p>An RX_THLD_STAT interrupt will be generated once the number of entries in the Receive Buffer is greater than or equal to <code>level</code>.</p>
<dl class="section note"><dt>Note</dt><dd>If the programmed value is greater than the buffer depth, then threshold will be set to 32. </dd>
<dd>
Each entry can hold 4 bytes of data.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">level</td><td>threshold level </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga70a6f237c949dcb621cb4d0b503d80af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70a6f237c949dcb621cb4d0b503d80af">&#9670;&nbsp;</a></span>hw_i3c_set_rx_start_threshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_set_rx_start_threshold </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#ga35ded808dde19057f7fd175996ce3df7">HW_I3C_FIFO_START_TL</a>&#160;</td>
          <td class="paramname"><em>level</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set threshold level in the Receive Buffer that initiates a read transfer. </p>
<p>When the controller is set up to initiate a read transfer, it waits until either one of the conditions below is met before initiating a read transfer on the I3C Interface:</p>
<ul>
<li>"Data length" (as specified in the command) number of entries are empty in the Receive FIFO</li>
<li>"Threshold" number of entries (or more) are empty in the Receive FIFO</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Each entry can hold 4 bytes of data.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">level</td><td>threshold level </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga149543a5e7a5deae8f7459fdacaa3555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga149543a5e7a5deae8f7459fdacaa3555">&#9670;&nbsp;</a></span>hw_i3c_set_slave_device_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_i3c_set_slave_device_address </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>static_address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>dynamic_address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#ga7b41ec1fd72562f7a3d125c00c77bf54">HW_I3C_SLAVE_DEVICE</a>&#160;</td>
          <td class="paramname"><em>slave_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#ga23482ef69441db2daedb9c39940432e9">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION</a>&#160;</td>
          <td class="paramname"><em>slave_dev_loc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set slave device address and type. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">static_address</td><td>7-bit slave static address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dynamic_address</td><td>7-bit slave dynamic address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">slave_type</td><td>I3C or Legacy I2C slave device </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">slave_dev_loc</td><td>slave device location in address table</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>The dynamic address must be other than the reserved addresses mentioned in Table-8 "I3C Slave Address Restrictions" of the MIPI I3C Specification. </dd></dl>

</div>
</div>
<a id="ga625c49c79e4affd721267450844758aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga625c49c79e4affd721267450844758aa">&#9670;&nbsp;</a></span>hw_i3c_set_slave_interrupt_request_rejection_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hw_i3c_set_slave_interrupt_request_rejection_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#ga23482ef69441db2daedb9c39940432e9">HW_I3C_SLAVE_ADDRESS_TABLE_LOCATION</a>&#160;</td>
          <td class="paramname"><em>slave_dev_loc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>i3c_sir_rejection_ctrl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set rejection on Slave Interrupt Request(SIR) </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">slave_dev_loc</td><td>slave device location in address table </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">i3c_sir_rejection_ctrl</td><td>true: NACK and send directed auto disable CCC false: ACK the SIR Request </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4de82def7c085bdde29c47fb725dbbbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4de82def7c085bdde29c47fb725dbbbf">&#9670;&nbsp;</a></span>hw_i3c_set_tx_empty_buffer_threshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_set_tx_empty_buffer_threshold </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#gaf8edc1c76fdcd6b49b8dbb1fac2869f3">HW_I3C_TX_FIFO_EMPTY_TL</a>&#160;</td>
          <td class="paramname"><em>level</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set threshold level in the Transmit FIFO that triggers a TX_THLD_STAT interrupt. </p>
<p>An TX_THLD_STAT interrupt will be generated once the number of empty entries in the Transmit Buffer is greater than or equal to <code>level</code>.</p>
<dl class="section note"><dt>Note</dt><dd>If the programmed value is greater than the buffer depth, then threshold will be set to 32. </dd>
<dd>
Each entry can hold 4 bytes of data.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">level</td><td>threshold level </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga36e1b2fe41d9c52948c4c592595b7b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36e1b2fe41d9c52948c4c592595b7b66">&#9670;&nbsp;</a></span>hw_i3c_set_tx_start_threshold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_set_tx_start_threshold </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___i3_c.html#ga35ded808dde19057f7fd175996ce3df7">HW_I3C_FIFO_START_TL</a>&#160;</td>
          <td class="paramname"><em>level</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set threshold level in the Transmit Buffer that initiates a write transfer. </p>
<p>When the controller is set up to initiate a write transfer, it waits until either one of the conditions below is met before initiating a write transfer on the I3C Interface:</p>
<ul>
<li>"Data length" (as specified in the command) number of entries are filled in the Transmit FIFO</li>
<li>"Threshold" number of entries (or more) are available in the Transmit FIFO</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Each entry can hold 4 bytes of data.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">level</td><td>threshold level </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf818ef24b9af761eedb60533fad3a30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf818ef24b9af761eedb60533fad3a30c">&#9670;&nbsp;</a></span>hw_i3c_software_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_software_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Exercise software reset. </p>
<dl class="section note"><dt>Note</dt><dd>This function resets FIFOs/Queues and all I3C registers except: I3C_DEV_ADDR_TABLE_LOCx_REG and I3C_DEV_CHAR_TABLEy_LOCx_REG registers. </dd></dl>

</div>
</div>
<a id="gaf0ea94393c63d0355e7fcf26e0ad78a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0ea94393c63d0355e7fcf26e0ad78a5">&#9670;&nbsp;</a></span>hw_i3c_write_tx_port()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void hw_i3c_write_tx_port </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tx_data</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write data to TX FIFO using I3C_RX_TX_DATA_PORT_REG Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">tx_data</td><td>Transmitted data</td></tr>
  </table>
  </dd>
</dl>
<p>The transmit data should always be packed as 4-byte aligned data words and written to the Transmit Data Port register. The number of transmitted bytes is controlled from the pushed transfer argument in command queue. If the transfer length is not aligned to 4-bytes, then the additional bytes are ignored from the controller. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:41 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
