$date
2021-04-07T18:31+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module Queue_exe $end
 $var wire 1 " queue2 $end
 $var wire 1 ' io_in_ready $end
 $var wire 1 / io_out_ready $end
 $var wire 1 7 queue1 $end
 $var wire 8 M io_out_bits $end
 $var wire 1 U clock $end
 $var wire 1 Y io_in_valid $end
 $var wire 1 ` io_out_valid $end
 $var wire 8 t io_in_bits $end
 $var wire 1 u reset $end
  $scope module queue1 $end
   $var wire 3 # _GEN_6 $end
   $var wire 1 % wrap $end
   $var wire 3 ) _GEN_0 $end
   $var wire 1 * _GEN_9 $end
   $var wire 4 1 _value_T $end
   $var wire 1 2 io_deq_ready $end
   $var wire 1 5 _T $end
   $var wire 8 8 io_deq_bits $end
   $var wire 8 9 io_enq_bits $end
   $var wire 1 : empty $end
   $var wire 1 ; io_enq_valid $end
   $var wire 1 A _empty_T $end
   $var wire 4 D _value_T_2 $end
   $var wire 1 G do_enq $end
   $var wire 3 L _GEN_8 $end
   $var wire 1 S maybe_full $end
   $var wire 1 W io_enq_ready $end
   $var wire 3 X value $end
   $var wire 1 [ clock $end
   $var wire 1 ^ io_deq_valid $end
   $var wire 3 b value_1 $end
   $var wire 3 c _value_T_1 $end
   $var wire 1 l wrap_1 $end
   $var wire 3 o _GEN_7 $end
   $var wire 1 p ptr_match $end
   $var wire 1 y reset $end
   $var wire 1 | full $end
   $var wire 3 "" _value_T_3 $end
   $var wire 1 "# do_deq $end
   $var wire 8 "$ ram $end
    $scope module ram $end
     $var wire 8 e MPORT $end
      $scope module MPORT $end
       $var wire 8 ! pipeline_data_0 $end
       $var wire 1 H mask $end
       $var wire 1 K pipeline_valid_0 $end
       $var wire 3 \ addr $end
       $var wire 3 g pipeline_addr_0 $end
       $var wire 1 i en $end
       $var wire 1 m clk $end
       $var wire 1 v valid $end
       $var wire 8 { data $end
      $upscope $end
      $scope module io_deq_bits_MPORT $end
       $var wire 8 ( data $end
       $var wire 1 B en $end
       $var wire 1 a clk $end
       $var wire 3 h addr $end
      $upscope $end
    $upscope $end
  $upscope $end
  $scope module queue2 $end
   $var wire 1 & empty $end
   $var wire 1 , io_enq_valid $end
   $var wire 1 - _empty_T $end
   $var wire 4 . _value_T $end
   $var wire 1 0 full $end
   $var wire 8 3 io_enq_bits $end
   $var wire 1 4 maybe_full $end
   $var wire 1 6 do_enq $end
   $var wire 3 < _value_T_1 $end
   $var wire 1 = clock $end
   $var wire 8 > ram $end
   $var wire 3 ? _GEN_8 $end
   $var wire 1 @ wrap $end
   $var wire 1 E io_enq_ready $end
   $var wire 3 I value_1 $end
   $var wire 3 J value $end
   $var wire 3 N _GEN_7 $end
   $var wire 1 O io_deq_valid $end
   $var wire 3 R _value_T_3 $end
   $var wire 1 V wrap_1 $end
   $var wire 1 d _T $end
   $var wire 1 f reset $end
   $var wire 1 k do_deq $end
   $var wire 3 n _GEN_6 $end
   $var wire 3 q _GEN_0 $end
   $var wire 4 s _value_T_2 $end
   $var wire 1 x _GEN_9 $end
   $var wire 1 z ptr_match $end
   $var wire 8 } io_deq_bits $end
   $var wire 1 ~ io_deq_ready $end
    $scope module ram $end
     $var wire 8 r MPORT $end
      $scope module MPORT $end
       $var wire 1 $ mask $end
       $var wire 3 C addr $end
       $var wire 1 P clk $end
       $var wire 1 Z en $end
       $var wire 3 ] pipeline_addr_0 $end
       $var wire 8 _ data $end
       $var wire 1 j pipeline_valid_0 $end
       $var wire 8 w pipeline_data_0 $end
       $var wire 1 "! valid $end
      $upscope $end
      $scope module io_deq_bits_MPORT $end
       $var wire 3 + addr $end
       $var wire 8 F data $end
       $var wire 1 Q clk $end
       $var wire 1 T en $end
      $upscope $end
    $upscope $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
1$
0;
0&
b00000000 M
0Z
0=
b000 I
0i
b00000000 {
07
0"
b000 C
b00000000 "$
0k
0V
0m
0P
b00000000 w
b000 q
b000 \
b000 ?
b00000000 (
1H
0|
b0000 .
05
0-
0~
0a
1B
b000 X
0/
0"#
b00000000 9
0x
b000 o
0[
b000 g
b000 R
b0000 s
0z
b00000000 3
0@
b000 L
0W
b000 c
0"!
b000 N
0%
0v
0Y
b000 ]
0'
b00000000 F
b000 +
0p
0S
b00000000 e
b000 J
06
0j
0U
b00000000 t
b00000000 _
0l
b000 ""
0d
0O
0:
02
b000 )
0f
0Q
04
b00000000 >
b000 #
b00000000 !
0`
0K
b00000000 r
b00000000 8
b0000 1
b000 n
0E
00
b000 <
0y
0G
b000 h
0*
1T
0^
b00000000 }
b000 b
0A
0,
0u
b0000 D
$end
#0
1f
1u
1-
b001 <
b001 R
b0001 .
1&
b0001 D
b001 o
1'
1E
1p
b001 q
b001 )
b001 c
b001 N
1y
b0001 1
b0001 s
1z
12
b001 ""
1W
1:
1A
#1
1Q
1U
1=
1a
1[
1m
1P
#6
0f
0u
0Q
1v
1Y
15
1i
0=
0a
0[
0U
0y
1G
b001 #
1*
b00001100 9
b00001100 {
0m
0P
1;
b00001100 t
#11
b00001100 3
1Q
05
1S
1K
16
1a
b001 L
b010 c
b0010 1
1"!
1d
1"#
1^
0A
1,
b00001100 _
b001 X
1Z
1x
1=
0p
1[
b00001100 (
b010 )
b001 \
b00001100 !
1U
b00001100 8
b010 #
0:
1m
1P
b001 n
#16
0Q
0U
0=
0a
0[
0m
0P
#21
1Q
b010 <
14
b001 g
b001 J
b00001100 }
b001 h
1a
b010 L
1j
b001 b
b00001100 M
b011 c
b00001100 F
b0011 1
0z
b010 ""
0-
1`
b010 X
b001 C
b0010 .
0&
b0010 D
b00001100 w
b010 o
1=
1[
b010 q
b011 )
b010 \
1U
b011 #
1O
1m
1P
b010 n
#26
0Q
0U
0=
0a
0[
0m
0P
#31
1Q
b011 <
b011 X
b010 C
b0011 .
b010 g
b010 J
b0011 D
b010 h
b011 o
1=
b011 L
1[
1a
b010 b
b011 q
b100 )
b011 \
b100 c
1U
b0100 1
b100 #
b011 ""
b001 ]
1m
1P
b011 n
#36
0Q
0U
0=
0a
0[
0m
0P
#41
1Q
b100 <
b011 g
b011 J
b011 h
1a
b100 L
b011 b
b101 c
b0101 1
b100 ""
b010 ]
1%
b100 X
b011 C
b0100 .
b0100 D
b100 o
1=
1[
b100 q
b000 )
b100 \
1U
b000 #
1m
1P
b100 n
#46
0Q
0U
0=
0a
0[
0m
0P
#51
1Q
b101 <
b100 g
b100 J
b100 h
1a
b000 L
b100 b
b001 c
b0001 1
b101 ""
b011 ]
0%
b000 X
b100 C
b0101 .
b0101 D
b000 o
1=
1[
b000 q
b001 )
b000 \
1U
1@
b001 #
1l
1m
1P
b000 n
#56
0Q
0v
0Y
15
0i
0=
0a
0[
0U
0G
b000 #
0*
b00000000 9
b00000000 {
0m
b00000000 t
0P
0;
#61
1Q
b001 <
b000 g
b000 J
05
b000 h
0S
0K
06
1a
b000 b
10
0"!
0d
1z
02
b001 ""
b100 ]
0"#
0^
1A
0,
b000 C
b0001 .
b0001 D
b001 o
0Z
0E
1=
1p
1[
b001 q
b00000000 !
1U
0@
0l
1:
1m
1P
#66
0U
