{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554041160108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554041160122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 22:05:59 2019 " "Processing started: Sun Mar 31 22:05:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554041160122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554041160122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off savemod_demo -c savemod_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off savemod_demo -c savemod_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554041160122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554041160884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554041160884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushshift_savemod/pushshift_savemod.v 1 1 " "Found 1 design units, including 1 entities, in source file pushshift_savemod/pushshift_savemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 pushshift_savemod " "Found entity 1: pushshift_savemod" {  } { { "pushshift_savemod/pushshift_savemod.v" "" { Text "F:/FILE/FPGA/HeiJin/Experiment14/pushshift_savemod/pushshift_savemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554041168912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554041168912 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "smg_encode_immdmod.v(32) " "Verilog HDL warning at smg_encode_immdmod.v(32): extended using \"x\" or \"z\"" {  } { { "smg_basemod/smg_encode_immdmod.v" "" { Text "F:/FILE/FPGA/HeiJin/Experiment14/smg_basemod/smg_encode_immdmod.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554041168924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_basemod/smg_encode_immdmod.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_basemod/smg_encode_immdmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_encode_immdmod " "Found entity 1: smg_encode_immdmod" {  } { { "smg_basemod/smg_encode_immdmod.v" "" { Text "F:/FILE/FPGA/HeiJin/Experiment14/smg_basemod/smg_encode_immdmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554041168924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554041168924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_basemod/smg_funcmod.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_basemod/smg_funcmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_funcmod " "Found entity 1: smg_funcmod" {  } { { "smg_basemod/smg_funcmod.v" "" { Text "F:/FILE/FPGA/HeiJin/Experiment14/smg_basemod/smg_funcmod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554041168926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554041168926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_basemod/smg_basemod.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_basemod/smg_basemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_basemod " "Found entity 1: smg_basemod" {  } { { "smg_basemod/smg_basemod.v" "" { Text "F:/FILE/FPGA/HeiJin/Experiment14/smg_basemod/smg_basemod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554041168927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554041168927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "savemod_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file savemod_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 savemod_demo " "Found entity 1: savemod_demo" {  } { { "savemod_demo.v" "" { Text "F:/FILE/FPGA/HeiJin/Experiment14/savemod_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554041168929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554041168929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "savemod_demo " "Elaborating entity \"savemod_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554041169035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pushshift_savemod pushshift_savemod:U1 " "Elaborating entity \"pushshift_savemod\" for hierarchy \"pushshift_savemod:U1\"" {  } { { "savemod_demo.v" "U1" { Text "F:/FILE/FPGA/HeiJin/Experiment14/savemod_demo.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554041169247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_basemod smg_basemod:U2 " "Elaborating entity \"smg_basemod\" for hierarchy \"smg_basemod:U2\"" {  } { { "savemod_demo.v" "U2" { Text "F:/FILE/FPGA/HeiJin/Experiment14/savemod_demo.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554041169258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_funcmod smg_basemod:U2\|smg_funcmod:U1 " "Elaborating entity \"smg_funcmod\" for hierarchy \"smg_basemod:U2\|smg_funcmod:U1\"" {  } { { "smg_basemod/smg_basemod.v" "U1" { Text "F:/FILE/FPGA/HeiJin/Experiment14/smg_basemod/smg_basemod.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554041169263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg_encode_immdmod smg_basemod:U2\|smg_encode_immdmod:U2 " "Elaborating entity \"smg_encode_immdmod\" for hierarchy \"smg_basemod:U2\|smg_encode_immdmod:U2\"" {  } { { "smg_basemod/smg_basemod.v" "U2" { Text "F:/FILE/FPGA/HeiJin/Experiment14/smg_basemod/smg_basemod.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554041169273 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "pushshift_savemod:U1\|RAM " "RAM logic \"pushshift_savemod:U1\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "pushshift_savemod/pushshift_savemod.v" "RAM" { Text "F:/FILE/FPGA/HeiJin/Experiment14/pushshift_savemod/pushshift_savemod.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1554041170137 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1554041170137 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "smg_basemod/smg_funcmod.v" "" { Text "F:/FILE/FPGA/HeiJin/Experiment14/smg_basemod/smg_funcmod.v" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1554041170508 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1554041170509 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIG\[7\] VCC " "Pin \"DIG\[7\]\" is stuck at VCC" {  } { { "savemod_demo.v" "" { Text "F:/FILE/FPGA/HeiJin/Experiment14/savemod_demo.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554041170537 "|savemod_demo|DIG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554041170537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554041170670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FILE/FPGA/HeiJin/Experiment14/output_files/savemod_demo.map.smsg " "Generated suppressed messages file F:/FILE/FPGA/HeiJin/Experiment14/output_files/savemod_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554041171367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554041171823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554041171823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554041173086 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554041173086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554041173086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554041173086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554041173097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 22:06:13 2019 " "Processing ended: Sun Mar 31 22:06:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554041173097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554041173097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554041173097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554041173097 ""}
