module fsm_module ( 
  input clk,
  input reset,
  input startCooking,
  output reg [3:0] state
);

  parameter IDLE = 4'b0001;
  parameter COOKING = 4'b0010;
  parameter DONE = 4'b0100;
  parameter DEADLOCK_STATE = 4'b1000;

  reg [3:0] current_state;
  reg [3:0] next_state;

  always @(posedge clk or posedge reset) begin
    if (reset) begin
      current_state <= IDLE;
    end else begin
      current_state <= next_state;
    end
  end

  always @(current_state) begin
    case (current_state)
      IDLE:
        begin
          state = IDLE;
          if (startCooking) begin
            next_state = COOKING;
          end
          else begin
            next_state = DEADLOCK_STATE;
          end
        end
      COOKING:
        begin
          state = COOKING;
          next_state = DONE;
        end
      DONE:
        begin
          state = DONE;
          next_state = IDLE;
        end
      DEADLOCK_STATE:
        begin
          state = DEADLOCK_STATE;
          next_state = DEADLOCK_STATE;
        end
      default:
        begin
          state = IDLE;
          next_state = IDLE;
        end
    endcase
  end
endmodule