# Generated 05/12/2024 GMT

# Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC.INI
#	This file defines the memory sizes and organization
#	of a PIC10/12/16 device
#
#	All values are in hexadecimal unless otherwise stated.
#
#	Fields used are:
#
#	ARCH=<processor_architecture>
#			PIC12, PIC14 or PIC16, corresponding to baseline,
#			midrange and high end respectively
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (words) in hex
#	BANKS=<num_banks>
#			Number of data memory banks used (for the
#			midrange, this will always be at least 2)
#	RAMBANK=<range_start>,<range_end>
#			This field may appear multiple times and
#			specifies a RAM bank memory range. e.g. A0,BF
#	COMMON=<range_start>,<range_end>
#			Specifies an area of RAM that is mirrored in all
#			banks, i.e. is accessible regardless of RPn settings.
#	ICD1RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD
#	ICD2RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD3RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	ICD1ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD
#	ICD2ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	ICD3ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	DATABANK=<bank>
#			Identifies which bank the EEDATA/PMDATA register is found.
#			Used for library selection.
#
#	FLASHTYPE=<string>
#			Indicates if and how this midrange processor is capable of reading
#			and how a device can write to its own program memory.
#			READ - Read only
#			READWRITE_1 - Writes one word at a time, erasure is automatic
#			READWRITE_A - Writes done in blocks of words, block erasure automatic
#			READWRITE_B - Writes done in blocks, erasure is separate step
#
#	FLASH_READ=<size>
#			The number of words read in a flash-read operation. Default is zero.
#
#	FLASH_WRITE=<size>
#			The number of words in flash writing block. Default is zero.
#
#	FLASH_ERASE=<size>
#			The number of words in a flash-erase block. Default is FLASH_WRITE size.
#
#	EEPROM=<range_start-range_end>
#			Identifies the range (bytes) of EEPROM available to this device
#
#	FLASHDATA=<range_start-range_end>
#			Defines the range of flash memory used to access EEPROM data
#
#	OSCCAL=<address>
#			The address where the OSCCAL sfr is located.
#
#	OSCCON=<address>
#			The address where the OSCCON sfr is located.
#
#	OSCHOW=<string>
#			How does the device calibrate its oscillator?
#			RETLW - The device's oscillator calibration constant is stored at the top
#			of program memory in a RETLW instruction, the compiler can assign this
#			to the OSCCAL sfr which is located at OSCCAL.
#			CALWORD - The device stores the oscillator constant in a calibration
#			word located in flash program memory.  The word is read from program
#			memory and assigned to OSCCAL.  The compiler does not perform this
#			operation.  It must be done by the user's program.
#
#	CONFIG=<range_start-range_end>
#			Define a new address range for the configuration register region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	IDLOC=<range_start-range_end>
#			Define a new address range for the user ID location region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 2 for baseline PICs, 8 for midrange PICs and 16 for
#			high-end PICs and enhanced mid-range PICs.
#
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#
#	BANKSIZE=<size>
#			Maximum number of bytes in a RAM bank.
#
#	PAGESIZE=<size>
#			Maximum number of words in a program memory page.
#
#	LINEARBASE=<addr>
#			Base address of the virtual linear data memory, exclusive to enhanced mid-range devices.
#
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#
#   EEADRBITS=<number of bits>
#           How many bits are available to address data EEPROM, if any.
#
#   BANKSELBITS=<number of bits>
#           Number of bits available for bank-selection.
#
#   EEPROMINT=<EEREG_INT|NVMREG_INT>
#   		Which register interface is used to access the device's EEPROM, if any.
#
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-field of the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#
#	CONFIGPROG=<num_regs>,<delta>,<alignment>
#	IDLOCPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[10F322]
ARCH=PIC14
BANKS=1
BANKSELBITS=0x2
BANKSIZE=0x80
CONFIG=2007-2007
CONFIGPROG=1,1,1
DATABANK=0
FLASHTYPE=READWRITE_A
FLASH_ERASE=10
FLASH_READ=1
FLASH_WRITE=10
IDLOC=2000-2003
IDLOCPROG=1,1,1
MAKE=MICROCHIP
OSCCON=10
PAGESIZE=0x800
PCBITS=0x9
PROCID=F322
RAMBANK=40-7F
ROMSIZE=200
SFR=INDF,0,8
SFR=TMR0,1,8
SFR=PCL,2,8
SFR=STATUS,3,8
SFR=FSR,4,8
SFR=PORTA,5,8
SFR=TRISA,6,8
SFR=LATA,7,8
SFR=ANSELA,8,8
SFR=WPUA,9,8
SFR=PCLATH,A,8
SFR=INTCON,B,8
SFR=PIR1,C,8
SFR=PIE1,D,8
SFR=OPTION_REG,E,8
SFR=PCON,F,8
SFR=OSCCON,10,8
SFR=TMR2,11,8
SFR=PR2,12,8
SFR=T2CON,13,8
SFR=PWM1DCL,14,8
SFR=PWM1DCH,15,8
SFR=PWM1CON,16,8
SFR=PWM1CON0,16,8
SFR=PWM2DCL,17,8
SFR=PWM2DCH,18,8
SFR=PWM2CON,19,8
SFR=PWM2CON0,19,8
SFR=IOCAP,1A,8
SFR=IOCAN,1B,8
SFR=IOCAF,1C,8
SFR=FVRCON,1D,8
SFR=ADRES,1E,8
SFR=ADCON,1F,8
SFR=PMADR,20,16
SFR=PMADRL,20,8
SFR=PMADRH,21,8
SFR=PMDAT,22,16
SFR=PMDATL,22,8
SFR=PMDATH,23,8
SFR=PMCON1,24,8
SFR=PMCON2,25,8
SFR=CLKRCON,26,8
SFR=NCO1ACC,27,24
SFR=NCO1ACCL,27,8
SFR=NCO1ACCH,28,8
SFR=NCO1ACCU,29,8
SFR=NCO1INC,2A,24
SFR=NCO1INCL,2A,8
SFR=NCO1INCH,2B,8
SFR=NCO1INCU,2C,8
SFR=NCO1CON,2D,8
SFR=NCO1CLK,2E,8
SFR=WDTCON,30,8
SFR=CLC1CON,31,8
SFR=CLC1SEL0,32,8
SFR=CLC1SEL1,33,8
SFR=CLC1POL,34,8
SFR=CLC1GLS0,35,8
SFR=CLC1GLS1,36,8
SFR=CLC1GLS2,37,8
SFR=CLC1GLS3,38,8
SFR=CWG1CON0,39,8
SFR=CWG1CON1,3A,8
SFR=CWG1CON2,3B,8
SFR=CWG1DBR,3C,8
SFR=CWG1DBF,3D,8
SFR=VREGCON,3E,8
SFR=BORCON,3F,8
SFRFLD=C,3,0,1
SFRFLD=DC,3,1,1
SFRFLD=Z,3,2,1
SFRFLD=nPD,3,3,1
SFRFLD=nTO,3,4,1
SFRFLD=RP0,3,5,1
SFRFLD=RP1,3,6,1
SFRFLD=IRP,3,7,1
SFRFLD=CARRY,3,0,1
SFRFLD=ZERO,3,2,1
SFRFLD=RA0,5,0,1
SFRFLD=RA1,5,1,1
SFRFLD=RA2,5,2,1
SFRFLD=RA3,5,3,1
SFRFLD=TRISA0,6,0,1
SFRFLD=TRISA1,6,1,1
SFRFLD=TRISA2,6,2,1
SFRFLD=LATA0,7,0,1
SFRFLD=LATA1,7,1,1
SFRFLD=LATA2,7,2,1
SFRFLD=ANSA0,8,0,1
SFRFLD=ANSA1,8,1,1
SFRFLD=ANSA2,8,2,1
SFRFLD=WPUA0,9,0,1
SFRFLD=WPUA1,9,1,1
SFRFLD=WPUA2,9,2,1
SFRFLD=WPUA3,9,3,1
SFRFLD=PCLH0,A,0,1
SFRFLD=IOCIF,B,0,1
SFRFLD=INTF,B,1,1
SFRFLD=TMR0IF,B,2,1
SFRFLD=IOCIE,B,3,1
SFRFLD=INTE,B,4,1
SFRFLD=TMR0IE,B,5,1
SFRFLD=PEIE,B,6,1
SFRFLD=GIE,B,7,1
SFRFLD=TMR2IF,C,1,1
SFRFLD=CLC1IF,C,3,1
SFRFLD=NCO1IF,C,4,1
SFRFLD=ADIF,C,6,1
SFRFLD=TMR2IE,D,1,1
SFRFLD=CLC1IE,D,3,1
SFRFLD=NCO1IE,D,4,1
SFRFLD=ADIE,D,6,1
SFRFLD=PS,E,0,3
SFRFLD=PSA,E,3,1
SFRFLD=T0SE,E,4,1
SFRFLD=T0CS,E,5,1
SFRFLD=INTEDG,E,6,1
SFRFLD=nWPUEN,E,7,1
SFRFLD=PS0,E,0,1
SFRFLD=PS1,E,1,1
SFRFLD=PS2,E,2,1
SFRFLD=nBOR,F,0,1
SFRFLD=nPOR,F,1,1
SFRFLD=HFIOFS,10,0,1
SFRFLD=LFIOFR,10,1,1
SFRFLD=HFIOFR,10,3,1
SFRFLD=IRCF,10,4,3
SFRFLD=IRCF0,10,4,1
SFRFLD=IRCF1,10,5,1
SFRFLD=IRCF2,10,6,1
SFRFLD=T2CKPS,13,0,2
SFRFLD=TMR2ON,13,2,1
SFRFLD=TOUTPS,13,3,4
SFRFLD=T2CKPS0,13,0,1
SFRFLD=T2CKPS1,13,1,1
SFRFLD=TOUTPS0,13,3,1
SFRFLD=TOUTPS1,13,4,1
SFRFLD=TOUTPS2,13,5,1
SFRFLD=TOUTPS3,13,6,1
SFRFLD=PWM1DCL,14,6,2
SFRFLD=PWM1DCL0,14,6,1
SFRFLD=PWM1DCL1,14,7,1
SFRFLD=PWM1DCH,15,0,8
SFRFLD=PWM1DCH0,15,0,1
SFRFLD=PWM1DCH1,15,1,1
SFRFLD=PWM1DCH2,15,2,1
SFRFLD=PWM1DCH3,15,3,1
SFRFLD=PWM1DCH4,15,4,1
SFRFLD=PWM1DCH5,15,5,1
SFRFLD=PWM1DCH6,15,6,1
SFRFLD=PWM1DCH7,15,7,1
SFRFLD=PWM1POL,16,4,1
SFRFLD=PWM1OUT,16,5,1
SFRFLD=PWM1OE,16,6,1
SFRFLD=PWM1EN,16,7,1
SFRFLD=PWM2DCL,17,6,2
SFRFLD=PWM2DCL0,17,6,1
SFRFLD=PWM2DCL1,17,7,1
SFRFLD=PWM2DCH,18,0,8
SFRFLD=PWM2DCH0,18,0,1
SFRFLD=PWM2DCH1,18,1,1
SFRFLD=PWM2DCH2,18,2,1
SFRFLD=PWM2DCH3,18,3,1
SFRFLD=PWM2DCH4,18,4,1
SFRFLD=PWM2DCH5,18,5,1
SFRFLD=PWM2DCH6,18,6,1
SFRFLD=PWM2DCH7,18,7,1
SFRFLD=PWM2POL,19,4,1
SFRFLD=PWM2OUT,19,5,1
SFRFLD=PWM2OE,19,6,1
SFRFLD=PWM2EN,19,7,1
SFRFLD=IOCAP0,1A,0,1
SFRFLD=IOCAP1,1A,1,1
SFRFLD=IOCAP2,1A,2,1
SFRFLD=IOCAP3,1A,3,1
SFRFLD=IOCAN0,1B,0,1
SFRFLD=IOCAN1,1B,1,1
SFRFLD=IOCAN2,1B,2,1
SFRFLD=IOCAN3,1B,3,1
SFRFLD=IOCAF0,1C,0,1
SFRFLD=IOCAF1,1C,1,1
SFRFLD=IOCAF2,1C,2,1
SFRFLD=IOCAF3,1C,3,1
SFRFLD=ADFVR,1D,0,2
SFRFLD=TSRNG,1D,4,1
SFRFLD=TSEN,1D,5,1
SFRFLD=FVRRDY,1D,6,1
SFRFLD=FVREN,1D,7,1
SFRFLD=ADFVR0,1D,0,1
SFRFLD=ADFVR1,1D,1,1
SFRFLD=ADON,1F,0,1
SFRFLD=GO_nDONE,1F,1,1
SFRFLD=CHS,1F,2,3
SFRFLD=ADCS,1F,5,3
SFRFLD=CHS0,1F,2,1
SFRFLD=CHS1,1F,3,1
SFRFLD=CHS2,1F,4,1
SFRFLD=ADCS0,1F,5,1
SFRFLD=ADCS1,1F,6,1
SFRFLD=ADCS2,1F,7,1
SFRFLD=PMADR,20,0,8
SFRFLD=PMADR8,21,0,1
SFRFLD=PMDATL,22,0,8
SFRFLD=PMDATH,23,0,6
SFRFLD=RD,24,0,1
SFRFLD=WR,24,1,1
SFRFLD=WREN,24,2,1
SFRFLD=WRERR,24,3,1
SFRFLD=FREE,24,4,1
SFRFLD=LWLO,24,5,1
SFRFLD=CFGS,24,6,1
SFRFLD=PMCON2,25,0,8
SFRFLD=CLKROE,26,6,1
SFRFLD=NCO1ACC0,27,0,1
SFRFLD=NCO1ACC1,27,1,1
SFRFLD=NCO1ACC2,27,2,1
SFRFLD=NCO1ACC3,27,3,1
SFRFLD=NCO1ACC4,27,4,1
SFRFLD=NCO1ACC5,27,5,1
SFRFLD=NCO1ACC6,27,6,1
SFRFLD=NCO1ACC7,27,7,1
SFRFLD=NCO1ACC8,28,0,1
SFRFLD=NCO1ACC9,28,1,1
SFRFLD=NCO1ACC10,28,2,1
SFRFLD=NCO1ACC11,28,3,1
SFRFLD=NCO1ACC12,28,4,1
SFRFLD=NCO1ACC13,28,5,1
SFRFLD=NCO1ACC14,28,6,1
SFRFLD=NCO1ACC15,28,7,1
SFRFLD=NCO1ACC16,29,0,1
SFRFLD=NCO1ACC17,29,1,1
SFRFLD=NCO1ACC18,29,2,1
SFRFLD=NCO1ACC19,29,3,1
SFRFLD=NCO1INC0,2A,0,1
SFRFLD=NCO1INC1,2A,1,1
SFRFLD=NCO1INC2,2A,2,1
SFRFLD=NCO1INC3,2A,3,1
SFRFLD=NCO1INC4,2A,4,1
SFRFLD=NCO1INC5,2A,5,1
SFRFLD=NCO1INC6,2A,6,1
SFRFLD=NCO1INC7,2A,7,1
SFRFLD=NCO1INC8,2B,0,1
SFRFLD=NCO1INC9,2B,1,1
SFRFLD=NCO1INC10,2B,2,1
SFRFLD=NCO1INC11,2B,3,1
SFRFLD=NCO1INC12,2B,4,1
SFRFLD=NCO1INC13,2B,5,1
SFRFLD=NCO1INC14,2B,6,1
SFRFLD=NCO1INC15,2B,7,1
SFRFLD=N1PFM,2D,0,1
SFRFLD=N1POL,2D,4,1
SFRFLD=N1OUT,2D,5,1
SFRFLD=N1OE,2D,6,1
SFRFLD=N1EN,2D,7,1
SFRFLD=N1CKS,2E,0,4
SFRFLD=N1PWS,2E,5,3
SFRFLD=N1CKS0,2E,0,1
SFRFLD=N1CKS1,2E,1,1
SFRFLD=N1PWS0,2E,5,1
SFRFLD=N1PWS1,2E,6,1
SFRFLD=N1PWS2,2E,7,1
SFRFLD=SWDTEN,30,0,1
SFRFLD=WDTPS,30,1,5
SFRFLD=WDTPS0,30,1,1
SFRFLD=WDTPS1,30,2,1
SFRFLD=WDTPS2,30,3,1
SFRFLD=WDTPS3,30,4,1
SFRFLD=WDTPS4,30,5,1
SFRFLD=LC1MODE0,31,0,1
SFRFLD=LC1MODE1,31,1,1
SFRFLD=LC1MODE2,31,2,1
SFRFLD=LC1INTN,31,3,1
SFRFLD=LC1INTP,31,4,1
SFRFLD=LC1OUT,31,5,1
SFRFLD=LC1OE,31,6,1
SFRFLD=LC1EN,31,7,1
SFRFLD=LCMODE0,31,0,1
SFRFLD=LCMODE1,31,1,1
SFRFLD=LCMODE2,31,2,1
SFRFLD=LCINTN,31,3,1
SFRFLD=LCINTP,31,4,1
SFRFLD=LCOUT,31,5,1
SFRFLD=LCOE,31,6,1
SFRFLD=LCEN,31,7,1
SFRFLD=LC1MODE,31,0,3
SFRFLD=LC1D1S0,32,0,1
SFRFLD=LC1D1S1,32,1,1
SFRFLD=LC1D1S2,32,2,1
SFRFLD=LC1D2S0,32,4,1
SFRFLD=LC1D2S1,32,5,1
SFRFLD=LC1D2S2,32,6,1
SFRFLD=D1S0,32,0,1
SFRFLD=D1S1,32,1,1
SFRFLD=D1S2,32,2,1
SFRFLD=D2S0,32,4,1
SFRFLD=D2S1,32,5,1
SFRFLD=D2S2,32,6,1
SFRFLD=LC1D1S,32,0,3
SFRFLD=LC1D2S,32,4,3
SFRFLD=LC1D3S0,33,0,1
SFRFLD=LC1D3S1,33,1,1
SFRFLD=LC1D3S2,33,2,1
SFRFLD=LC1D4S0,33,4,1
SFRFLD=LC1D4S1,33,5,1
SFRFLD=LC1D4S2,33,6,1
SFRFLD=D3S0,33,0,1
SFRFLD=D3S1,33,1,1
SFRFLD=D3S2,33,2,1
SFRFLD=D4S0,33,4,1
SFRFLD=D4S1,33,5,1
SFRFLD=D4S2,33,6,1
SFRFLD=LC1D3S,33,0,3
SFRFLD=LC1D4S,33,4,3
SFRFLD=LC1G1POL,34,0,1
SFRFLD=LC1G2POL,34,1,1
SFRFLD=LC1G3POL,34,2,1
SFRFLD=LC1G4POL,34,3,1
SFRFLD=LC1POL,34,7,1
SFRFLD=G1POL,34,0,1
SFRFLD=G2POL,34,1,1
SFRFLD=G3POL,34,2,1
SFRFLD=G4POL,34,3,1
SFRFLD=POL,34,7,1
SFRFLD=LC1G1D1N,35,0,1
SFRFLD=LC1G1D1T,35,1,1
SFRFLD=LC1G1D2N,35,2,1
SFRFLD=LC1G1D2T,35,3,1
SFRFLD=LC1G1D3N,35,4,1
SFRFLD=LC1G1D3T,35,5,1
SFRFLD=LC1G1D4N,35,6,1
SFRFLD=LC1G1D4T,35,7,1
SFRFLD=D1N,35,0,1
SFRFLD=D1T,35,1,1
SFRFLD=D2N,35,2,1
SFRFLD=D2T,35,3,1
SFRFLD=D3N,35,4,1
SFRFLD=D3T,35,5,1
SFRFLD=D4N,35,6,1
SFRFLD=D4T,35,7,1
SFRFLD=LC1G2D1N,36,0,1
SFRFLD=LC1G2D1T,36,1,1
SFRFLD=LC1G2D2N,36,2,1
SFRFLD=LC1G2D2T,36,3,1
SFRFLD=LC1G2D3N,36,4,1
SFRFLD=LC1G2D3T,36,5,1
SFRFLD=LC1G2D4N,36,6,1
SFRFLD=LC1G2D4T,36,7,1
SFRFLD=D1N,36,0,1
SFRFLD=D1T,36,1,1
SFRFLD=D2N,36,2,1
SFRFLD=D2T,36,3,1
SFRFLD=D3N,36,4,1
SFRFLD=D3T,36,5,1
SFRFLD=D4N,36,6,1
SFRFLD=D4T,36,7,1
SFRFLD=LC1G3D1N,37,0,1
SFRFLD=LC1G3D1T,37,1,1
SFRFLD=LC1G3D2N,37,2,1
SFRFLD=LC1G3D2T,37,3,1
SFRFLD=LC1G3D3N,37,4,1
SFRFLD=LC1G3D3T,37,5,1
SFRFLD=LC1G3D4N,37,6,1
SFRFLD=LC1G3D4T,37,7,1
SFRFLD=D1N,37,0,1
SFRFLD=D1T,37,1,1
SFRFLD=D2N,37,2,1
SFRFLD=D2T,37,3,1
SFRFLD=D3N,37,4,1
SFRFLD=D3T,37,5,1
SFRFLD=D4N,37,6,1
SFRFLD=D4T,37,7,1
SFRFLD=LC1G4D1N,38,0,1
SFRFLD=LC1G4D1T,38,1,1
SFRFLD=LC1G4D2N,38,2,1
SFRFLD=LC1G4D2T,38,3,1
SFRFLD=LC1G4D3N,38,4,1
SFRFLD=LC1G4D3T,38,5,1
SFRFLD=LC1G4D4N,38,6,1
SFRFLD=LC1G4D4T,38,7,1
SFRFLD=G4D1N,38,0,1
SFRFLD=G4D1T,38,1,1
SFRFLD=G4D2N,38,2,1
SFRFLD=G4D2T,38,3,1
SFRFLD=G4D3N,38,4,1
SFRFLD=G4D3T,38,5,1
SFRFLD=G4D4N,38,6,1
SFRFLD=G4D4T,38,7,1
SFRFLD=G1CS0,39,0,1
SFRFLD=G1POLA,39,3,1
SFRFLD=G1POLB,39,4,1
SFRFLD=G1OEA,39,5,1
SFRFLD=G1OEB,39,6,1
SFRFLD=G1EN,39,7,1
SFRFLD=G1CS,39,0,2
SFRFLD=G1IS0,3A,0,1
SFRFLD=G1IS1,3A,1,1
SFRFLD=G1ASDLA,3A,4,2
SFRFLD=G1ASDLB,3A,6,2
SFRFLD=G1IS,3A,0,4
SFRFLD=G1ASDLA0,3A,4,1
SFRFLD=G1ASDLA1,3A,5,1
SFRFLD=G1ASDLB0,3A,6,1
SFRFLD=G1ASDLB1,3A,7,1
SFRFLD=G1ASDFLT,3B,0,1
SFRFLD=G1ASDCLC1,3B,1,1
SFRFLD=G1ARSEN,3B,6,1
SFRFLD=G1ASE,3B,7,1
SFRFLD=G1ASDSFLT,3B,0,1
SFRFLD=G1ASDSCLC1,3B,1,1
SFRFLD=CWG1DBR,3C,0,6
SFRFLD=CWG1DBR0,3C,0,1
SFRFLD=CWG1DBR1,3C,1,1
SFRFLD=CWG1DBR2,3C,2,1
SFRFLD=CWG1DBR3,3C,3,1
SFRFLD=CWG1DBR4,3C,4,1
SFRFLD=CWG1DBR5,3C,5,1
SFRFLD=CWG1DBF,3D,0,6
SFRFLD=CWG1DBF0,3D,0,1
SFRFLD=CWG1DBF1,3D,1,1
SFRFLD=CWG1DBF2,3D,2,1
SFRFLD=CWG1DBF3,3D,3,1
SFRFLD=CWG1DBF4,3D,4,1
SFRFLD=CWG1DBF5,3D,5,1
SFRFLD=VREGPM,3E,0,2
SFRFLD=VREGPM0,3E,0,1
SFRFLD=VREGPM1,3E,1,1
SFRFLD=BORRDY,3F,0,1
SFRFLD=BORFS,3F,6,1
SFRFLD=SBOREN,3F,7,1
STACKDEPTH=8
VOLSFRS=25-25
