$date
	Tue Dec 16 12:02:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_latch_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module dut $end
$var wire 1 # r $end
$var wire 1 $ s $end
$var reg 1 " q $end
$var reg 1 ! qn $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
1!
$end
#10
0!
1"
0#
1$
#20
0$
#30
1!
0"
1#
#40
0#
#50
x!
x"
1#
1$
#60
