// Seed: 1953648904
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd63,
    parameter id_8 = 32'd60
) (
    input tri1 id_0,
    input tri0 id_1,
    output wand id_2,
    input wor id_3,
    input wand id_4,
    input wand id_5,
    output logic id_6,
    input supply0 _id_7,
    input supply0 _id_8
    , id_18,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    input tri1 id_12,
    input tri id_13,
    input tri1 id_14,
    input wire id_15,
    output wor id_16
);
  wire id_19;
  ;
  module_0 modCall_1 (
      id_19,
      id_18,
      id_19,
      id_18,
      id_19,
      id_18
  );
  always #1 if (1) id_6 <= -1;
  assign id_6 = id_13;
  logic [id_7 : 1] id_20[id_8 : 1];
  ;
endmodule
