---
tags:
  - knowledge
category: computer architecture
topic: computer architecture
author: misaka
created:
  - 2026-01-25 22:12
---
ğŸ‘‰ Go back to [[learning]]

# Storing Data in Memory
## Review: RV32 So Far
```asm
# addition
add rd, rs1, rs2

# subtraction
sub rd, rs1, rs2

# add immediate
addi rd, rs1, imm
```

ç”±äºå¯„å­˜å™¨ååˆ†æœ‰é™ï¼Œå¾ˆå¤šæ—¶å€™æˆ‘ä»¬ä¸å¾—ä¸æŠŠæ•°æ®å‚¨å­˜ç§»åŠ¨åˆ°å†…å­˜(*memory*)

## **Load from** and **Store to** Memory

![[Drawing 2026-01-26 18.46.09.excalidraw.png]]

- ä¸€èˆ¬æ¥è¯´æ•°æ®éƒ½æ˜¯å°äº$32$ bitsçš„ï¼Œä½†æ˜¯å¾ˆå°‘ä¼šå°äº$8$ bitsï¼Œå¦‚æœæ˜¯$8$ bitsçš„æ•´æ•°å€å¯ä»¥å·¥ä½œçš„å¾ˆå¥½ã€‚
	- $8$ bit chunkè¢«ç§°ä¸ºä¸€ä¸ªå­—èŠ‚(*byte*)
	- $1$ word = $4$ bytes
- å†…å­˜åœ°å€æ˜¯ç”¨*byte*è®¡æ•°çš„ï¼Œè€Œä¸æ˜¯*word*
- æˆ‘ä»¬æ€ä¹ˆæŠŠwordå­˜è¿›å†…å­˜ä¸­å‘¢
	- å°ç«¯åº(*Little-endian convention*)ï¼šå­—çš„åœ°å€å’Œæœ€å³ç«¯(*LSB: Least Significant Byte*)

## Load from Memory in RISC-V
ä½¿ç”¨ **Load Word**(`lw`)
in C:
```c
int A[100];
int g = h + A[3];
```

in RISC-V:
```asm
lw x10, 12(x15)
add x11, x12, x10
```
- `x15`: åŸºå€å¯„å­˜å™¨(*base register*)ï¼šæŒ‡å‘`A[0]`
- `12`: åœ°å€åç§»

## Store to Memory in RISC-V
ä½¿ç”¨ **Store Word**(`lw`)
in C:
```c
int A[100];
A[10] = h + A[3];
```

in RISC-V:
```asm
lw x10, 12(x15)
add x10, x12, x10
sw x10, 40(x15)
```

## Loading and Storing Bytes
å¦‚æœæˆ‘è¦å­˜çš„æ•°æ®æ²¡æœ‰$32$ bitå®½ï¼Œç”¨`lw`å’Œ`sw`å°±æœ‰ç‚¹æµªè´¹
- `lb`: load byte
- `sb`: store byte
```asm
lb x10 3(x11)
```

### Sign extension
å¦‚æœæˆ‘ä»¬è¦è¯»å–çš„é‚£ä¸ªbyteä»–æ˜¯æœ‰ç¬¦å·çš„å‘¢ï¼ˆ**äº‹å®ä¸Šå¤§éƒ¨åˆ†æƒ…å†µæ˜¯è¿™æ ·çš„**ï¼‰ï¼Œå¦‚æœæˆ‘ä»¬ç›´æ¥æŠŠé«˜ä½çš„$3$ä¸ªå­—èŠ‚å­˜ä¸º$0$ï¼Œé‚£ä¹ˆä¸ç®¡æ€ä¹ˆæ ·å®ƒéƒ½çœ‹èµ·æ¥æ˜¯æ­£æ•°
è¿™æ˜¯ä¸å¯¹çš„ï¼Œé‚£ä¹ˆæ€ä¹ˆåŠï¼Ÿ
**ç›´æ¥è¯»å–**è¯¥å­—èŠ‚çš„RSBï¼Œå¹¶ä¸”æ‰©å±•åˆ°é«˜ä½çš„æ‰€æœ‰å­—èŠ‚ä¸Š

å®é™…ä¸Šæˆ‘ä»¬æœ‰`lbu`ï¼Œç¬¦å·æ‰©å±•å°±é»˜è®¤æ˜¯æ— ç¬¦å·çš„äº†

# Decision Making
- RISC-V: *if*-statement instruction is:
```asm
beq reg1, reg2, L1
```
- å¦‚æœ`reg1`ä¸­çš„å€¼**ç­‰äº**`reg2`ä¸­çš„å€¼ï¼Œå»ç¼–å·ä¸º`L1`çš„çš„è¯­å¥
	- `beq`: **b**ranch if **eq**ual
	- ç±»ä¼¼çš„æˆ‘ä»¬æœ‰`bne`: **b**ranch if **n**ot **e**qual

## Types of Branch
- Branchï¼šæ”¹å˜æ§åˆ¶æµ
- Conditional Branchï¼šåŸºäºæ¯”è¾ƒçš„**ç»“æœ**æ”¹å˜æ§åˆ¶æµ
	- `beq`å’Œ`bne`
	- branch if less than `blt`å’Œbranch if greater than or equal `bge`
	- unsigned versions `bltu`å’Œ`bgeu`
- Unconditional Branchï¼šæ€»æ˜¯è·³è½¬
	- **j**ump, `j label`

## Loops in Assembly
æˆ‘ä»¬å°è¯•æŠŠä¸€ä¸ªC loopæ˜ å°„åˆ°æ±‡ç¼–
```c
int A[20];
int sum = 0;
for (int i = 0; i < 20; i++) {
	sum += A[i];
}
```

```asm
add x9, x8, x0
add x10, x0, x0 # sum
add x11, x0, x0 # i
addi x13, x0, 20 # x13
Loop:
bge x11, x13, Done
lw x12, 0(x9)
add x10, x10, x12
addi x9, x9, 4 # &A[i+1]
addi x11, x11, 1
j Loop
Done:
```

## Logical Instructions
| Logical operations  | C operators | RISC-V instructions |
| ------------------- | ----------- | ------------------- |
| bitwise AND         | &           | and                 |
| bitwise OR          | \|          | or                  |
| bitwise XOR         | ^           | xor                 |
| shift left logical  | <<          | sll                 |
| shift right logical | >>          | srl                 |

é€»è¾‘æŒ‡ä»¤æ€»æ˜¯æœ‰ä¸¤ä¸ªå˜ä½“ï¼š
- å¯„å­˜å™¨ï¼š`and x5, x6, x7`
- å¯„å­˜å™¨ï¼š`andi x5, x6, 3`

ä½œä¸ºæ©ç (*mask*)ä½¿ç”¨ï¼š
- `andi` with `0x0000 00FF` isolates the least significant byte
- `andi` with `0xFF00 0000` isolates the most significant byte

é€»è¾‘NOTæ²¡æœ‰ç›¸åº”çš„æŒ‡ä»¤
- ç›´æ¥`xor` $11111111_{\text{two}}$

é€»è¾‘å³ç§»ï¼Œé€»è¾‘å·¦ç§»å’Œç®—æ•°å³ç§»
- é€»è¾‘å·¦ç§»(`sll/slli`)ï¼šæ•´ä½“å·¦ç§»ï¼Œä½ä½å¡«å……$0$
- é€»è¾‘å³ç§»(`srl/srli`)ï¼šæ•´ä½“å³ç§»ï¼Œé«˜ä½å¡«å……$0$
- ç®—æ•°å³ç§»(`sra/srai`)ï¼šæ•´ä½“å³ç§»ï¼Œé«˜ä½å¡«å……**ç¬¦å·ä½**