
*** Running vivado
    with args -log Counter_1Hz_tl_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Counter_1Hz_tl_4.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Counter_1Hz_tl_4.tcl -notrace
Command: synth_design -top Counter_1Hz_tl_4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11480
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Counter_1Hz_tl_4' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_1Hz_tl_4.vhd:35]
INFO: [Synth 8-3491] module 'Hex2Seg' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Hex2Seg.vhd:25' bound to instance 'hex2seg_converter' of component 'Hex2Seg' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_1Hz_tl_4.vhd:111]
INFO: [Synth 8-638] synthesizing module 'Hex2Seg' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Hex2Seg.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Hex2Seg' (1#1) [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Hex2Seg.vhd:32]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 50 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'DebounceUnit' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/imports/Debouncer/DebounceUnit.vhd:5' bound to instance 'debouncer_btnU' of component 'DebounceUnit' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_1Hz_tl_4.vhd:116]
INFO: [Synth 8-638] synthesizing module 'DebounceUnit' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/imports/Debouncer/DebounceUnit.vhd:15]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 50 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'DebounceUnit' (2#1) [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/imports/Debouncer/DebounceUnit.vhd:15]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 50 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'DebounceUnit' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/imports/Debouncer/DebounceUnit.vhd:5' bound to instance 'debouncer_btnD' of component 'DebounceUnit' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_1Hz_tl_4.vhd:119]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 50 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'DebounceUnit' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/imports/Debouncer/DebounceUnit.vhd:5' bound to instance 'debouncer_btnR' of component 'DebounceUnit' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_1Hz_tl_4.vhd:122]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 50 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'DebounceUnit' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/imports/Debouncer/DebounceUnit.vhd:5' bound to instance 'debouncer_btnC' of component 'DebounceUnit' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_1Hz_tl_4.vhd:125]
INFO: [Synth 8-3491] module 'pulse_clk_gen_1Hz' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/pulse_clk_gen_1Hz.vhd:24' bound to instance 'pulse_gen_1Hz_2Hz' of component 'pulse_clk_gen_1Hz' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_1Hz_tl_4.vhd:128]
INFO: [Synth 8-638] synthesizing module 'pulse_clk_gen_1Hz' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/pulse_clk_gen_1Hz.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'pulse_clk_gen_1Hz' (3#1) [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/pulse_clk_gen_1Hz.vhd:31]
INFO: [Synth 8-3491] module 'Counter_4b' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_4b.vhd:26' bound to instance 'select_counter' of component 'Counter_4b' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_1Hz_tl_4.vhd:131]
INFO: [Synth 8-638] synthesizing module 'Counter_4b' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_4b.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Counter_4b' (4#1) [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_4b.vhd:33]
INFO: [Synth 8-3491] module 'mutex2_1' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/mutex2_1.vhd:25' bound to instance 'mutex_type_counter' of component 'mutex2_1' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_1Hz_tl_4.vhd:136]
INFO: [Synth 8-638] synthesizing module 'mutex2_1' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/mutex2_1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mutex2_1' (5#1) [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/mutex2_1.vhd:32]
INFO: [Synth 8-3491] module 'Counter_4b_sel_up_down' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter4b_sel_up_down.vhd:25' bound to instance 'counter' of component 'Counter_4b_sel_up_down' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_1Hz_tl_4.vhd:139]
INFO: [Synth 8-638] synthesizing module 'Counter_4b_sel_up_down' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter4b_sel_up_down.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Counter_4b_sel_up_down' (6#1) [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter4b_sel_up_down.vhd:35]
INFO: [Synth 8-3491] module 'blink_module' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/blink_module.vhd:26' bound to instance 'blinking_module' of component 'blink_module' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_1Hz_tl_4.vhd:142]
INFO: [Synth 8-638] synthesizing module 'blink_module' [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/blink_module.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'blink_module' (7#1) [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/blink_module.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Counter_1Hz_tl_4' (8#1) [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/sources_1/new/Counter_1Hz_tl_4.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1000.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/constrs_1/imports/constrains/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/constrs_1/imports/constrains/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.srcs/constrs_1/imports/constrains/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Counter_1Hz_tl_4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Counter_1Hz_tl_4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	               23 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 8     
	   2 Input   22 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |    98|
|4     |LUT2   |    42|
|5     |LUT3   |     7|
|6     |LUT4   |    61|
|7     |LUT5   |     7|
|8     |LUT6   |    16|
|9     |FDRE   |   142|
|10    |IBUF   |     5|
|11    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.375 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.375 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.375 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1005.645 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1011.707 ; gain = 11.332
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/CR/PRATICAL/Counter_1Hz/Counter_1Hz.runs/synth_1/Counter_1Hz_tl_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Counter_1Hz_tl_4_utilization_synth.rpt -pb Counter_1Hz_tl_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 18:03:26 2021...
