// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_113 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_3_val,
        x_5_val,
        x_6_val,
        x_9_val,
        x_11_val,
        x_12_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_3_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_9_val;
input  [17:0] x_11_val;
input  [17:0] x_12_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_304_p2;
reg   [0:0] icmp_ln86_reg_1276;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1276_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1782_fu_310_p2;
reg   [0:0] icmp_ln86_1782_reg_1284;
reg   [0:0] icmp_ln86_1782_reg_1284_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1783_fu_316_p2;
reg   [0:0] icmp_ln86_1783_reg_1290;
wire   [0:0] icmp_ln86_1784_fu_322_p2;
reg   [0:0] icmp_ln86_1784_reg_1295;
reg   [0:0] icmp_ln86_1784_reg_1295_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1785_fu_328_p2;
reg   [0:0] icmp_ln86_1785_reg_1301;
reg   [0:0] icmp_ln86_1785_reg_1301_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1786_fu_334_p2;
reg   [0:0] icmp_ln86_1786_reg_1307;
reg   [0:0] icmp_ln86_1786_reg_1307_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1787_fu_340_p2;
reg   [0:0] icmp_ln86_1787_reg_1314;
wire   [0:0] icmp_ln86_1788_fu_346_p2;
reg   [0:0] icmp_ln86_1788_reg_1320;
reg   [0:0] icmp_ln86_1788_reg_1320_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1789_fu_352_p2;
reg   [0:0] icmp_ln86_1789_reg_1326;
reg   [0:0] icmp_ln86_1789_reg_1326_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1789_reg_1326_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1790_fu_358_p2;
reg   [0:0] icmp_ln86_1790_reg_1332;
reg   [0:0] icmp_ln86_1790_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1790_reg_1332_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1790_reg_1332_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1791_fu_364_p2;
reg   [0:0] icmp_ln86_1791_reg_1338;
reg   [0:0] icmp_ln86_1791_reg_1338_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1791_reg_1338_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1791_reg_1338_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1792_fu_370_p2;
reg   [0:0] icmp_ln86_1792_reg_1344;
reg   [0:0] icmp_ln86_1792_reg_1344_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1792_reg_1344_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1792_reg_1344_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1792_reg_1344_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1793_fu_376_p2;
reg   [0:0] icmp_ln86_1793_reg_1350;
reg   [0:0] icmp_ln86_1793_reg_1350_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1794_fu_382_p2;
reg   [0:0] icmp_ln86_1794_reg_1357;
wire   [0:0] icmp_ln86_1795_fu_388_p2;
reg   [0:0] icmp_ln86_1795_reg_1363;
reg   [0:0] icmp_ln86_1795_reg_1363_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1795_reg_1363_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1795_reg_1363_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1795_reg_1363_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1795_reg_1363_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1795_reg_1363_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1796_fu_394_p2;
reg   [0:0] icmp_ln86_1796_reg_1369;
reg   [0:0] icmp_ln86_1796_reg_1369_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1797_fu_400_p2;
reg   [0:0] icmp_ln86_1797_reg_1374;
reg   [0:0] icmp_ln86_1797_reg_1374_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1798_fu_406_p2;
reg   [0:0] icmp_ln86_1798_reg_1379;
reg   [0:0] icmp_ln86_1798_reg_1379_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1798_reg_1379_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1799_fu_412_p2;
reg   [0:0] icmp_ln86_1799_reg_1384;
reg   [0:0] icmp_ln86_1799_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1799_reg_1384_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1800_fu_418_p2;
reg   [0:0] icmp_ln86_1800_reg_1389;
reg   [0:0] icmp_ln86_1800_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1800_reg_1389_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1801_fu_424_p2;
reg   [0:0] icmp_ln86_1801_reg_1394;
reg   [0:0] icmp_ln86_1801_reg_1394_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1801_reg_1394_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1801_reg_1394_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1802_fu_430_p2;
reg   [0:0] icmp_ln86_1802_reg_1399;
reg   [0:0] icmp_ln86_1802_reg_1399_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1802_reg_1399_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1802_reg_1399_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1803_fu_436_p2;
reg   [0:0] icmp_ln86_1803_reg_1404;
reg   [0:0] icmp_ln86_1803_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1803_reg_1404_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1803_reg_1404_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1804_fu_442_p2;
reg   [0:0] icmp_ln86_1804_reg_1409;
reg   [0:0] icmp_ln86_1804_reg_1409_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1804_reg_1409_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1804_reg_1409_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1804_reg_1409_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1805_fu_448_p2;
reg   [0:0] icmp_ln86_1805_reg_1414;
reg   [0:0] icmp_ln86_1805_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1805_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1805_reg_1414_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1805_reg_1414_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1806_fu_454_p2;
reg   [0:0] icmp_ln86_1806_reg_1419;
reg   [0:0] icmp_ln86_1806_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1806_reg_1419_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1806_reg_1419_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1806_reg_1419_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1807_fu_460_p2;
reg   [0:0] icmp_ln86_1807_reg_1424;
reg   [0:0] icmp_ln86_1807_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1807_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1807_reg_1424_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1807_reg_1424_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1807_reg_1424_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1808_fu_466_p2;
reg   [0:0] icmp_ln86_1808_reg_1429;
reg   [0:0] icmp_ln86_1808_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1808_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1808_reg_1429_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1808_reg_1429_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1808_reg_1429_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1809_fu_472_p2;
reg   [0:0] icmp_ln86_1809_reg_1434;
reg   [0:0] icmp_ln86_1809_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1809_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1809_reg_1434_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1809_reg_1434_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1809_reg_1434_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1809_reg_1434_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_478_p2;
reg   [0:0] xor_ln104_reg_1439;
wire   [0:0] xor_ln104_846_fu_484_p2;
reg   [0:0] xor_ln104_846_reg_1445;
reg   [0:0] xor_ln104_846_reg_1445_pp0_iter1_reg;
wire   [0:0] and_ln102_fu_490_p2;
reg   [0:0] and_ln102_reg_1451;
wire   [0:0] and_ln102_1986_fu_494_p2;
reg   [0:0] and_ln102_1986_reg_1457;
wire   [0:0] and_ln102_1987_fu_502_p2;
reg   [0:0] and_ln102_1987_reg_1462;
wire   [0:0] and_ln104_327_fu_512_p2;
reg   [0:0] and_ln104_327_reg_1468;
wire   [0:0] and_ln104_328_fu_528_p2;
reg   [0:0] and_ln104_328_reg_1473;
reg   [0:0] and_ln104_328_reg_1473_pp0_iter2_reg;
reg   [0:0] and_ln104_328_reg_1473_pp0_iter3_reg;
reg   [0:0] and_ln104_328_reg_1473_pp0_iter4_reg;
reg   [0:0] and_ln104_328_reg_1473_pp0_iter5_reg;
reg   [0:0] and_ln104_328_reg_1473_pp0_iter6_reg;
reg   [0:0] and_ln104_328_reg_1473_pp0_iter7_reg;
wire   [0:0] and_ln102_1991_fu_534_p2;
reg   [0:0] and_ln102_1991_reg_1480;
wire   [0:0] and_ln102_1997_fu_550_p2;
reg   [0:0] and_ln102_1997_reg_1486;
reg   [0:0] and_ln102_1997_reg_1486_pp0_iter2_reg;
reg   [0:0] and_ln102_1997_reg_1486_pp0_iter3_reg;
reg   [0:0] and_ln102_1997_reg_1486_pp0_iter4_reg;
reg   [0:0] and_ln102_1997_reg_1486_pp0_iter5_reg;
wire   [0:0] or_ln117_fu_566_p2;
reg   [0:0] or_ln117_reg_1492;
wire   [0:0] and_ln104_325_fu_587_p2;
reg   [0:0] and_ln104_325_reg_1502;
wire   [0:0] and_ln102_1988_fu_592_p2;
reg   [0:0] and_ln102_1988_reg_1507;
reg   [0:0] and_ln102_1988_reg_1507_pp0_iter3_reg;
wire   [0:0] and_ln104_326_fu_602_p2;
reg   [0:0] and_ln104_326_reg_1514;
reg   [0:0] and_ln104_326_reg_1514_pp0_iter3_reg;
wire   [0:0] and_ln102_1989_fu_608_p2;
reg   [0:0] and_ln102_1989_reg_1520;
reg   [0:0] and_ln102_1989_reg_1520_pp0_iter3_reg;
reg   [0:0] and_ln102_1989_reg_1520_pp0_iter4_reg;
wire   [0:0] and_ln102_1992_fu_617_p2;
reg   [0:0] and_ln102_1992_reg_1527;
wire   [0:0] and_ln102_1996_fu_622_p2;
reg   [0:0] and_ln102_1996_reg_1532;
reg   [0:0] and_ln102_1996_reg_1532_pp0_iter3_reg;
reg   [0:0] and_ln102_1996_reg_1532_pp0_iter4_reg;
wire   [0:0] or_ln117_1574_fu_700_p2;
reg   [0:0] or_ln117_1574_reg_1538;
wire   [2:0] select_ln117_1735_fu_712_p3;
reg   [2:0] select_ln117_1735_reg_1543;
wire   [0:0] or_ln117_1576_fu_720_p2;
reg   [0:0] or_ln117_1576_reg_1548;
wire   [0:0] or_ln117_1578_fu_726_p2;
reg   [0:0] or_ln117_1578_reg_1554;
wire   [0:0] or_ln117_1586_fu_730_p2;
reg   [0:0] or_ln117_1586_reg_1562;
reg   [0:0] or_ln117_1586_reg_1562_pp0_iter3_reg;
reg   [0:0] or_ln117_1586_reg_1562_pp0_iter4_reg;
wire   [0:0] and_ln102_1994_fu_743_p2;
reg   [0:0] and_ln102_1994_reg_1570;
wire   [0:0] or_ln117_1580_fu_814_p2;
reg   [0:0] or_ln117_1580_reg_1576;
wire   [3:0] select_ln117_1741_fu_827_p3;
reg   [3:0] select_ln117_1741_reg_1581;
wire   [0:0] or_ln117_1582_fu_835_p2;
reg   [0:0] or_ln117_1582_reg_1586;
wire   [0:0] and_ln102_1995_fu_849_p2;
reg   [0:0] and_ln102_1995_reg_1593;
wire   [4:0] select_ln117_1747_fu_939_p3;
reg   [4:0] select_ln117_1747_reg_1598;
wire   [0:0] or_ln117_1588_fu_946_p2;
reg   [0:0] or_ln117_1588_reg_1603;
wire   [0:0] or_ln117_1592_fu_1024_p2;
reg   [0:0] or_ln117_1592_reg_1609;
wire   [4:0] select_ln117_1753_fu_1037_p3;
reg   [4:0] select_ln117_1753_reg_1615;
wire   [0:0] or_ln117_1594_fu_1063_p2;
reg   [0:0] or_ln117_1594_reg_1620;
reg   [0:0] or_ln117_1594_reg_1620_pp0_iter7_reg;
wire   [0:0] or_ln117_1596_fu_1088_p2;
reg   [0:0] or_ln117_1596_reg_1625;
wire   [4:0] select_ln117_1757_fu_1102_p3;
reg   [4:0] select_ln117_1757_reg_1630;
wire   [11:0] tmp_fu_1137_p63;
reg   [11:0] tmp_reg_1635;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_849_fu_507_p2;
wire   [0:0] and_ln104_324_fu_498_p2;
wire   [0:0] xor_ln104_850_fu_523_p2;
wire   [0:0] xor_ln104_856_fu_539_p2;
wire   [0:0] and_ln102_1990_fu_518_p2;
wire   [0:0] xor_ln104_857_fu_555_p2;
wire   [0:0] and_ln104_329_fu_544_p2;
wire   [0:0] and_ln104_330_fu_560_p2;
wire   [0:0] xor_ln104_845_fu_572_p2;
wire   [0:0] xor_ln104_847_fu_582_p2;
wire   [0:0] and_ln104_fu_577_p2;
wire   [0:0] xor_ln104_848_fu_597_p2;
wire   [0:0] xor_ln104_851_fu_612_p2;
wire   [0:0] and_ln102_2000_fu_630_p2;
wire   [0:0] or_ln117_1568_fu_640_p2;
wire   [0:0] or_ln117_1569_fu_644_p2;
wire   [0:0] or_ln117_1570_fu_649_p2;
wire   [0:0] and_ln102_1999_fu_626_p2;
wire   [1:0] zext_ln117_fu_654_p1;
wire   [0:0] or_ln117_1571_fu_658_p2;
wire   [1:0] select_ln117_fu_663_p3;
wire   [1:0] select_ln117_1732_fu_674_p3;
wire   [0:0] or_ln117_1572_fu_670_p2;
wire   [0:0] and_ln102_2001_fu_635_p2;
wire   [2:0] zext_ln117_184_fu_682_p1;
wire   [0:0] or_ln117_1573_fu_686_p2;
wire   [2:0] select_ln117_1733_fu_692_p3;
wire   [2:0] select_ln117_1734_fu_704_p3;
wire   [0:0] xor_ln104_852_fu_734_p2;
wire   [0:0] and_ln102_2003_fu_751_p2;
wire   [0:0] and_ln102_1993_fu_739_p2;
wire   [0:0] and_ln102_2002_fu_747_p2;
wire   [0:0] or_ln117_1575_fu_766_p2;
wire   [2:0] select_ln117_1736_fu_771_p3;
wire   [0:0] and_ln102_2004_fu_756_p2;
wire   [3:0] zext_ln117_185_fu_778_p1;
wire   [0:0] or_ln117_1577_fu_782_p2;
wire   [3:0] select_ln117_1737_fu_787_p3;
wire   [0:0] and_ln102_2005_fu_761_p2;
wire   [3:0] select_ln117_1738_fu_794_p3;
wire   [0:0] or_ln117_1579_fu_802_p2;
wire   [3:0] select_ln117_1739_fu_807_p3;
wire   [3:0] select_ln117_1740_fu_819_p3;
wire   [0:0] xor_ln104_853_fu_839_p2;
wire   [0:0] and_ln102_2006_fu_853_p2;
wire   [0:0] xor_ln104_854_fu_844_p2;
wire   [0:0] and_ln102_2009_fu_867_p2;
wire   [0:0] and_ln102_2007_fu_858_p2;
wire   [0:0] or_ln117_1581_fu_877_p2;
wire   [0:0] and_ln102_2008_fu_863_p2;
wire   [3:0] select_ln117_1742_fu_882_p3;
wire   [0:0] or_ln117_1583_fu_889_p2;
wire   [3:0] select_ln117_1743_fu_894_p3;
wire   [3:0] select_ln117_1744_fu_905_p3;
wire   [0:0] or_ln117_1584_fu_901_p2;
wire   [0:0] and_ln102_2010_fu_872_p2;
wire   [4:0] zext_ln117_186_fu_913_p1;
wire   [0:0] or_ln117_1585_fu_917_p2;
wire   [4:0] select_ln117_1745_fu_923_p3;
wire   [4:0] select_ln117_1746_fu_931_p3;
wire   [0:0] xor_ln104_855_fu_951_p2;
wire   [0:0] and_ln102_2012_fu_960_p2;
wire   [0:0] and_ln102_2011_fu_956_p2;
wire   [0:0] or_ln117_1587_fu_974_p2;
wire   [0:0] and_ln102_2013_fu_965_p2;
wire   [4:0] select_ln117_1748_fu_979_p3;
wire   [0:0] or_ln117_1589_fu_986_p2;
wire   [4:0] select_ln117_1749_fu_991_p3;
wire   [0:0] or_ln117_1590_fu_998_p2;
wire   [0:0] and_ln102_2014_fu_970_p2;
wire   [4:0] select_ln117_1750_fu_1002_p3;
wire   [0:0] or_ln117_1591_fu_1010_p2;
wire   [4:0] select_ln117_1751_fu_1016_p3;
wire   [4:0] select_ln117_1752_fu_1029_p3;
wire   [0:0] and_ln102_1998_fu_1045_p2;
wire   [0:0] and_ln102_2015_fu_1049_p2;
wire   [0:0] or_ln117_1593_fu_1058_p2;
wire   [0:0] and_ln102_2016_fu_1053_p2;
wire   [4:0] select_ln117_1754_fu_1067_p3;
wire   [0:0] or_ln117_1595_fu_1074_p2;
wire   [4:0] select_ln117_1755_fu_1080_p3;
wire   [4:0] select_ln117_1756_fu_1094_p3;
wire   [0:0] xor_ln104_858_fu_1110_p2;
wire   [0:0] and_ln102_2017_fu_1115_p2;
wire   [0:0] and_ln102_2018_fu_1120_p2;
wire   [0:0] or_ln117_1597_fu_1125_p2;
wire   [11:0] tmp_fu_1137_p61;
wire   [4:0] tmp_fu_1137_p62;
wire   [0:0] or_ln117_1598_fu_1265_p2;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] tmp_fu_1137_p1;
wire   [4:0] tmp_fu_1137_p3;
wire   [4:0] tmp_fu_1137_p5;
wire   [4:0] tmp_fu_1137_p7;
wire   [4:0] tmp_fu_1137_p9;
wire   [4:0] tmp_fu_1137_p11;
wire   [4:0] tmp_fu_1137_p13;
wire   [4:0] tmp_fu_1137_p15;
wire   [4:0] tmp_fu_1137_p17;
wire   [4:0] tmp_fu_1137_p19;
wire   [4:0] tmp_fu_1137_p21;
wire   [4:0] tmp_fu_1137_p23;
wire   [4:0] tmp_fu_1137_p25;
wire   [4:0] tmp_fu_1137_p27;
wire   [4:0] tmp_fu_1137_p29;
wire   [4:0] tmp_fu_1137_p31;
wire  signed [4:0] tmp_fu_1137_p33;
wire  signed [4:0] tmp_fu_1137_p35;
wire  signed [4:0] tmp_fu_1137_p37;
wire  signed [4:0] tmp_fu_1137_p39;
wire  signed [4:0] tmp_fu_1137_p41;
wire  signed [4:0] tmp_fu_1137_p43;
wire  signed [4:0] tmp_fu_1137_p45;
wire  signed [4:0] tmp_fu_1137_p47;
wire  signed [4:0] tmp_fu_1137_p49;
wire  signed [4:0] tmp_fu_1137_p51;
wire  signed [4:0] tmp_fu_1137_p53;
wire  signed [4:0] tmp_fu_1137_p55;
wire  signed [4:0] tmp_fu_1137_p57;
wire  signed [4:0] tmp_fu_1137_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_61_5_12_1_1_x1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_61_5_12_1_1_x1_U1386(
    .din0(12'd252),
    .din1(12'd3602),
    .din2(12'd234),
    .din3(12'd9),
    .din4(12'd110),
    .din5(12'd38),
    .din6(12'd42),
    .din7(12'd4090),
    .din8(12'd4016),
    .din9(12'd311),
    .din10(12'd6),
    .din11(12'd246),
    .din12(12'd230),
    .din13(12'd4048),
    .din14(12'd8),
    .din15(12'd4012),
    .din16(12'd3901),
    .din17(12'd158),
    .din18(12'd1735),
    .din19(12'd3806),
    .din20(12'd4038),
    .din21(12'd1011),
    .din22(12'd170),
    .din23(12'd3677),
    .din24(12'd3998),
    .din25(12'd848),
    .din26(12'd1748),
    .din27(12'd126),
    .din28(12'd190),
    .din29(12'd4084),
    .def(tmp_fu_1137_p61),
    .sel(tmp_fu_1137_p62),
    .dout(tmp_fu_1137_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1986_reg_1457 <= and_ln102_1986_fu_494_p2;
        and_ln102_1987_reg_1462 <= and_ln102_1987_fu_502_p2;
        and_ln102_1988_reg_1507 <= and_ln102_1988_fu_592_p2;
        and_ln102_1988_reg_1507_pp0_iter3_reg <= and_ln102_1988_reg_1507;
        and_ln102_1989_reg_1520 <= and_ln102_1989_fu_608_p2;
        and_ln102_1989_reg_1520_pp0_iter3_reg <= and_ln102_1989_reg_1520;
        and_ln102_1989_reg_1520_pp0_iter4_reg <= and_ln102_1989_reg_1520_pp0_iter3_reg;
        and_ln102_1991_reg_1480 <= and_ln102_1991_fu_534_p2;
        and_ln102_1992_reg_1527 <= and_ln102_1992_fu_617_p2;
        and_ln102_1994_reg_1570 <= and_ln102_1994_fu_743_p2;
        and_ln102_1995_reg_1593 <= and_ln102_1995_fu_849_p2;
        and_ln102_1996_reg_1532 <= and_ln102_1996_fu_622_p2;
        and_ln102_1996_reg_1532_pp0_iter3_reg <= and_ln102_1996_reg_1532;
        and_ln102_1996_reg_1532_pp0_iter4_reg <= and_ln102_1996_reg_1532_pp0_iter3_reg;
        and_ln102_1997_reg_1486 <= and_ln102_1997_fu_550_p2;
        and_ln102_1997_reg_1486_pp0_iter2_reg <= and_ln102_1997_reg_1486;
        and_ln102_1997_reg_1486_pp0_iter3_reg <= and_ln102_1997_reg_1486_pp0_iter2_reg;
        and_ln102_1997_reg_1486_pp0_iter4_reg <= and_ln102_1997_reg_1486_pp0_iter3_reg;
        and_ln102_1997_reg_1486_pp0_iter5_reg <= and_ln102_1997_reg_1486_pp0_iter4_reg;
        and_ln102_reg_1451 <= and_ln102_fu_490_p2;
        and_ln104_325_reg_1502 <= and_ln104_325_fu_587_p2;
        and_ln104_326_reg_1514 <= and_ln104_326_fu_602_p2;
        and_ln104_326_reg_1514_pp0_iter3_reg <= and_ln104_326_reg_1514;
        and_ln104_327_reg_1468 <= and_ln104_327_fu_512_p2;
        and_ln104_328_reg_1473 <= and_ln104_328_fu_528_p2;
        and_ln104_328_reg_1473_pp0_iter2_reg <= and_ln104_328_reg_1473;
        and_ln104_328_reg_1473_pp0_iter3_reg <= and_ln104_328_reg_1473_pp0_iter2_reg;
        and_ln104_328_reg_1473_pp0_iter4_reg <= and_ln104_328_reg_1473_pp0_iter3_reg;
        and_ln104_328_reg_1473_pp0_iter5_reg <= and_ln104_328_reg_1473_pp0_iter4_reg;
        and_ln104_328_reg_1473_pp0_iter6_reg <= and_ln104_328_reg_1473_pp0_iter5_reg;
        and_ln104_328_reg_1473_pp0_iter7_reg <= and_ln104_328_reg_1473_pp0_iter6_reg;
        icmp_ln86_1782_reg_1284 <= icmp_ln86_1782_fu_310_p2;
        icmp_ln86_1782_reg_1284_pp0_iter1_reg <= icmp_ln86_1782_reg_1284;
        icmp_ln86_1783_reg_1290 <= icmp_ln86_1783_fu_316_p2;
        icmp_ln86_1784_reg_1295 <= icmp_ln86_1784_fu_322_p2;
        icmp_ln86_1784_reg_1295_pp0_iter1_reg <= icmp_ln86_1784_reg_1295;
        icmp_ln86_1785_reg_1301 <= icmp_ln86_1785_fu_328_p2;
        icmp_ln86_1785_reg_1301_pp0_iter1_reg <= icmp_ln86_1785_reg_1301;
        icmp_ln86_1786_reg_1307 <= icmp_ln86_1786_fu_334_p2;
        icmp_ln86_1786_reg_1307_pp0_iter1_reg <= icmp_ln86_1786_reg_1307;
        icmp_ln86_1787_reg_1314 <= icmp_ln86_1787_fu_340_p2;
        icmp_ln86_1788_reg_1320 <= icmp_ln86_1788_fu_346_p2;
        icmp_ln86_1788_reg_1320_pp0_iter1_reg <= icmp_ln86_1788_reg_1320;
        icmp_ln86_1789_reg_1326 <= icmp_ln86_1789_fu_352_p2;
        icmp_ln86_1789_reg_1326_pp0_iter1_reg <= icmp_ln86_1789_reg_1326;
        icmp_ln86_1789_reg_1326_pp0_iter2_reg <= icmp_ln86_1789_reg_1326_pp0_iter1_reg;
        icmp_ln86_1790_reg_1332 <= icmp_ln86_1790_fu_358_p2;
        icmp_ln86_1790_reg_1332_pp0_iter1_reg <= icmp_ln86_1790_reg_1332;
        icmp_ln86_1790_reg_1332_pp0_iter2_reg <= icmp_ln86_1790_reg_1332_pp0_iter1_reg;
        icmp_ln86_1790_reg_1332_pp0_iter3_reg <= icmp_ln86_1790_reg_1332_pp0_iter2_reg;
        icmp_ln86_1791_reg_1338 <= icmp_ln86_1791_fu_364_p2;
        icmp_ln86_1791_reg_1338_pp0_iter1_reg <= icmp_ln86_1791_reg_1338;
        icmp_ln86_1791_reg_1338_pp0_iter2_reg <= icmp_ln86_1791_reg_1338_pp0_iter1_reg;
        icmp_ln86_1791_reg_1338_pp0_iter3_reg <= icmp_ln86_1791_reg_1338_pp0_iter2_reg;
        icmp_ln86_1792_reg_1344 <= icmp_ln86_1792_fu_370_p2;
        icmp_ln86_1792_reg_1344_pp0_iter1_reg <= icmp_ln86_1792_reg_1344;
        icmp_ln86_1792_reg_1344_pp0_iter2_reg <= icmp_ln86_1792_reg_1344_pp0_iter1_reg;
        icmp_ln86_1792_reg_1344_pp0_iter3_reg <= icmp_ln86_1792_reg_1344_pp0_iter2_reg;
        icmp_ln86_1792_reg_1344_pp0_iter4_reg <= icmp_ln86_1792_reg_1344_pp0_iter3_reg;
        icmp_ln86_1793_reg_1350 <= icmp_ln86_1793_fu_376_p2;
        icmp_ln86_1793_reg_1350_pp0_iter1_reg <= icmp_ln86_1793_reg_1350;
        icmp_ln86_1794_reg_1357 <= icmp_ln86_1794_fu_382_p2;
        icmp_ln86_1795_reg_1363 <= icmp_ln86_1795_fu_388_p2;
        icmp_ln86_1795_reg_1363_pp0_iter1_reg <= icmp_ln86_1795_reg_1363;
        icmp_ln86_1795_reg_1363_pp0_iter2_reg <= icmp_ln86_1795_reg_1363_pp0_iter1_reg;
        icmp_ln86_1795_reg_1363_pp0_iter3_reg <= icmp_ln86_1795_reg_1363_pp0_iter2_reg;
        icmp_ln86_1795_reg_1363_pp0_iter4_reg <= icmp_ln86_1795_reg_1363_pp0_iter3_reg;
        icmp_ln86_1795_reg_1363_pp0_iter5_reg <= icmp_ln86_1795_reg_1363_pp0_iter4_reg;
        icmp_ln86_1795_reg_1363_pp0_iter6_reg <= icmp_ln86_1795_reg_1363_pp0_iter5_reg;
        icmp_ln86_1796_reg_1369 <= icmp_ln86_1796_fu_394_p2;
        icmp_ln86_1796_reg_1369_pp0_iter1_reg <= icmp_ln86_1796_reg_1369;
        icmp_ln86_1797_reg_1374 <= icmp_ln86_1797_fu_400_p2;
        icmp_ln86_1797_reg_1374_pp0_iter1_reg <= icmp_ln86_1797_reg_1374;
        icmp_ln86_1798_reg_1379 <= icmp_ln86_1798_fu_406_p2;
        icmp_ln86_1798_reg_1379_pp0_iter1_reg <= icmp_ln86_1798_reg_1379;
        icmp_ln86_1798_reg_1379_pp0_iter2_reg <= icmp_ln86_1798_reg_1379_pp0_iter1_reg;
        icmp_ln86_1799_reg_1384 <= icmp_ln86_1799_fu_412_p2;
        icmp_ln86_1799_reg_1384_pp0_iter1_reg <= icmp_ln86_1799_reg_1384;
        icmp_ln86_1799_reg_1384_pp0_iter2_reg <= icmp_ln86_1799_reg_1384_pp0_iter1_reg;
        icmp_ln86_1800_reg_1389 <= icmp_ln86_1800_fu_418_p2;
        icmp_ln86_1800_reg_1389_pp0_iter1_reg <= icmp_ln86_1800_reg_1389;
        icmp_ln86_1800_reg_1389_pp0_iter2_reg <= icmp_ln86_1800_reg_1389_pp0_iter1_reg;
        icmp_ln86_1801_reg_1394 <= icmp_ln86_1801_fu_424_p2;
        icmp_ln86_1801_reg_1394_pp0_iter1_reg <= icmp_ln86_1801_reg_1394;
        icmp_ln86_1801_reg_1394_pp0_iter2_reg <= icmp_ln86_1801_reg_1394_pp0_iter1_reg;
        icmp_ln86_1801_reg_1394_pp0_iter3_reg <= icmp_ln86_1801_reg_1394_pp0_iter2_reg;
        icmp_ln86_1802_reg_1399 <= icmp_ln86_1802_fu_430_p2;
        icmp_ln86_1802_reg_1399_pp0_iter1_reg <= icmp_ln86_1802_reg_1399;
        icmp_ln86_1802_reg_1399_pp0_iter2_reg <= icmp_ln86_1802_reg_1399_pp0_iter1_reg;
        icmp_ln86_1802_reg_1399_pp0_iter3_reg <= icmp_ln86_1802_reg_1399_pp0_iter2_reg;
        icmp_ln86_1803_reg_1404 <= icmp_ln86_1803_fu_436_p2;
        icmp_ln86_1803_reg_1404_pp0_iter1_reg <= icmp_ln86_1803_reg_1404;
        icmp_ln86_1803_reg_1404_pp0_iter2_reg <= icmp_ln86_1803_reg_1404_pp0_iter1_reg;
        icmp_ln86_1803_reg_1404_pp0_iter3_reg <= icmp_ln86_1803_reg_1404_pp0_iter2_reg;
        icmp_ln86_1804_reg_1409 <= icmp_ln86_1804_fu_442_p2;
        icmp_ln86_1804_reg_1409_pp0_iter1_reg <= icmp_ln86_1804_reg_1409;
        icmp_ln86_1804_reg_1409_pp0_iter2_reg <= icmp_ln86_1804_reg_1409_pp0_iter1_reg;
        icmp_ln86_1804_reg_1409_pp0_iter3_reg <= icmp_ln86_1804_reg_1409_pp0_iter2_reg;
        icmp_ln86_1804_reg_1409_pp0_iter4_reg <= icmp_ln86_1804_reg_1409_pp0_iter3_reg;
        icmp_ln86_1805_reg_1414 <= icmp_ln86_1805_fu_448_p2;
        icmp_ln86_1805_reg_1414_pp0_iter1_reg <= icmp_ln86_1805_reg_1414;
        icmp_ln86_1805_reg_1414_pp0_iter2_reg <= icmp_ln86_1805_reg_1414_pp0_iter1_reg;
        icmp_ln86_1805_reg_1414_pp0_iter3_reg <= icmp_ln86_1805_reg_1414_pp0_iter2_reg;
        icmp_ln86_1805_reg_1414_pp0_iter4_reg <= icmp_ln86_1805_reg_1414_pp0_iter3_reg;
        icmp_ln86_1806_reg_1419 <= icmp_ln86_1806_fu_454_p2;
        icmp_ln86_1806_reg_1419_pp0_iter1_reg <= icmp_ln86_1806_reg_1419;
        icmp_ln86_1806_reg_1419_pp0_iter2_reg <= icmp_ln86_1806_reg_1419_pp0_iter1_reg;
        icmp_ln86_1806_reg_1419_pp0_iter3_reg <= icmp_ln86_1806_reg_1419_pp0_iter2_reg;
        icmp_ln86_1806_reg_1419_pp0_iter4_reg <= icmp_ln86_1806_reg_1419_pp0_iter3_reg;
        icmp_ln86_1807_reg_1424 <= icmp_ln86_1807_fu_460_p2;
        icmp_ln86_1807_reg_1424_pp0_iter1_reg <= icmp_ln86_1807_reg_1424;
        icmp_ln86_1807_reg_1424_pp0_iter2_reg <= icmp_ln86_1807_reg_1424_pp0_iter1_reg;
        icmp_ln86_1807_reg_1424_pp0_iter3_reg <= icmp_ln86_1807_reg_1424_pp0_iter2_reg;
        icmp_ln86_1807_reg_1424_pp0_iter4_reg <= icmp_ln86_1807_reg_1424_pp0_iter3_reg;
        icmp_ln86_1807_reg_1424_pp0_iter5_reg <= icmp_ln86_1807_reg_1424_pp0_iter4_reg;
        icmp_ln86_1808_reg_1429 <= icmp_ln86_1808_fu_466_p2;
        icmp_ln86_1808_reg_1429_pp0_iter1_reg <= icmp_ln86_1808_reg_1429;
        icmp_ln86_1808_reg_1429_pp0_iter2_reg <= icmp_ln86_1808_reg_1429_pp0_iter1_reg;
        icmp_ln86_1808_reg_1429_pp0_iter3_reg <= icmp_ln86_1808_reg_1429_pp0_iter2_reg;
        icmp_ln86_1808_reg_1429_pp0_iter4_reg <= icmp_ln86_1808_reg_1429_pp0_iter3_reg;
        icmp_ln86_1808_reg_1429_pp0_iter5_reg <= icmp_ln86_1808_reg_1429_pp0_iter4_reg;
        icmp_ln86_1809_reg_1434 <= icmp_ln86_1809_fu_472_p2;
        icmp_ln86_1809_reg_1434_pp0_iter1_reg <= icmp_ln86_1809_reg_1434;
        icmp_ln86_1809_reg_1434_pp0_iter2_reg <= icmp_ln86_1809_reg_1434_pp0_iter1_reg;
        icmp_ln86_1809_reg_1434_pp0_iter3_reg <= icmp_ln86_1809_reg_1434_pp0_iter2_reg;
        icmp_ln86_1809_reg_1434_pp0_iter4_reg <= icmp_ln86_1809_reg_1434_pp0_iter3_reg;
        icmp_ln86_1809_reg_1434_pp0_iter5_reg <= icmp_ln86_1809_reg_1434_pp0_iter4_reg;
        icmp_ln86_1809_reg_1434_pp0_iter6_reg <= icmp_ln86_1809_reg_1434_pp0_iter5_reg;
        icmp_ln86_reg_1276 <= icmp_ln86_fu_304_p2;
        icmp_ln86_reg_1276_pp0_iter1_reg <= icmp_ln86_reg_1276;
        or_ln117_1574_reg_1538 <= or_ln117_1574_fu_700_p2;
        or_ln117_1576_reg_1548 <= or_ln117_1576_fu_720_p2;
        or_ln117_1578_reg_1554 <= or_ln117_1578_fu_726_p2;
        or_ln117_1580_reg_1576 <= or_ln117_1580_fu_814_p2;
        or_ln117_1582_reg_1586 <= or_ln117_1582_fu_835_p2;
        or_ln117_1586_reg_1562 <= or_ln117_1586_fu_730_p2;
        or_ln117_1586_reg_1562_pp0_iter3_reg <= or_ln117_1586_reg_1562;
        or_ln117_1586_reg_1562_pp0_iter4_reg <= or_ln117_1586_reg_1562_pp0_iter3_reg;
        or_ln117_1588_reg_1603 <= or_ln117_1588_fu_946_p2;
        or_ln117_1592_reg_1609 <= or_ln117_1592_fu_1024_p2;
        or_ln117_1594_reg_1620 <= or_ln117_1594_fu_1063_p2;
        or_ln117_1594_reg_1620_pp0_iter7_reg <= or_ln117_1594_reg_1620;
        or_ln117_1596_reg_1625 <= or_ln117_1596_fu_1088_p2;
        or_ln117_reg_1492 <= or_ln117_fu_566_p2;
        select_ln117_1735_reg_1543 <= select_ln117_1735_fu_712_p3;
        select_ln117_1741_reg_1581 <= select_ln117_1741_fu_827_p3;
        select_ln117_1747_reg_1598 <= select_ln117_1747_fu_939_p3;
        select_ln117_1753_reg_1615 <= select_ln117_1753_fu_1037_p3;
        select_ln117_1757_reg_1630 <= select_ln117_1757_fu_1102_p3;
        tmp_reg_1635 <= tmp_fu_1137_p63;
        xor_ln104_846_reg_1445 <= xor_ln104_846_fu_484_p2;
        xor_ln104_846_reg_1445_pp0_iter1_reg <= xor_ln104_846_reg_1445;
        xor_ln104_reg_1439 <= xor_ln104_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_11_val_int_reg <= x_11_val;
        x_12_val_int_reg <= x_12_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_3_val_int_reg <= x_3_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign and_ln102_1986_fu_494_p2 = (xor_ln104_reg_1439 & icmp_ln86_1783_reg_1290);

assign and_ln102_1987_fu_502_p2 = (icmp_ln86_1784_reg_1295 & and_ln102_fu_490_p2);

assign and_ln102_1988_fu_592_p2 = (icmp_ln86_1785_reg_1301_pp0_iter1_reg & and_ln104_fu_577_p2);

assign and_ln102_1989_fu_608_p2 = (icmp_ln86_1786_reg_1307_pp0_iter1_reg & and_ln102_1986_reg_1457);

assign and_ln102_1990_fu_518_p2 = (icmp_ln86_1787_reg_1314 & and_ln104_324_fu_498_p2);

assign and_ln102_1991_fu_534_p2 = (icmp_ln86_1788_reg_1320 & and_ln102_1987_fu_502_p2);

assign and_ln102_1992_fu_617_p2 = (icmp_ln86_1789_reg_1326_pp0_iter1_reg & and_ln104_325_fu_587_p2);

assign and_ln102_1993_fu_739_p2 = (icmp_ln86_1790_reg_1332_pp0_iter2_reg & and_ln102_1988_reg_1507);

assign and_ln102_1994_fu_743_p2 = (icmp_ln86_1791_reg_1338_pp0_iter2_reg & and_ln104_326_reg_1514);

assign and_ln102_1995_fu_849_p2 = (icmp_ln86_1792_reg_1344_pp0_iter3_reg & and_ln102_1989_reg_1520_pp0_iter3_reg);

assign and_ln102_1996_fu_622_p2 = (icmp_ln86_1793_reg_1350_pp0_iter1_reg & and_ln104_327_reg_1468);

assign and_ln102_1997_fu_550_p2 = (icmp_ln86_1794_reg_1357 & and_ln102_1990_fu_518_p2);

assign and_ln102_1998_fu_1045_p2 = (icmp_ln86_1795_reg_1363_pp0_iter5_reg & and_ln104_328_reg_1473_pp0_iter5_reg);

assign and_ln102_1999_fu_626_p2 = (icmp_ln86_1796_reg_1369_pp0_iter1_reg & and_ln102_1991_reg_1480);

assign and_ln102_2000_fu_630_p2 = (xor_ln104_851_fu_612_p2 & icmp_ln86_1797_reg_1374_pp0_iter1_reg);

assign and_ln102_2001_fu_635_p2 = (and_ln102_2000_fu_630_p2 & and_ln102_1987_reg_1462);

assign and_ln102_2002_fu_747_p2 = (icmp_ln86_1798_reg_1379_pp0_iter2_reg & and_ln102_1992_reg_1527);

assign and_ln102_2003_fu_751_p2 = (xor_ln104_852_fu_734_p2 & icmp_ln86_1799_reg_1384_pp0_iter2_reg);

assign and_ln102_2004_fu_756_p2 = (and_ln104_325_reg_1502 & and_ln102_2003_fu_751_p2);

assign and_ln102_2005_fu_761_p2 = (icmp_ln86_1800_reg_1389_pp0_iter2_reg & and_ln102_1993_fu_739_p2);

assign and_ln102_2006_fu_853_p2 = (xor_ln104_853_fu_839_p2 & icmp_ln86_1801_reg_1394_pp0_iter3_reg);

assign and_ln102_2007_fu_858_p2 = (and_ln102_2006_fu_853_p2 & and_ln102_1988_reg_1507_pp0_iter3_reg);

assign and_ln102_2008_fu_863_p2 = (icmp_ln86_1802_reg_1399_pp0_iter3_reg & and_ln102_1994_reg_1570);

assign and_ln102_2009_fu_867_p2 = (xor_ln104_854_fu_844_p2 & icmp_ln86_1803_reg_1404_pp0_iter3_reg);

assign and_ln102_2010_fu_872_p2 = (and_ln104_326_reg_1514_pp0_iter3_reg & and_ln102_2009_fu_867_p2);

assign and_ln102_2011_fu_956_p2 = (icmp_ln86_1804_reg_1409_pp0_iter4_reg & and_ln102_1995_reg_1593);

assign and_ln102_2012_fu_960_p2 = (xor_ln104_855_fu_951_p2 & icmp_ln86_1805_reg_1414_pp0_iter4_reg);

assign and_ln102_2013_fu_965_p2 = (and_ln102_2012_fu_960_p2 & and_ln102_1989_reg_1520_pp0_iter4_reg);

assign and_ln102_2014_fu_970_p2 = (icmp_ln86_1806_reg_1419_pp0_iter4_reg & and_ln102_1996_reg_1532_pp0_iter4_reg);

assign and_ln102_2015_fu_1049_p2 = (icmp_ln86_1807_reg_1424_pp0_iter5_reg & and_ln102_1997_reg_1486_pp0_iter5_reg);

assign and_ln102_2016_fu_1053_p2 = (icmp_ln86_1808_reg_1429_pp0_iter5_reg & and_ln102_1998_fu_1045_p2);

assign and_ln102_2017_fu_1115_p2 = (xor_ln104_858_fu_1110_p2 & icmp_ln86_1809_reg_1434_pp0_iter6_reg);

assign and_ln102_2018_fu_1120_p2 = (and_ln104_328_reg_1473_pp0_iter6_reg & and_ln102_2017_fu_1115_p2);

assign and_ln102_fu_490_p2 = (icmp_ln86_reg_1276 & icmp_ln86_1782_reg_1284);

assign and_ln104_324_fu_498_p2 = (xor_ln104_reg_1439 & xor_ln104_846_reg_1445);

assign and_ln104_325_fu_587_p2 = (xor_ln104_847_fu_582_p2 & and_ln102_reg_1451);

assign and_ln104_326_fu_602_p2 = (xor_ln104_848_fu_597_p2 & and_ln104_fu_577_p2);

assign and_ln104_327_fu_512_p2 = (xor_ln104_849_fu_507_p2 & and_ln102_1986_fu_494_p2);

assign and_ln104_328_fu_528_p2 = (xor_ln104_850_fu_523_p2 & and_ln104_324_fu_498_p2);

assign and_ln104_329_fu_544_p2 = (xor_ln104_856_fu_539_p2 & and_ln104_327_fu_512_p2);

assign and_ln104_330_fu_560_p2 = (xor_ln104_857_fu_555_p2 & and_ln102_1990_fu_518_p2);

assign and_ln104_fu_577_p2 = (xor_ln104_845_fu_572_p2 & icmp_ln86_reg_1276_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1598_fu_1265_p2[0:0] == 1'b1) ? tmp_reg_1635 : 12'd0);

assign icmp_ln86_1782_fu_310_p2 = (($signed(x_0_val_int_reg) < $signed(18'd901)) ? 1'b1 : 1'b0);

assign icmp_ln86_1783_fu_316_p2 = (($signed(x_11_val_int_reg) < $signed(18'd1189)) ? 1'b1 : 1'b0);

assign icmp_ln86_1784_fu_322_p2 = (($signed(x_1_val_int_reg) < $signed(18'd261853)) ? 1'b1 : 1'b0);

assign icmp_ln86_1785_fu_328_p2 = (($signed(x_1_val_int_reg) < $signed(18'd261339)) ? 1'b1 : 1'b0);

assign icmp_ln86_1786_fu_334_p2 = (($signed(x_15_val_int_reg) < $signed(18'd2579)) ? 1'b1 : 1'b0);

assign icmp_ln86_1787_fu_340_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261595)) ? 1'b1 : 1'b0);

assign icmp_ln86_1788_fu_346_p2 = (($signed(x_6_val_int_reg) < $signed(18'd173)) ? 1'b1 : 1'b0);

assign icmp_ln86_1789_fu_352_p2 = (($signed(x_0_val_int_reg) < $signed(18'd696)) ? 1'b1 : 1'b0);

assign icmp_ln86_1790_fu_358_p2 = (($signed(x_12_val_int_reg) < $signed(18'd702)) ? 1'b1 : 1'b0);

assign icmp_ln86_1791_fu_364_p2 = (($signed(x_14_val_int_reg) < $signed(18'd194)) ? 1'b1 : 1'b0);

assign icmp_ln86_1792_fu_370_p2 = (($signed(x_0_val_int_reg) < $signed(18'd260060)) ? 1'b1 : 1'b0);

assign icmp_ln86_1793_fu_376_p2 = (($signed(x_9_val_int_reg) < $signed(18'd1638)) ? 1'b1 : 1'b0);

assign icmp_ln86_1794_fu_382_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261578)) ? 1'b1 : 1'b0);

assign icmp_ln86_1795_fu_388_p2 = (($signed(x_1_val_int_reg) < $signed(18'd262125)) ? 1'b1 : 1'b0);

assign icmp_ln86_1796_fu_394_p2 = (($signed(x_15_val_int_reg) < $signed(18'd260992)) ? 1'b1 : 1'b0);

assign icmp_ln86_1797_fu_400_p2 = (($signed(x_9_val_int_reg) < $signed(18'd820)) ? 1'b1 : 1'b0);

assign icmp_ln86_1798_fu_406_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261464)) ? 1'b1 : 1'b0);

assign icmp_ln86_1799_fu_412_p2 = (($signed(x_11_val_int_reg) < $signed(18'd2318)) ? 1'b1 : 1'b0);

assign icmp_ln86_1800_fu_418_p2 = (($signed(x_11_val_int_reg) < $signed(18'd1727)) ? 1'b1 : 1'b0);

assign icmp_ln86_1801_fu_424_p2 = (($signed(x_15_val_int_reg) < $signed(18'd260519)) ? 1'b1 : 1'b0);

assign icmp_ln86_1802_fu_430_p2 = (($signed(x_15_val_int_reg) < $signed(18'd260803)) ? 1'b1 : 1'b0);

assign icmp_ln86_1803_fu_436_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261913)) ? 1'b1 : 1'b0);

assign icmp_ln86_1804_fu_442_p2 = (($signed(x_1_val_int_reg) < $signed(18'd1011)) ? 1'b1 : 1'b0);

assign icmp_ln86_1805_fu_448_p2 = (($signed(x_6_val_int_reg) < $signed(18'd4036)) ? 1'b1 : 1'b0);

assign icmp_ln86_1806_fu_454_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261775)) ? 1'b1 : 1'b0);

assign icmp_ln86_1807_fu_460_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261577)) ? 1'b1 : 1'b0);

assign icmp_ln86_1808_fu_466_p2 = (($signed(x_5_val_int_reg) < $signed(18'd206)) ? 1'b1 : 1'b0);

assign icmp_ln86_1809_fu_472_p2 = (($signed(x_1_val_int_reg) < $signed(18'd787)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_304_p2 = (($signed(x_15_val_int_reg) < $signed(18'd832)) ? 1'b1 : 1'b0);

assign or_ln117_1568_fu_640_p2 = (xor_ln104_846_reg_1445_pp0_iter1_reg | icmp_ln86_reg_1276_pp0_iter1_reg);

assign or_ln117_1569_fu_644_p2 = (or_ln117_1568_fu_640_p2 | icmp_ln86_1786_reg_1307_pp0_iter1_reg);

assign or_ln117_1570_fu_649_p2 = (or_ln117_1569_fu_644_p2 | icmp_ln86_1793_reg_1350_pp0_iter1_reg);

assign or_ln117_1571_fu_658_p2 = (or_ln117_reg_1492 | and_ln102_1999_fu_626_p2);

assign or_ln117_1572_fu_670_p2 = (or_ln117_reg_1492 | and_ln102_1991_reg_1480);

assign or_ln117_1573_fu_686_p2 = (or_ln117_1572_fu_670_p2 | and_ln102_2001_fu_635_p2);

assign or_ln117_1574_fu_700_p2 = (or_ln117_reg_1492 | and_ln102_1987_reg_1462);

assign or_ln117_1575_fu_766_p2 = (or_ln117_1574_reg_1538 | and_ln102_2002_fu_747_p2);

assign or_ln117_1576_fu_720_p2 = (or_ln117_1574_fu_700_p2 | and_ln102_1992_fu_617_p2);

assign or_ln117_1577_fu_782_p2 = (or_ln117_1576_reg_1548 | and_ln102_2004_fu_756_p2);

assign or_ln117_1578_fu_726_p2 = (or_ln117_reg_1492 | and_ln102_reg_1451);

assign or_ln117_1579_fu_802_p2 = (or_ln117_1578_reg_1554 | and_ln102_2005_fu_761_p2);

assign or_ln117_1580_fu_814_p2 = (or_ln117_1578_reg_1554 | and_ln102_1993_fu_739_p2);

assign or_ln117_1581_fu_877_p2 = (or_ln117_1580_reg_1576 | and_ln102_2007_fu_858_p2);

assign or_ln117_1582_fu_835_p2 = (or_ln117_1578_reg_1554 | and_ln102_1988_reg_1507);

assign or_ln117_1583_fu_889_p2 = (or_ln117_1582_reg_1586 | and_ln102_2008_fu_863_p2);

assign or_ln117_1584_fu_901_p2 = (or_ln117_1582_reg_1586 | and_ln102_1994_reg_1570);

assign or_ln117_1585_fu_917_p2 = (or_ln117_1584_fu_901_p2 | and_ln102_2010_fu_872_p2);

assign or_ln117_1586_fu_730_p2 = (or_ln117_reg_1492 | icmp_ln86_reg_1276_pp0_iter1_reg);

assign or_ln117_1587_fu_974_p2 = (or_ln117_1586_reg_1562_pp0_iter4_reg | and_ln102_2011_fu_956_p2);

assign or_ln117_1588_fu_946_p2 = (or_ln117_1586_reg_1562_pp0_iter3_reg | and_ln102_1995_fu_849_p2);

assign or_ln117_1589_fu_986_p2 = (or_ln117_1588_reg_1603 | and_ln102_2013_fu_965_p2);

assign or_ln117_1590_fu_998_p2 = (or_ln117_1586_reg_1562_pp0_iter4_reg | and_ln102_1989_reg_1520_pp0_iter4_reg);

assign or_ln117_1591_fu_1010_p2 = (or_ln117_1590_fu_998_p2 | and_ln102_2014_fu_970_p2);

assign or_ln117_1592_fu_1024_p2 = (or_ln117_1590_fu_998_p2 | and_ln102_1996_reg_1532_pp0_iter4_reg);

assign or_ln117_1593_fu_1058_p2 = (or_ln117_1592_reg_1609 | and_ln102_2015_fu_1049_p2);

assign or_ln117_1594_fu_1063_p2 = (or_ln117_1592_reg_1609 | and_ln102_1997_reg_1486_pp0_iter5_reg);

assign or_ln117_1595_fu_1074_p2 = (or_ln117_1594_fu_1063_p2 | and_ln102_2016_fu_1053_p2);

assign or_ln117_1596_fu_1088_p2 = (or_ln117_1594_fu_1063_p2 | and_ln102_1998_fu_1045_p2);

assign or_ln117_1597_fu_1125_p2 = (or_ln117_1596_reg_1625 | and_ln102_2018_fu_1120_p2);

assign or_ln117_1598_fu_1265_p2 = (or_ln117_1594_reg_1620_pp0_iter7_reg | and_ln104_328_reg_1473_pp0_iter7_reg);

assign or_ln117_fu_566_p2 = (and_ln104_330_fu_560_p2 | and_ln104_329_fu_544_p2);

assign select_ln117_1732_fu_674_p3 = ((or_ln117_1571_fu_658_p2[0:0] == 1'b1) ? select_ln117_fu_663_p3 : 2'd3);

assign select_ln117_1733_fu_692_p3 = ((or_ln117_1572_fu_670_p2[0:0] == 1'b1) ? zext_ln117_184_fu_682_p1 : 3'd4);

assign select_ln117_1734_fu_704_p3 = ((or_ln117_1573_fu_686_p2[0:0] == 1'b1) ? select_ln117_1733_fu_692_p3 : 3'd5);

assign select_ln117_1735_fu_712_p3 = ((or_ln117_1574_fu_700_p2[0:0] == 1'b1) ? select_ln117_1734_fu_704_p3 : 3'd6);

assign select_ln117_1736_fu_771_p3 = ((or_ln117_1575_fu_766_p2[0:0] == 1'b1) ? select_ln117_1735_reg_1543 : 3'd7);

assign select_ln117_1737_fu_787_p3 = ((or_ln117_1576_reg_1548[0:0] == 1'b1) ? zext_ln117_185_fu_778_p1 : 4'd8);

assign select_ln117_1738_fu_794_p3 = ((or_ln117_1577_fu_782_p2[0:0] == 1'b1) ? select_ln117_1737_fu_787_p3 : 4'd9);

assign select_ln117_1739_fu_807_p3 = ((or_ln117_1578_reg_1554[0:0] == 1'b1) ? select_ln117_1738_fu_794_p3 : 4'd10);

assign select_ln117_1740_fu_819_p3 = ((or_ln117_1579_fu_802_p2[0:0] == 1'b1) ? select_ln117_1739_fu_807_p3 : 4'd11);

assign select_ln117_1741_fu_827_p3 = ((or_ln117_1580_fu_814_p2[0:0] == 1'b1) ? select_ln117_1740_fu_819_p3 : 4'd12);

assign select_ln117_1742_fu_882_p3 = ((or_ln117_1581_fu_877_p2[0:0] == 1'b1) ? select_ln117_1741_reg_1581 : 4'd13);

assign select_ln117_1743_fu_894_p3 = ((or_ln117_1582_reg_1586[0:0] == 1'b1) ? select_ln117_1742_fu_882_p3 : 4'd14);

assign select_ln117_1744_fu_905_p3 = ((or_ln117_1583_fu_889_p2[0:0] == 1'b1) ? select_ln117_1743_fu_894_p3 : 4'd15);

assign select_ln117_1745_fu_923_p3 = ((or_ln117_1584_fu_901_p2[0:0] == 1'b1) ? zext_ln117_186_fu_913_p1 : 5'd16);

assign select_ln117_1746_fu_931_p3 = ((or_ln117_1585_fu_917_p2[0:0] == 1'b1) ? select_ln117_1745_fu_923_p3 : 5'd17);

assign select_ln117_1747_fu_939_p3 = ((or_ln117_1586_reg_1562_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_1746_fu_931_p3 : 5'd18);

assign select_ln117_1748_fu_979_p3 = ((or_ln117_1587_fu_974_p2[0:0] == 1'b1) ? select_ln117_1747_reg_1598 : 5'd19);

assign select_ln117_1749_fu_991_p3 = ((or_ln117_1588_reg_1603[0:0] == 1'b1) ? select_ln117_1748_fu_979_p3 : 5'd20);

assign select_ln117_1750_fu_1002_p3 = ((or_ln117_1589_fu_986_p2[0:0] == 1'b1) ? select_ln117_1749_fu_991_p3 : 5'd21);

assign select_ln117_1751_fu_1016_p3 = ((or_ln117_1590_fu_998_p2[0:0] == 1'b1) ? select_ln117_1750_fu_1002_p3 : 5'd22);

assign select_ln117_1752_fu_1029_p3 = ((or_ln117_1591_fu_1010_p2[0:0] == 1'b1) ? select_ln117_1751_fu_1016_p3 : 5'd23);

assign select_ln117_1753_fu_1037_p3 = ((or_ln117_1592_fu_1024_p2[0:0] == 1'b1) ? select_ln117_1752_fu_1029_p3 : 5'd24);

assign select_ln117_1754_fu_1067_p3 = ((or_ln117_1593_fu_1058_p2[0:0] == 1'b1) ? select_ln117_1753_reg_1615 : 5'd25);

assign select_ln117_1755_fu_1080_p3 = ((or_ln117_1594_fu_1063_p2[0:0] == 1'b1) ? select_ln117_1754_fu_1067_p3 : 5'd26);

assign select_ln117_1756_fu_1094_p3 = ((or_ln117_1595_fu_1074_p2[0:0] == 1'b1) ? select_ln117_1755_fu_1080_p3 : 5'd27);

assign select_ln117_1757_fu_1102_p3 = ((or_ln117_1596_fu_1088_p2[0:0] == 1'b1) ? select_ln117_1756_fu_1094_p3 : 5'd28);

assign select_ln117_fu_663_p3 = ((or_ln117_reg_1492[0:0] == 1'b1) ? zext_ln117_fu_654_p1 : 2'd2);

assign tmp_fu_1137_p61 = 'bx;

assign tmp_fu_1137_p62 = ((or_ln117_1597_fu_1125_p2[0:0] == 1'b1) ? select_ln117_1757_reg_1630 : 5'd29);

assign xor_ln104_845_fu_572_p2 = (icmp_ln86_1782_reg_1284_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_846_fu_484_p2 = (icmp_ln86_1783_fu_316_p2 ^ 1'd1);

assign xor_ln104_847_fu_582_p2 = (icmp_ln86_1784_reg_1295_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_848_fu_597_p2 = (icmp_ln86_1785_reg_1301_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_849_fu_507_p2 = (icmp_ln86_1786_reg_1307 ^ 1'd1);

assign xor_ln104_850_fu_523_p2 = (icmp_ln86_1787_reg_1314 ^ 1'd1);

assign xor_ln104_851_fu_612_p2 = (icmp_ln86_1788_reg_1320_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_852_fu_734_p2 = (icmp_ln86_1789_reg_1326_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_853_fu_839_p2 = (icmp_ln86_1790_reg_1332_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_854_fu_844_p2 = (icmp_ln86_1791_reg_1338_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_855_fu_951_p2 = (icmp_ln86_1792_reg_1344_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_856_fu_539_p2 = (icmp_ln86_1793_reg_1350 ^ 1'd1);

assign xor_ln104_857_fu_555_p2 = (icmp_ln86_1794_reg_1357 ^ 1'd1);

assign xor_ln104_858_fu_1110_p2 = (icmp_ln86_1795_reg_1363_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_478_p2 = (icmp_ln86_fu_304_p2 ^ 1'd1);

assign zext_ln117_184_fu_682_p1 = select_ln117_1732_fu_674_p3;

assign zext_ln117_185_fu_778_p1 = select_ln117_1736_fu_771_p3;

assign zext_ln117_186_fu_913_p1 = select_ln117_1744_fu_905_p3;

assign zext_ln117_fu_654_p1 = or_ln117_1570_fu_649_p2;

endmodule //my_prj_decision_function_113
