# Reading D:/Quartus_Prime_Lite_v19_1/modelsim_ase/tcl/vsim/pref.tcl
# do mux28bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus_Prime_Lite_v19_1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Quartus\ Projects/mux28bit {D:/Quartus Projects/mux28bit/mux28bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:36 on Oct 25,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Quartus Projects/mux28bit" D:/Quartus Projects/mux28bit/mux28bit.sv 
# -- Compiling module mux28bit
# 
# Top level modules:
# 	mux28bit
# End time: 17:55:36 on Oct 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim mux28bit
# vsim mux28bit 
# Start time: 17:55:43 on Oct 25,2024
# Loading sv_std.std
# Loading work.mux28bit
add wave *
force x 1 0, 0101 10
force y 0 0, 0011 10
run
# End time: 17:56:30 on Oct 25,2024, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
