// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------
#pragma warning disable CS1591 // Missing XML comment for publicly visible type or member
using static AsmArm64.Arm64InstructionFactory;
using static AsmArm64.Arm64Factory;
namespace AsmArm64.Tests.General;

[TestClass]
public class Arm64InstructionFactoryTests_CINC_General : Arm64InstructionFactoryTests
{
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.CINC"/>.
    /// </summary>
    [TestMethod]
    public void Test_CINC_csinc_32_condsel_0()
    {
        TestInst(CINC(W0, W1, NE), asm => asm.CINC(W0, W1, NE), Arm64InstructionId.CINC_csinc_32_condsel, Arm64Mnemonic.CINC, "CINC W0, W1, NE");
        TestInst(CINC(W15, W1, NE), asm => asm.CINC(W15, W1, NE), Arm64InstructionId.CINC_csinc_32_condsel, Arm64Mnemonic.CINC, "CINC W15, W1, NE");
        TestInst(CINC(WZR, W1, NE), asm => asm.CINC(WZR, W1, NE), Arm64InstructionId.CINC_csinc_32_condsel, Arm64Mnemonic.CINC, "CINC WZR, W1, NE");
        TestInst(CINC(W0, W16, NE), asm => asm.CINC(W0, W16, NE), Arm64InstructionId.CINC_csinc_32_condsel, Arm64Mnemonic.CINC, "CINC W0, W16, NE");
        TestInst(CINC(W15, W16, NE), asm => asm.CINC(W15, W16, NE), Arm64InstructionId.CINC_csinc_32_condsel, Arm64Mnemonic.CINC, "CINC W15, W16, NE");
        TestInst(CINC(WZR, W16, NE), asm => asm.CINC(WZR, W16, NE), Arm64InstructionId.CINC_csinc_32_condsel, Arm64Mnemonic.CINC, "CINC WZR, W16, NE");
        TestInst(CINC(W0, WZR, NE), asm => asm.CINC(W0, WZR, NE), Arm64InstructionId.CSET_csinc_32_condsel, Arm64Mnemonic.CSET, "CSET W0, NE");
        TestInst(CINC(W15, WZR, NE), asm => asm.CINC(W15, WZR, NE), Arm64InstructionId.CSET_csinc_32_condsel, Arm64Mnemonic.CSET, "CSET W15, NE");
        TestInst(CINC(WZR, WZR, NE), asm => asm.CINC(WZR, WZR, NE), Arm64InstructionId.CSET_csinc_32_condsel, Arm64Mnemonic.CSET, "CSET WZR, NE");
        TestInst(CINC(W0, W1, HS), asm => asm.CINC(W0, W1, HS), Arm64InstructionId.CINC_csinc_32_condsel, Arm64Mnemonic.CINC, "CINC W0, W1, HS");
        TestInst(CINC(W15, W1, HS), asm => asm.CINC(W15, W1, HS), Arm64InstructionId.CINC_csinc_32_condsel, Arm64Mnemonic.CINC, "CINC W15, W1, HS");
        TestInst(CINC(WZR, W1, HS), asm => asm.CINC(WZR, W1, HS), Arm64InstructionId.CINC_csinc_32_condsel, Arm64Mnemonic.CINC, "CINC WZR, W1, HS");
        TestInst(CINC(W0, W16, HS), asm => asm.CINC(W0, W16, HS), Arm64InstructionId.CINC_csinc_32_condsel, Arm64Mnemonic.CINC, "CINC W0, W16, HS");
        TestInst(CINC(W15, W16, HS), asm => asm.CINC(W15, W16, HS), Arm64InstructionId.CINC_csinc_32_condsel, Arm64Mnemonic.CINC, "CINC W15, W16, HS");
        TestInst(CINC(WZR, W16, HS), asm => asm.CINC(WZR, W16, HS), Arm64InstructionId.CINC_csinc_32_condsel, Arm64Mnemonic.CINC, "CINC WZR, W16, HS");
        TestInst(CINC(W0, WZR, HS), asm => asm.CINC(W0, WZR, HS), Arm64InstructionId.CSET_csinc_32_condsel, Arm64Mnemonic.CSET, "CSET W0, HS");
        TestInst(CINC(W15, WZR, HS), asm => asm.CINC(W15, WZR, HS), Arm64InstructionId.CSET_csinc_32_condsel, Arm64Mnemonic.CSET, "CSET W15, HS");
        TestInst(CINC(WZR, WZR, HS), asm => asm.CINC(WZR, WZR, HS), Arm64InstructionId.CSET_csinc_32_condsel, Arm64Mnemonic.CSET, "CSET WZR, HS");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.CINC"/>.
    /// </summary>
    [TestMethod]
    public void Test_CINC_csinc_64_condsel_1()
    {
        TestInst(CINC(X0, X1, NE), asm => asm.CINC(X0, X1, NE), Arm64InstructionId.CINC_csinc_64_condsel, Arm64Mnemonic.CINC, "CINC X0, X1, NE");
        TestInst(CINC(X15, X1, NE), asm => asm.CINC(X15, X1, NE), Arm64InstructionId.CINC_csinc_64_condsel, Arm64Mnemonic.CINC, "CINC X15, X1, NE");
        TestInst(CINC(XZR, X1, NE), asm => asm.CINC(XZR, X1, NE), Arm64InstructionId.CINC_csinc_64_condsel, Arm64Mnemonic.CINC, "CINC XZR, X1, NE");
        TestInst(CINC(X0, X16, NE), asm => asm.CINC(X0, X16, NE), Arm64InstructionId.CINC_csinc_64_condsel, Arm64Mnemonic.CINC, "CINC X0, X16, NE");
        TestInst(CINC(X15, X16, NE), asm => asm.CINC(X15, X16, NE), Arm64InstructionId.CINC_csinc_64_condsel, Arm64Mnemonic.CINC, "CINC X15, X16, NE");
        TestInst(CINC(XZR, X16, NE), asm => asm.CINC(XZR, X16, NE), Arm64InstructionId.CINC_csinc_64_condsel, Arm64Mnemonic.CINC, "CINC XZR, X16, NE");
        TestInst(CINC(X0, X1, HS), asm => asm.CINC(X0, X1, HS), Arm64InstructionId.CINC_csinc_64_condsel, Arm64Mnemonic.CINC, "CINC X0, X1, HS");
        TestInst(CINC(X15, X1, HS), asm => asm.CINC(X15, X1, HS), Arm64InstructionId.CINC_csinc_64_condsel, Arm64Mnemonic.CINC, "CINC X15, X1, HS");
        TestInst(CINC(XZR, X1, HS), asm => asm.CINC(XZR, X1, HS), Arm64InstructionId.CINC_csinc_64_condsel, Arm64Mnemonic.CINC, "CINC XZR, X1, HS");
        TestInst(CINC(X0, X16, HS), asm => asm.CINC(X0, X16, HS), Arm64InstructionId.CINC_csinc_64_condsel, Arm64Mnemonic.CINC, "CINC X0, X16, HS");
        TestInst(CINC(X15, X16, HS), asm => asm.CINC(X15, X16, HS), Arm64InstructionId.CINC_csinc_64_condsel, Arm64Mnemonic.CINC, "CINC X15, X16, HS");
        TestInst(CINC(XZR, X16, HS), asm => asm.CINC(XZR, X16, HS), Arm64InstructionId.CINC_csinc_64_condsel, Arm64Mnemonic.CINC, "CINC XZR, X16, HS");
    }
}
