INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC-LIFE/Documents/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC-LIFE/Documents/Lab3/Lab3.srcs/sim_1/new/TB_RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_RCA_4
