# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../sv/mips_decls_p.sv" \
"../../../../../sv/aludec.sv" \
"../../../../../sv/controller.sv" \
"../../../../../sv/datapath.sv" \
"../../../../../sv/maindec.sv" \
"../../../../../sv/mem.sv" \
"../../../../../sv/mips_multi.sv" \
"../../../../../sv/mips_multi_top.sv" \
"../../../../../sv/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
