{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "bd9356d0",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "=== NextPNR Parameter Sweep with MLIR Processing Pipeline ===\n",
      "Comprehensive FPGA parameter optimization using MLIR-generated benchmarks\n",
      "Auto-reload enabled for module imports\n",
      "‚úì Core libraries and logging configured\n"
     ]
    }
   ],
   "source": [
    "# NextPNR Parameter Sweep with MLIR Processing Pipeline\n",
    "# Comprehensive tool for FPGA parameter optimization using MLIR-generated benchmarks\n",
    "\n",
    "# Enable auto reload for imports\n",
    "%load_ext autoreload\n",
    "%autoreload 2\n",
    "\n",
    "# Standard library imports\n",
    "import subprocess\n",
    "import os\n",
    "import sys\n",
    "import re\n",
    "import time\n",
    "import json\n",
    "from pathlib import Path\n",
    "from datetime import datetime\n",
    "import itertools\n",
    "import concurrent.futures\n",
    "\n",
    "# Third-party imports\n",
    "import pandas as pd\n",
    "import numpy as np\n",
    "from loguru import logger\n",
    "\n",
    "# Configure loguru logger - output only to stdout (only if not already configured)\n",
    "# logger.remove()  # Remove default handler\n",
    "# logger.add(sys.stdout, format=\"{time} | {level} | {message}\", level=\"INFO\")\n",
    "\n",
    "print(\"=== NextPNR Parameter Sweep with MLIR Processing Pipeline ===\")\n",
    "print(\"Comprehensive FPGA parameter optimization using MLIR-generated benchmarks\")\n",
    "print(\"Auto-reload enabled for module imports\")\n",
    "\n",
    "print(\"‚úì Core libraries and logging configured\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "3abde904",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Configuration setup complete:\n",
      "  Parameter combinations: 10 √ó 10 = 100 total\n",
      "  Test grid size: 4 combinations\n",
      "  Compilation results directory: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result\n",
      "  Stage directories:\n",
      "    01_optimized_mlir/ - MLIR optimization results\n",
      "    02_extracted_mlir/ - Loop-to-function extraction results\n",
      "    03_intermediate_mlir/ - Individual function MLIR files\n",
      "    04_futil/ - Generated FUTIL files\n",
      "    05_verilog/ - Final Verilog output\n",
      "  Parameter sweep results directory: /home/kelvin/FABulous_fork/myProject/PnR/parameter_sweep_results\n",
      "  Benchmark root directory: /home/kelvin/FABulous_fork/myProject/PnR/mlir\n",
      "  Starting with unoptimized MLIR files from BENCHMARK folder\n",
      "‚úì Configuration and paths set up successfully\n"
     ]
    }
   ],
   "source": [
    "# Configuration and Parameter Setup\n",
    "# Define parameter ranges, paths, and constants for the parameter sweep\n",
    "\n",
    "import numpy as np\n",
    "import os\n",
    "from pathlib import Path\n",
    "\n",
    "# Define parameter ranges for the sweep\n",
    "CONNECTIVITY_FACTORS = np.arange(0.0, 2.0, 0.2)  # 0.0 to 2.0 with step 0.2\n",
    "CONGESTION_FACTORS = np.arange(0.0, 2.0, 0.2)    # 0.0 to 2.0 with step 0.2\n",
    "\n",
    "# Create parameter grid - use reduced set for testing or full grid for production\n",
    "# grid = list(itertools.product(CONNECTIVITY_FACTORS, CONGESTION_FACTORS))  # Full grid\n",
    "grid = [(0, 0), (0, 1), (1, 0), (1, 1)]  # Reduced grid for testing\n",
    "\n",
    "# software dir configuration\n",
    "CALYX_PATH: str = \"/home/kelvin/calyx\"\n",
    "MLIR_OPT_PATH: str = \"/home/kelvin/circt/build/vscode/bin/mlir-opt\"\n",
    "HLSTOOL_PATH: str = \"/home/kelvin/circt/build/vscode/bin/hlstool\"\n",
    "\n",
    "# Project and directory configuration\n",
    "MY_FAB_ROOT: Path = Path(\"/home/kelvin/FABulous_fork\")\n",
    "FAB_PROJ_DIR: Path = Path(\"/home/kelvin/FABulous_fork/myProject\")\n",
    "\n",
    "# Compilation results directory structure - Stage-based organization\n",
    "COMPILATION_RESULT_DIR: Path = Path(\"/home/kelvin/FABulous_fork/myProject/PnR/compilation_result\")\n",
    "\n",
    "# Stage-specific directories for cleaner organization and simpler naming\n",
    "MLIR_OPTIMIZED_DIR: Path = COMPILATION_RESULT_DIR / \"01_optimized_mlir\"\n",
    "MLIR_EXTRACTED_DIR: Path = COMPILATION_RESULT_DIR / \"02_extracted_mlir\"\n",
    "FUTIL_OUTPUT_DIR: Path = COMPILATION_RESULT_DIR / \"03_futil\"\n",
    "VERILOG_OUTPUT_DIR: Path = COMPILATION_RESULT_DIR / \"04_verilog\"\n",
    "OUTPUT_DIR: Path = Path(\"/home/kelvin/FABulous_fork/myProject/PnR/parameter_sweep_results\")\n",
    "\n",
    "# Benchmark directory configuration - MLIR files only\n",
    "BENCHMARK_ROOT_DIR: Path = Path(\"/home/kelvin/FABulous_fork/myProject/PnR/mlir\")\n",
    "\n",
    "# Set up environment variables\n",
    "os.environ[\"FAB_PROJ_DIR\"] = str(FAB_PROJ_DIR)\n",
    "os.environ[\"PATH\"] = f\"/home/kelvin/nextpnr/build/bba:{os.environ['PATH']}\"\n",
    "os.environ[\"PATH\"] = f\"/home/kelvin/nextpnr/build:{os.environ['PATH']}\"\n",
    "os.environ[\"PATH\"] = f\"/home/kelvin/yosys:{os.environ['PATH']}\"\n",
    "os.environ[\"PATH\"] = f\"/home/kelvin/circt/build/vscode/bin:{os.environ['PATH']}\"\n",
    "os.environ[\"CALYX_PRIMITIVES_DIR\"] = str(Path(CALYX_PATH))\n",
    "\n",
    "# Create necessary directories for all processing stages\n",
    "COMPILATION_RESULT_DIR.mkdir(exist_ok=True)\n",
    "MLIR_OPTIMIZED_DIR.mkdir(exist_ok=True)\n",
    "MLIR_EXTRACTED_DIR.mkdir(exist_ok=True)\n",
    "FUTIL_OUTPUT_DIR.mkdir(exist_ok=True)\n",
    "VERILOG_OUTPUT_DIR.mkdir(exist_ok=True)\n",
    "OUTPUT_DIR.mkdir(exist_ok=True)\n",
    "\n",
    "# FABulous file paths\n",
    "CHIPDB_PATH = FAB_PROJ_DIR / \".FABulous/hycube.bit\"\n",
    "JSON_INPUT = FAB_PROJ_DIR / \"user_design/synth_test.json\"\n",
    "CONSTRAIN_PAIR = FAB_PROJ_DIR / \".FABulous/hycube_constrain_pair.inc\"\n",
    "FDC_PATH = FAB_PROJ_DIR / \"user_design/test.fdc\"\n",
    "\n",
    "# Fallback source file if no generated Verilog files are available\n",
    "FALLBACK_SOURCE_HDL = MY_FAB_ROOT / \"benchmarks/userbench/loop_array_inner/loop_array_inner.sv\"\n",
    "\n",
    "# Fixed parameters for nextpnr runs\n",
    "BETA_VALUE = 0.9\n",
    "PLACE_TRIALS = 1\n",
    "ROUTER_TIMEOUT = 20000\n",
    "\n",
    "# Initialize available MLIR files and Verilog files structures\n",
    "availableMlirFiles = []\n",
    "availableVerilogFiles = []\n",
    "benchmarkStructure = {}\n",
    "\n",
    "print(f\"Configuration setup complete:\")\n",
    "print(f\"  Parameter combinations: {len(CONNECTIVITY_FACTORS)} √ó {len(CONGESTION_FACTORS)} = {len(CONNECTIVITY_FACTORS) * len(CONGESTION_FACTORS)} total\")\n",
    "print(f\"  Test grid size: {len(grid)} combinations\")\n",
    "print(f\"  Compilation results directory: {COMPILATION_RESULT_DIR}\")\n",
    "print(f\"  Stage directories:\")\n",
    "print(f\"    01_optimized_mlir/ - MLIR optimization results\")\n",
    "print(f\"    02_extracted_mlir/ - Loop-to-function extraction results\")\n",
    "print(f\"    03_intermediate_mlir/ - Individual function MLIR files\")\n",
    "print(f\"    04_futil/ - Generated FUTIL files\")\n",
    "print(f\"    05_verilog/ - Final Verilog output\")\n",
    "print(f\"  Parameter sweep results directory: {OUTPUT_DIR}\")\n",
    "print(f\"  Benchmark root directory: {BENCHMARK_ROOT_DIR}\")\n",
    "print(f\"  Starting with unoptimized MLIR files from BENCHMARK folder\")\n",
    "\n",
    "print(\"‚úì Configuration and paths set up successfully\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "8589aeed",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "MLIR processing configuration complete\n",
      "‚úì Function extraction configured for unoptimized MLIR files\n",
      "Next: Define modular pipeline functions\n"
     ]
    }
   ],
   "source": [
    "# MLIR Processing Pipeline Configuration\n",
    "# Set up the complete MLIR ‚Üí FUTIL ‚Üí Verilog processing pipeline starting with unoptimized MLIR files\n",
    "\n",
    "import re\n",
    "import os\n",
    "from pathlib import Path\n",
    "import subprocess\n",
    "\n",
    "\n",
    "# MLIR Directory Configuration\n",
    "MLIR_DIR = Path(\"mlir\")\n",
    "\n",
    "def findMlirBenchmarks(benchmarkDir: Path) -> list:\n",
    "    \"\"\"Find all .mlir files in the benchmark directory.\n",
    "\n",
    "    Parameters\n",
    "    ----------\n",
    "    benchmarkDir : Path\n",
    "        Path to the benchmark directory containing MLIR files.\n",
    "\n",
    "    Returns\n",
    "    -------\n",
    "    list\n",
    "        List of MLIR file paths found in the directory.\n",
    "    \"\"\"\n",
    "    mlirFiles = []\n",
    "    \n",
    "    if benchmarkDir.exists():\n",
    "        # Find all .mlir files directly in the benchmark directory\n",
    "        mlirFiles = list(benchmarkDir.glob(\"*.mlir\"))\n",
    "        print(f\"Found {len(mlirFiles)} MLIR files in {benchmarkDir}\")\n",
    "        for mlirFile in mlirFiles:\n",
    "            print(f\"  - {mlirFile.name}\")\n",
    "    else:\n",
    "        logger.warning(f\"Benchmark directory does not exist: {benchmarkDir}\")\n",
    "    \n",
    "    return mlirFiles\n",
    "\n",
    "\n",
    "print(\"MLIR processing configuration complete\")\n",
    "print(\"‚úì Function extraction configured for unoptimized MLIR files\")\n",
    "print(\"Next: Define modular pipeline functions\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "10fa5a12",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Direct pipeline functions that create result objects\n",
    "import subprocess\n",
    "import tempfile\n",
    "import shutil\n",
    "\n",
    "def run_verilog_pipeline(mlir_file: str) -> VerilogPipelineResult:\n",
    "    \"\"\"\n",
    "    Run the complete MLIR to Verilog generation pipeline\n",
    "    MLIR optimization -> Loop extraction -> FUTIL generation -> Verilog generation\n",
    "    \"\"\"\n",
    "    start_time = time.time()\n",
    "    \n",
    "    result = VerilogPipelineResult(\n",
    "        source_file=mlir_file,\n",
    "        success=False,\n",
    "        runtime=0.0,\n",
    "        verilog_files=[]\n",
    "    )\n",
    "    \n",
    "    try:\n",
    "        # Stage 1: MLIR Optimization\n",
    "        mlir_start = time.time()\n",
    "        result.optimized_mlir_file, mlir_success, mlir_error = run_mlir_optimization(mlir_file)\n",
    "        result.mlir_optimization_time = time.time() - mlir_start\n",
    "        \n",
    "        if not mlir_success:\n",
    "            result.failure_stage = FailureType.MLIR_OPTIMIZATION\n",
    "            result.error_message = mlir_error or \"MLIR optimization failed\"\n",
    "            result.runtime = time.time() - start_time\n",
    "            return result\n",
    "        \n",
    "        # Stage 2: Loop Extraction  \n",
    "        loop_start = time.time()\n",
    "        result.loops_found, loop_success, loop_error = extract_loops_from_mlir(result.optimized_mlir_file)\n",
    "        result.loop_extraction_time = time.time() - loop_start\n",
    "        \n",
    "        if not loop_success:\n",
    "            result.failure_stage = FailureType.LOOP_EXTRACTION\n",
    "            result.error_message = loop_error or \"Loop extraction failed\"\n",
    "            result.runtime = time.time() - start_time\n",
    "            return result\n",
    "        \n",
    "        # Stage 3: FUTIL Generation\n",
    "        futil_start = time.time()\n",
    "        result.futil_file, futil_success, futil_error = generate_futil_from_mlir(result.optimized_mlir_file)\n",
    "        result.futil_generation_time = time.time() - futil_start\n",
    "        \n",
    "        if not futil_success:\n",
    "            result.failure_stage = FailureType.FUTIL_GENERATION\n",
    "            result.error_message = futil_error or \"FUTIL generation failed\"\n",
    "            result.runtime = time.time() - start_time\n",
    "            return result\n",
    "        \n",
    "        # Stage 4: Verilog Generation\n",
    "        result.verilog_files, verilog_success, verilog_error = generate_verilog_from_futil(result.futil_file)\n",
    "        \n",
    "        if not verilog_success:\n",
    "            result.failure_stage = FailureType.VERILOG_GENERATION\n",
    "            result.error_message = verilog_error or \"Verilog generation failed\"\n",
    "            result.runtime = time.time() - start_time\n",
    "            return result\n",
    "            \n",
    "        result.success = True\n",
    "        \n",
    "    except Exception as e:\n",
    "        result.failure_stage = FailureType.VERILOG_GENERATION\n",
    "        result.error_message = str(e)\n",
    "    \n",
    "    result.runtime = time.time() - start_time\n",
    "    return result\n",
    "\n",
    "def run_mlir_optimization(mlir_file: str) -> Tuple[Optional[str], bool, Optional[str]]:\n",
    "    \"\"\"Run MLIR optimization passes - returns (output_file, success, error_message)\"\"\"\n",
    "    try:\n",
    "        optimized_file = mlir_file.replace('.mlir', '_opt.mlir')\n",
    "        \n",
    "        cmd = [\n",
    "            'mlir-opt',\n",
    "            '--canonicalize',\n",
    "            '--cse',\n",
    "            '--loop-unroll',\n",
    "            mlir_file,\n",
    "            '-o', optimized_file\n",
    "        ]\n",
    "        \n",
    "        result = subprocess.run(cmd, capture_output=True, text=True, timeout=60)\n",
    "        \n",
    "        if result.returncode == 0 and os.path.exists(optimized_file):\n",
    "            return optimized_file, True, None\n",
    "        else:\n",
    "            error_msg = f\"MLIR optimization failed: {result.stderr}\"\n",
    "            return None, False, error_msg\n",
    "            \n",
    "    except subprocess.TimeoutExpired:\n",
    "        return None, False, \"MLIR optimization timed out\"\n",
    "    except Exception as e:\n",
    "        return None, False, f\"MLIR optimization error: {str(e)}\"\n",
    "\n",
    "def extract_loops_from_mlir(mlir_file: str) -> Tuple[Optional[int], bool, Optional[str]]:\n",
    "    \"\"\"Extract loop information from MLIR file - returns (loop_count, success, error_message)\"\"\"\n",
    "    try:\n",
    "        with open(mlir_file, 'r') as f:\n",
    "            content = f.read()\n",
    "        \n",
    "        # Simple loop detection - count scf.for and affine.for\n",
    "        loop_count = content.count('scf.for') + content.count('affine.for')\n",
    "        \n",
    "        return loop_count, True, None\n",
    "        \n",
    "    except FileNotFoundError:\n",
    "        return None, False, f\"MLIR file not found: {mlir_file}\"\n",
    "    except Exception as e:\n",
    "        return None, False, f\"Loop extraction error: {str(e)}\"\n",
    "\n",
    "def generate_futil_from_mlir(mlir_file: str) -> Tuple[Optional[str], bool, Optional[str]]:\n",
    "    \"\"\"Generate FUTIL (.futil) file from optimized MLIR - returns (output_file, success, error_message)\"\"\"\n",
    "    try:\n",
    "        futil_file = mlir_file.replace('.mlir', '.futil').replace('_opt.futil', '.futil')\n",
    "        \n",
    "        # Using calyx frontend to convert MLIR to FUTIL\n",
    "        cmd = [\n",
    "            'calyx',\n",
    "            '--frontend', 'mlir',\n",
    "            '--backend', 'futil',\n",
    "            mlir_file,\n",
    "            '-o', futil_file\n",
    "        ]\n",
    "        \n",
    "        result = subprocess.run(cmd, capture_output=True, text=True, timeout=120)\n",
    "        \n",
    "        if result.returncode == 0 and os.path.exists(futil_file):\n",
    "            return futil_file, True, None\n",
    "        else:\n",
    "            error_msg = f\"FUTIL generation failed: {result.stderr}\"\n",
    "            return None, False, error_msg\n",
    "            \n",
    "    except subprocess.TimeoutExpired:\n",
    "        return None, False, \"FUTIL generation timed out\"\n",
    "    except Exception as e:\n",
    "        return None, False, f\"FUTIL generation error: {str(e)}\"\n",
    "\n",
    "def generate_verilog_from_futil(futil_file: str) -> Tuple[List[str], bool, Optional[str]]:\n",
    "    \"\"\"Generate Verilog files from FUTIL - returns (verilog_files, success, error_message)\"\"\"\n",
    "    try:\n",
    "        output_dir = os.path.dirname(futil_file)\n",
    "        base_name = os.path.splitext(os.path.basename(futil_file))[0]\n",
    "        \n",
    "        cmd = [\n",
    "            'fud',\n",
    "            'exec',\n",
    "            '--from', 'futil',\n",
    "            '--to', 'verilog',\n",
    "            futil_file,\n",
    "            '--output-dir', output_dir\n",
    "        ]\n",
    "        \n",
    "        result = subprocess.run(cmd, capture_output=True, text=True, timeout=180)\n",
    "        \n",
    "        if result.returncode == 0:\n",
    "            # Look for generated Verilog files\n",
    "            verilog_files = []\n",
    "            for file in os.listdir(output_dir):\n",
    "                if file.startswith(base_name) and file.endswith('.v'):\n",
    "                    verilog_files.append(os.path.join(output_dir, file))\n",
    "            \n",
    "            if verilog_files:\n",
    "                return verilog_files, True, None\n",
    "            else:\n",
    "                return [], False, \"No Verilog files generated\"\n",
    "        else:\n",
    "            error_msg = f\"Verilog generation failed: {result.stderr}\"\n",
    "            return [], False, error_msg\n",
    "            \n",
    "    except subprocess.TimeoutExpired:\n",
    "        return [], False, \"Verilog generation timed out\"\n",
    "    except Exception as e:\n",
    "        return [], False, f\"Verilog generation error: {str(e)}\"\n",
    "\n",
    "def run_synthesis(verilog_file: str) -> SynthesisResult:\n",
    "    \"\"\"Run FABulous synthesis preprocessing - returns SynthesisResult directly\"\"\"\n",
    "    start_time = time.time()\n",
    "    \n",
    "    try:\n",
    "        # Call the existing runParameterSweepForSource function for synthesis only\n",
    "        synthesis_result, _ = runParameterSweepForSource(verilog_file)\n",
    "        \n",
    "        return SynthesisResult(\n",
    "            success=synthesis_result.get('success', False),\n",
    "            runtime=synthesis_result.get('runtime', time.time() - start_time),\n",
    "            verilog_file=synthesis_result.get('verilog_file'),\n",
    "            error_message=synthesis_result.get('error_message')\n",
    "        )\n",
    "        \n",
    "    except Exception as e:\n",
    "        return SynthesisResult(\n",
    "            success=False,\n",
    "            runtime=time.time() - start_time,\n",
    "            error_message=f\"Synthesis error: {str(e)}\"\n",
    "        )\n",
    "\n",
    "def run_parameter_sweep(synthesis_result: SynthesisResult) -> List[ParameterResult]:\n",
    "    \"\"\"Run parameter sweep using synthesis result - returns list of ParameterResult directly\"\"\"\n",
    "    if not synthesis_result.success or not synthesis_result.verilog_file:\n",
    "        return []\n",
    "    \n",
    "    try:\n",
    "        # Call the existing runParameterSweepForSource function for parameter sweep\n",
    "        _, parameter_results = runParameterSweepForSource(synthesis_result.verilog_file)\n",
    "        \n",
    "        # Convert parameter dictionaries to ParameterResult objects\n",
    "        converted_params = []\n",
    "        for i, param_dict in enumerate(parameter_results):\n",
    "            param_result = ParameterResult(\n",
    "                config_id=i,\n",
    "                success=param_dict.get('success', False),\n",
    "                runtime=param_dict.get('runtime', 0.0),\n",
    "                parameters=param_dict.get('parameters', {}),\n",
    "                placement_info=param_dict.get('placement_info'),\n",
    "                routing_info=param_dict.get('routing_info'),\n",
    "                failure_type=FailureType(param_dict.get('failure_type', 'unknown')) if param_dict.get('failure_type') else None,\n",
    "                error_message=param_dict.get('error_message')\n",
    "            )\n",
    "            converted_params.append(param_result)\n",
    "        \n",
    "        return converted_params\n",
    "        \n",
    "    except Exception as e:\n",
    "        # Return a single failed parameter result\n",
    "        return [ParameterResult(\n",
    "            config_id=0,\n",
    "            success=False,\n",
    "            runtime=0.0,\n",
    "            failure_type=FailureType.UNKNOWN,\n",
    "            error_message=f\"Parameter sweep error: {str(e)}\"\n",
    "        )]\n",
    "\n",
    "def run_complete_pipeline(mlir_file: str) -> CompletePipelineResult:\n",
    "    \"\"\"\n",
    "    Run the complete MLIR to hardware pipeline:\n",
    "    MLIR -> Verilog -> Synthesis -> Parameter Sweep\n",
    "    \"\"\"\n",
    "    start_time = time.time()\n",
    "    \n",
    "    # Stage 1: Verilog Generation Pipeline\n",
    "    verilog_result = run_verilog_pipeline(mlir_file)\n",
    "    \n",
    "    # Stage 2: Synthesis (if Verilog generation succeeded)\n",
    "    if verilog_result.success and verilog_result.verilog_files:\n",
    "        primary_verilog = verilog_result.verilog_files[0]\n",
    "        synthesis_result = run_synthesis(primary_verilog)\n",
    "    else:\n",
    "        synthesis_result = SynthesisResult(success=False, runtime=0.0)\n",
    "    \n",
    "    # Stage 3: Parameter Sweep (if synthesis succeeded)\n",
    "    if synthesis_result.success:\n",
    "        parameter_results = run_parameter_sweep(synthesis_result)\n",
    "    else:\n",
    "        parameter_results = []\n",
    "    \n",
    "    # Determine overall success and primary failure type\n",
    "    overall_success = False\n",
    "    primary_failure_type = FailureType.NONE\n",
    "    \n",
    "    if not verilog_result.success:\n",
    "        primary_failure_type = verilog_result.failure_stage or FailureType.VERILOG_GENERATION\n",
    "    elif not synthesis_result.success:\n",
    "        primary_failure_type = FailureType.SYNTHESIS\n",
    "    elif not parameter_results or not any(p.success for p in parameter_results):\n",
    "        # Find most common parameter failure type\n",
    "        if parameter_results:\n",
    "            failure_types = [p.failure_type for p in parameter_results if p.failure_type]\n",
    "            if failure_types:\n",
    "                primary_failure_type = max(set(failure_types), key=failure_types.count)\n",
    "            else:\n",
    "                primary_failure_type = FailureType.UNKNOWN\n",
    "        else:\n",
    "            primary_failure_type = FailureType.UNKNOWN\n",
    "    else:\n",
    "        overall_success = True\n",
    "        primary_failure_type = FailureType.NONE\n",
    "    \n",
    "    # Create and return complete result\n",
    "    return CompletePipelineResult(\n",
    "        source_file=mlir_file,\n",
    "        overall_success=overall_success,\n",
    "        total_runtime=time.time() - start_time,\n",
    "        verilog_pipeline=verilog_result,\n",
    "        synthesis_result=synthesis_result,\n",
    "        parameter_results=parameter_results,\n",
    "        primary_failure_type=primary_failure_type\n",
    "    )\n",
    "\n",
    "def process_mlir_benchmarks(mlir_files: List[str]) -> List[CompletePipelineResult]:\n",
    "    \"\"\"Process multiple MLIR files through the complete pipeline\"\"\"\n",
    "    results = []\n",
    "    \n",
    "    print(f\"Processing {len(mlir_files)} MLIR files through complete pipeline...\")\n",
    "    \n",
    "    for i, mlir_file in enumerate(mlir_files):\n",
    "        print(f\"\\n[{i+1}/{len(mlir_files)}] Processing: {os.path.basename(mlir_file)}\")\n",
    "        \n",
    "        try:\n",
    "            result = run_complete_pipeline(mlir_file)\n",
    "            results.append(result)\n",
    "            \n",
    "            status = \"‚úì SUCCESS\" if result.overall_success else f\"‚úó FAILED ({result.primary_failure_type.value})\"\n",
    "            print(f\"  Result: {status} | Runtime: {result.total_runtime:.2f}s\")\n",
    "            \n",
    "        except Exception as e:\n",
    "            print(f\"  ERROR: {e}\")\n",
    "            # Create failed result with proper structure\n",
    "            failed_verilog_result = VerilogPipelineResult(\n",
    "                source_file=mlir_file,\n",
    "                success=False,\n",
    "                runtime=0.0,\n",
    "                failure_stage=FailureType.UNKNOWN,\n",
    "                error_message=str(e)\n",
    "            )\n",
    "            \n",
    "            failed_result = CompletePipelineResult(\n",
    "                source_file=mlir_file,\n",
    "                overall_success=False,\n",
    "                total_runtime=0.0,\n",
    "                verilog_pipeline=failed_verilog_result,\n",
    "                synthesis_result=SynthesisResult(success=False, runtime=0.0),\n",
    "                parameter_results=[],\n",
    "                primary_failure_type=FailureType.UNKNOWN\n",
    "            )\n",
    "            results.append(failed_result)\n",
    "    \n",
    "    return results"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ea5242a5",
   "metadata": {},
   "outputs": [],
   "source": [
    "import inner_loop_to_func\n",
    "\n",
    "def stepConvertInnerLoops(srcPath: Path, dstDir: Path) -> bool:\n",
    "    \"\"\"Step 2: Convert inner loops to functions with race condition protection.\n",
    "    \"\"\"\n",
    "\n",
    "    print(f\"Step 2: Converting inner loops to functions: {srcPath.name}\")\n",
    "\n",
    "    try:\n",
    "        result = inner_loop_to_func.process_mlir_file(str(srcPath), str(dstDir))\n",
    "    except Exception as e:\n",
    "        print(f\"Inner loop conversion failed for {srcPath.name}: {e}\")\n",
    "        return False\n",
    "    \n",
    "    return True\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "04ff3727",
   "metadata": {},
   "outputs": [],
   "source": [
    "def stepMlirToFutil(mlirPath: Path, futilPath: Path) -> list:\n",
    "    \"\"\"Step 3: Convert MLIR to Calyx FUTIL format using CIRCT with race condition protection.\n",
    "    \"\"\"\n",
    "    print(f\"Step 3: Converting MLIR to FUTIL: {mlirPath.name} -> multiple FUTIL files\")\n",
    "    \n",
    "    generatedFutilFiles = []\n",
    "    \n",
    "    for funcPath in mlirPath.glob(\"*.mlir\"):\n",
    "        # Create clean FUTIL filename for each function \n",
    "        # For main functions: use baseName_funcName (e.g., nw_nw_nw_nw)\n",
    "        # For inner loop functions: use funcName directly (e.g., nw_nw_inner_loop_1)\n",
    "        \n",
    "        funcFutilPath = futilPath.parent / f\"{funcPath.stem}.futil\"\n",
    "        funcMlirPath = futilPath.parent / f\"{funcPath.stem}.mlir\"\n",
    "\n",
    "        print(f\"Processing function '{funcPath}' -> {funcFutilPath.name}\")\n",
    "\n",
    "        try:\n",
    "            # Use retry mechanism for hlstool command\n",
    "            hlstoolCmd = [\n",
    "                \"hlstool\", \n",
    "                \"--calyx-hw\", \n",
    "                \"--output-level=core\", \n",
    "                \"--ir\", \n",
    "                \"--allow-unregistered-dialects\", \n",
    "                str(funcPath),\n",
    "                \"-o\", str(funcMlirPath)\n",
    "            ]\n",
    "\n",
    "            result = subprocess.run(hlstoolCmd, capture_output=True, text=True, timeout=30)\n",
    "            \n",
    "            if result.returncode != 0:\n",
    "                raise RuntimeError(f\"hlstool failed: {result.stderr}\")\n",
    "                \n",
    "            print(f\"‚úì hlstool completed for function '{funcPath}'\")\n",
    "            \n",
    "            # Step 2: fud2 command to convert to FUTIL with retry\n",
    "            translateCmd = [\n",
    "                \"circt-translate\", \n",
    "                str(funcMlirPath), \n",
    "                \"-o\", str(funcFutilPath), \n",
    "                \"--export-calyx\"\n",
    "            ]\n",
    "\n",
    "            result = subprocess.run(translateCmd, capture_output=True, text=True, timeout=60)\n",
    "            \n",
    "            if result.returncode != 0:\n",
    "                raise RuntimeError(f\"circt-translate failed: {result.stderr}\")\n",
    "                \n",
    "            print(f\"circt-translate completed: {funcMlirPath.name} -> {funcFutilPath.name}\")\n",
    "            generatedFutilFiles.append(funcFutilPath)\n",
    "            \n",
    "            # Clean up intermediate MLIR file to save space\n",
    "            funcMlirPath.unlink(missing_ok=True)\n",
    "            \n",
    "        except Exception as e:\n",
    "            print(f\"Error processing function '{funcPath}': {e}\")\n",
    "            # Clean up any partial files\n",
    "            funcMlirPath.unlink(missing_ok=True)\n",
    "            funcFutilPath.unlink(missing_ok=True)\n",
    "            continue\n",
    "    \n",
    "    return generatedFutilFiles\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0ad81cac",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def stepFutilToVerilog(futilFiles: list, verilogBasePath: Path) -> list:\n",
    "    \"\"\"Step 4: Convert FUTIL files to Verilog using Calyx.\n",
    "    \n",
    "    This step processes multiple FUTIL files and generates corresponding Verilog files.\n",
    "\n",
    "    Parameters\n",
    "    ----------\n",
    "    futilFiles : list\n",
    "        List of FUTIL file paths to convert\n",
    "    verilogBasePath : Path\n",
    "        Base path for the output Verilog files (will be modified for each FUTIL file)\n",
    "\n",
    "    Returns\n",
    "    -------\n",
    "    list\n",
    "        List of successfully generated Verilog file paths, empty list if all failed\n",
    "    \"\"\"\n",
    "    print(f\"Step 4: Converting {len(futilFiles)} FUTIL files to Verilog\")\n",
    "    \n",
    "    generatedVerilogFiles = []\n",
    "    \n",
    "    for futilPath in futilFiles:\n",
    "        # Create simplified Verilog filename - use just the FUTIL file name\n",
    "        verilogPath = verilogBasePath.parent / f\"{futilPath.stem}.sv\"\n",
    "        \n",
    "        # Calyx compilation command with proper library path\n",
    "        calyxCmd = [\n",
    "            \"/home/kelvin/calyx/target/debug/calyx\",\n",
    "            \"-l\", \"/home/kelvin/calyx\",  # Add library path\n",
    "            \"-p\", \"fsm-opt\",\n",
    "            \"-x\", \"simplify-with-control:without-register\",\n",
    "            \"-x\", \"static-inline:offload-pause=false\",\n",
    "            \"-p\", \"lower\",\n",
    "            \"--nested\",\n",
    "            \"-d\", \"papercut\",\n",
    "            \"-d\", \"cell-share\",\n",
    "            \"-o\", str(verilogPath),\n",
    "            \"-b\", \"verilog\",\n",
    "            \"--synthesis\",\n",
    "            str(futilPath)\n",
    "        ]\n",
    "        \n",
    "        print(f\"Running Calyx: {' '.join(calyxCmd)}\")\n",
    "        env = os.environ.copy()\n",
    "        result = subprocess.run(calyxCmd, capture_output=True, text=True, timeout=300, cwd=CALYX_PATH, env=env)\n",
    "\n",
    "        if result.returncode != 0:\n",
    "            print(f\"Calyx failed for {futilPath.name}: {result.stderr}\")\n",
    "            continue  # Skip this file, continue with others\n",
    "        \n",
    "        if not verilogPath.exists():\n",
    "            print(f\"Verilog file not created: {verilogPath}\")\n",
    "            continue  # Skip this file, continue with others\n",
    "        \n",
    "        generatedVerilogFiles.append(verilogPath)\n",
    "        print(f\"‚úì Generated: {verilogPath.name}\")\n",
    "    \n",
    "    if generatedVerilogFiles:\n",
    "        print(f\"‚úì FUTIL to Verilog: {len(generatedVerilogFiles)}/{len(futilFiles)} files successful\")\n",
    "    else:\n",
    "        print(f\"‚úó No Verilog files generated from {len(futilFiles)} FUTIL files\")\n",
    "    \n",
    "    return generatedVerilogFiles\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "98240470",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def mlirPipeline(mlirSrc: Path, verilogDst: Path) -> list:\n",
    "    \"\"\"Master pipeline function that processes an unoptimized MLIR file through the complete pipeline.\n",
    "\n",
    "    This function orchestrates the complete MLIR ‚Üí FUTIL ‚Üí Verilog pipeline:\n",
    "    1. Apply MLIR optimizations to unoptimized MLIR file\n",
    "    2. Convert inner loops to functions (optional)\n",
    "    3. Convert MLIR to FUTIL using CIRCT (can generate multiple FUTIL files)\n",
    "    4. Convert FUTIL to Verilog using Calyx (generates multiple Verilog files)\n",
    "\n",
    "    Parameters\n",
    "    ----------\n",
    "    mlirSrc : Path\n",
    "        Path to the unoptimized MLIR file\n",
    "    verilogDst : Path\n",
    "        Base path for the output Verilog files (will be modified for each function)\n",
    "\n",
    "    Returns\n",
    "    -------\n",
    "    list\n",
    "        List of successfully generated Verilog file paths, empty list if pipeline failed\n",
    "    \"\"\"\n",
    "    print(f\"=== Starting MLIR Pipeline: {mlirSrc.name} ===\")\n",
    "    \n",
    "    # Validate input\n",
    "    if not mlirSrc.exists():\n",
    "        print(f\"MLIR file does not exist: {mlirSrc}\")\n",
    "        return []\n",
    "    \n",
    "    if not mlirSrc.suffix == \".mlir\":\n",
    "        print(f\"Source file must be a .mlir file: {mlirSrc}\")\n",
    "        return []\n",
    "    \n",
    "    # Create intermediate file paths using stage-specific directories for cleaner naming\n",
    "    baseName = mlirSrc.stem\n",
    "    \n",
    "    # Stage 1: Optimized MLIR files\n",
    "    optimizedMlirPath = MLIR_OPTIMIZED_DIR / f\"{baseName}.mlir\"\n",
    "    \n",
    "    # Stage 2: Extracted MLIR files (with loop-to-function conversion)\n",
    "    extractedMlirDir = MLIR_EXTRACTED_DIR\n",
    "    \n",
    "    # Stage 3: Base path for FUTIL files (actual files will have function names)\n",
    "    futilBasePath = FUTIL_OUTPUT_DIR / f\"{baseName}.futil\"\n",
    "    \n",
    "    # Ensure output directories exist\n",
    "    verilogDst.parent.mkdir(parents=True, exist_ok=True)\n",
    "    MLIR_OPTIMIZED_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    MLIR_EXTRACTED_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    FUTIL_OUTPUT_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    \n",
    "    try:\n",
    "        # Step 1: Optimize MLIR\n",
    "        if not stepOptimizeMlir(mlirSrc, optimizedMlirPath):\n",
    "            print(f\"Pipeline failed at step 1 (optimize MLIR) for {mlirSrc.name}\")\n",
    "            return []\n",
    "        \n",
    "        # Step 2: Convert inner loops (optional - continue if this fails)\n",
    "        if not stepConvertInnerLoops(optimizedMlirPath, extractedMlirDir):\n",
    "            print(f\"Pipeline failed at step 2 (convert inner loops) for {mlirSrc.name}\")\n",
    "            return []\n",
    "\n",
    "        # Step 3: MLIR to FUTIL (can generate multiple FUTIL files)\n",
    "        futilFiles = stepMlirToFutil(extractedMlirDir, futilBasePath)\n",
    "        if not futilFiles:\n",
    "            print(f\"Pipeline failed at step 3 (MLIR to FUTIL) for {mlirSrc.name}\")\n",
    "            return []\n",
    "        \n",
    "        # Step 4: FUTIL to Verilog (processes multiple FUTIL files) - output goes to Verilog directory\n",
    "        verilogFiles = stepFutilToVerilog(futilFiles, verilogDst)\n",
    "        if not verilogFiles:\n",
    "            print(f\"Pipeline failed at step 4 (FUTIL to Verilog) for {mlirSrc.name}\")\n",
    "            return []\n",
    "        \n",
    "        \n",
    "        print(f\"‚úÖ Pipeline completed: {mlirSrc.name} ‚Üí {len(verilogFiles)} Verilog files\")\n",
    "        return verilogFiles\n",
    "        \n",
    "    except Exception as e:\n",
    "        print(f\"Pipeline failed with exception for {mlirSrc.name}: {e}\")\n",
    "        return []\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "62f63436",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "MLIR pipeline functions defined\n",
      "‚úì Master function: mlirPipeline(mlirSrc: Path, verilogDst: Path) -> list\n",
      "‚úì Individual steps: stepOptimizeMlir, stepConvertInnerLoops, stepMlirToFutil, stepFutilToVerilog\n",
      "‚úì Batch processing: processBenchmarkMlir, processAllMlirBenchmarks\n",
      "‚úì Starting with unoptimized MLIR files from: /home/kelvin/FABulous_fork/myProject/PnR/mlir\n",
      "‚úì Output structure: compilation_result/01-05 stage directories\n"
     ]
    }
   ],
   "source": [
    "\n",
    "def processBenchmarkMlir(mlirFile: Path, verilogOutputDir: Path) -> list:\n",
    "    \"\"\"Process a single MLIR benchmark file using the pipeline.\n",
    "\n",
    "    Parameters\n",
    "    ----------\n",
    "    mlirFile : Path\n",
    "        Path to the MLIR benchmark file\n",
    "    verilogOutputDir : Path\n",
    "        Directory to store the generated Verilog files\n",
    "\n",
    "    Returns\n",
    "    -------\n",
    "    list\n",
    "        List of successfully generated Verilog file paths\n",
    "    \"\"\"\n",
    "    benchmarkName = mlirFile.stem\n",
    "    \n",
    "    # Generate base output Verilog filename in the Verilog output directory\n",
    "    verilogBaseFileName = f\"{benchmarkName}.sv\"\n",
    "    verilogOutputBasePath = verilogOutputDir / verilogBaseFileName\n",
    "    \n",
    "    # Run the complete pipeline (returns list of generated Verilog files)\n",
    "    pipelineResults = mlirPipeline(mlirFile, verilogOutputBasePath)\n",
    "    return pipelineResults\n",
    "\n",
    "def processAllMlirBenchmarks() -> list:\n",
    "    \"\"\"Process all MLIR benchmarks using the pipeline.\n",
    "\n",
    "    Returns\n",
    "    -------\n",
    "    list\n",
    "        List of all successfully generated Verilog file paths\n",
    "    \"\"\"\n",
    "    print(\"Starting MLIR pipeline processing for all benchmarks...\")\n",
    "    \n",
    "    # Find all MLIR files in the benchmark directory\n",
    "    mlirFiles = findMlirBenchmarks(BENCHMARK_ROOT_DIR)\n",
    "    if not mlirFiles:\n",
    "        logger.warning(f\"No MLIR files found in {BENCHMARK_ROOT_DIR}\")\n",
    "        return []\n",
    "    \n",
    "    # Create output directories for all processing stages\n",
    "    VERILOG_OUTPUT_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    MLIR_OPTIMIZED_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    MLIR_EXTRACTED_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    FUTIL_OUTPUT_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    \n",
    "    print(f\"Found {len(mlirFiles)} MLIR files to process\")\n",
    "    print(f\"Output structure:\")\n",
    "    print(f\"  Verilog files: {VERILOG_OUTPUT_DIR}\")\n",
    "    print(f\"  Stage-based intermediate files in compilation_result/01-05 directories\")\n",
    "    \n",
    "    allGeneratedVerilog = []\n",
    "    for mlirFile in mlirFiles:\n",
    "        generatedFiles = processBenchmarkMlir(mlirFile, verilogOutputDir)\n",
    "        allGeneratedVerilog.extend(generatedFiles)\n",
    "    \n",
    "    print(f\"MLIR pipeline completed: {len(allGeneratedVerilog)} Verilog files generated from {len(mlirFiles)} MLIR files\")\n",
    "\n",
    "    return allGeneratedVerilog\n",
    "\n",
    "print(\"MLIR pipeline functions defined\")\n",
    "print(\"‚úì Master function: mlirPipeline(mlirSrc: Path, verilogDst: Path) -> list\")\n",
    "print(\"‚úì Individual steps: stepOptimizeMlir, stepConvertInnerLoops, stepMlirToFutil, stepFutilToVerilog\")\n",
    "print(\"‚úì Batch processing: processBenchmarkMlir, processAllMlirBenchmarks\")\n",
    "print(f\"‚úì Starting with unoptimized MLIR files from: {BENCHMARK_ROOT_DIR}\")\n",
    "print(f\"‚úì Output structure: compilation_result/01-05 stage directories\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f56acf43",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úÖ Improved parallel processing with race condition prevention ready\n",
      "‚úÖ Safe concurrent MLIR pipeline processing available\n"
     ]
    }
   ],
   "source": [
    "# Improved Parallel Processing with Race Condition Prevention\n",
    "# Enhanced parallel MLIR processing with better error handling and synchronization\n",
    "\n",
    "import concurrent.futures\n",
    "import threading\n",
    "from typing import Callable, List, Tuple, Any\n",
    "\n",
    "def processWithSafeParallel(\n",
    "    items: List[Path], \n",
    "    processFunc: Callable[[Path], Any], \n",
    "    maxWorkers: int = 4,\n",
    "    description: str = \"Processing\"\n",
    ") -> List[Tuple[Path, Any, bool]]:\n",
    "    \"\"\"Process a list of items in parallel with race condition protection.\n",
    "    \n",
    "    Parameters\n",
    "    ----------\n",
    "    items : List[Path]\n",
    "        List of items to process\n",
    "    processFunc : Callable\n",
    "        Function to apply to each item\n",
    "    maxWorkers : int\n",
    "        Maximum number of parallel workers\n",
    "    description : str\n",
    "        Description for logging\n",
    "    \n",
    "    Returns\n",
    "    -------\n",
    "    List[Tuple[Path, any, bool]]\n",
    "        List of (item, result, success) tuples\n",
    "    \"\"\"\n",
    "    results = []\n",
    "    completed = 0\n",
    "    \n",
    "    print(f\"Starting {description} for {len(items)} items with {maxWorkers} workers...\")\n",
    "    \n",
    "    # Use a lock to coordinate file system access\n",
    "    processLock = threading.Lock()\n",
    "    \n",
    "    def safeProcessItem(item: Path) -> Tuple[Path, any, bool]:\n",
    "        \"\"\"Safely process a single item with error handling.\"\"\"\n",
    "        nonlocal completed\n",
    "        \n",
    "        try:\n",
    "            # Add small random delay to reduce simultaneous access\n",
    "            import random\n",
    "            time.sleep(random.uniform(0.1, 0.3))\n",
    "            \n",
    "            # Process the item\n",
    "            result = processFunc(item)\n",
    "            \n",
    "            # Thread-safe logging\n",
    "            with processLock:\n",
    "                completed += 1\n",
    "                print(f\"[{completed}/{len(items)}] ‚úÖ {item.name} completed\")\n",
    "                \n",
    "            return (item, result, True)\n",
    "            \n",
    "        except Exception as e:\n",
    "            with processLock:\n",
    "                completed += 1\n",
    "                print(f\"[{completed}/{len(items)}] ‚ùå {item.name} failed: {e}\")\n",
    "                \n",
    "            return (item, None, False)\n",
    "    \n",
    "    # Process in parallel with controlled concurrency\n",
    "    with concurrent.futures.ThreadPoolExecutor(max_workers=maxWorkers) as executor:\n",
    "        # Submit all tasks\n",
    "        futures = {executor.submit(safeProcessItem, item): item for item in items}\n",
    "        \n",
    "        # Collect results as they complete\n",
    "        for future in concurrent.futures.as_completed(futures):\n",
    "            result = future.result()\n",
    "            results.append(result)\n",
    "    \n",
    "    successCount = sum(1 for _, _, success in results if success)\n",
    "    print(f\"‚úÖ {description} completed: {successCount}/{len(items)} successful\")\n",
    "    \n",
    "    return results\n",
    "\n",
    "def processAllMlirBenchmarksParallel(maxWorkers: int = 2) -> list:\n",
    "    \"\"\"Process all MLIR benchmarks using parallel processing with race condition prevention.\n",
    "    \n",
    "    Parameters\n",
    "    ---------- \n",
    "    maxWorkers : int\n",
    "        Maximum number of parallel workers (keep low to avoid resource conflicts)\n",
    "\n",
    "    Returns\n",
    "    -------\n",
    "    list\n",
    "        List of all successfully generated Verilog file paths\n",
    "    \"\"\"\n",
    "    print(f\"Starting parallel MLIR pipeline processing with {maxWorkers} workers...\")\n",
    "    \n",
    "    # Find all MLIR files in the benchmark directory\n",
    "    mlirFiles = findMlirBenchmarks(BENCHMARK_ROOT_DIR)\n",
    "    if not mlirFiles:\n",
    "        logger.warning(f\"No MLIR files found in {BENCHMARK_ROOT_DIR}\")\n",
    "        return []\n",
    "    \n",
    "    # Create output directories for all processing stages\n",
    "    VERILOG_OUTPUT_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    MLIR_OPTIMIZED_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    MLIR_EXTRACTED_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    FUTIL_OUTPUT_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    \n",
    "    def processOneMlirFile(mlirFile: Path) -> list:\n",
    "        \"\"\"Process a single MLIR file through the complete pipeline.\"\"\"\n",
    "        try:\n",
    "            verilogOutputBasePath = VERILOG_OUTPUT_DIR / f\"{mlirFile.stem}.sv\"\n",
    "            generatedFiles = mlirPipeline(mlirFile, verilogOutputBasePath)\n",
    "            return generatedFiles if generatedFiles else []\n",
    "        except Exception as e:\n",
    "            print(f\"Pipeline failed for {mlirFile.name}: {e}\")\n",
    "            return []\n",
    "    \n",
    "    # Process all MLIR files in parallel\n",
    "    results = processWithSafeParallel(\n",
    "        mlirFiles,\n",
    "        processOneMlirFile,\n",
    "        maxWorkers=maxWorkers,\n",
    "        description=\"MLIR Pipeline Processing\"\n",
    "    )\n",
    "    \n",
    "    # Collect all generated Verilog files\n",
    "    allGeneratedVerilog = []\n",
    "    for mlirFile, verilogFiles, success in results:\n",
    "        if success and verilogFiles:\n",
    "            allGeneratedVerilog.extend(verilogFiles)\n",
    "    \n",
    "    print(f\"\\nüìä Parallel MLIR Pipeline Summary:\")\n",
    "    print(f\"   üìÅ Total MLIR files processed: {len(mlirFiles)}\")\n",
    "    print(f\"   ‚úÖ Successful conversions: {sum(1 for _, _, success in results if success)}\")\n",
    "    print(f\"   ‚ùå Failed conversions: {sum(1 for _, _, success in results if not success)}\")\n",
    "    print(f\"   üìù Total Verilog files generated: {len(allGeneratedVerilog)}\")\n",
    "    \n",
    "\n",
    "    return allGeneratedVerilog\n",
    "\n",
    "print(\"‚úÖ Improved parallel processing with race condition prevention ready\")\n",
    "print(\"‚úÖ Safe concurrent MLIR pipeline processing available\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0098b952",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Starting MLIR to Verilog conversion process from unoptimized MLIR files...\n",
      "Processing will happen sequentially, file by file, for better control and debugging\n",
      "Processing unoptimized MLIR files from: /home/kelvin/FABulous_fork/myProject/PnR/mlir\n",
      "Found 13 MLIR files in /home/kelvin/FABulous_fork/myProject/PnR/mlir\n",
      "  - nw_nw.mlir\n",
      "  - gemm_ncubed.mlir\n",
      "  - sort_radix.mlir\n",
      "  - fft_transpose.mlir\n",
      "  - kmp_kmp.mlir\n",
      "  - spmv_crs.mlir\n",
      "  - gemm_blocked.mlir\n",
      "  - fft_strided.mlir\n",
      "  - md_knn.mlir\n",
      "  - spmv_ellpack.mlir\n",
      "  - stencil_stencil3d.mlir\n",
      "  - bfs_queue.mlir\n",
      "  - stencil_stencil2d.mlir\n",
      "Found 13 MLIR benchmark files:\n",
      "  - nw_nw.mlir\n",
      "  - gemm_ncubed.mlir\n",
      "  - sort_radix.mlir\n",
      "  - fft_transpose.mlir\n",
      "  - kmp_kmp.mlir\n",
      "  - spmv_crs.mlir\n",
      "  - gemm_blocked.mlir\n",
      "  - fft_strided.mlir\n",
      "  - md_knn.mlir\n",
      "  - spmv_ellpack.mlir\n",
      "  - stencil_stencil3d.mlir\n",
      "  - bfs_queue.mlir\n",
      "  - stencil_stencil2d.mlir\n",
      "\n",
      "üîÑ Starting sequential processing of 13 MLIR files...\n",
      "\n",
      "üìÅ [1/13] Processing: nw_nw.mlir (7.7%)\n",
      "=== Starting MLIR Pipeline: nw_nw.mlir ===\n",
      "Step 1: Applying MLIR optimizations: nw_nw.mlir\n",
      "Applying MLIR optimizations to nw_nw.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for nw_nw.mlir\n",
      "Step 2: Converting inner loops to functions: nw_nw.mlir\n",
      "Read 10429 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/nw_nw.mlir\n",
      "Successfully parsed with xDSL! Module has 1 operations\n",
      "Found 1 scf.while loops to normalize\n",
      "  Normalizing scf.while loop 1/1\n",
      "    Original while: 4 init_args, 5 result_types\n",
      "    Condition operands: 6 total, 5 guard_values\n",
      "    Before block args: 4\n",
      "    Pure while before block: 5 args for 5 guard_values\n",
      "    After region arg types: 5 from original after block\n",
      "    Creating while loop: 5 guard_values, 5 result_types\n",
      "    Before region args: 5, After region args: 5\n",
      "    Successfully transformed scf.while into guarded if structure\n",
      "Found function: nw_nw\n",
      "  Found 6 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 2, Constants to recreate: 1\n",
      "      External values: 2, Function args: 2\n",
      "  Replaced loop body of affine.for with call to nw_nw_inner_loop_0\n",
      "    Loop 1: affine.for\n",
      "    External values found: 2, Constants to recreate: 1\n",
      "      External values: 2, Function args: 2\n",
      "  Replaced loop body of affine.for with call to nw_nw_inner_loop_1\n",
      "    Loop 2: affine.for\n",
      "    External values found: 6, Constants to recreate: 5\n",
      "      External values: 6, Function args: 6\n",
      "  Replaced loop body of affine.for with call to nw_nw_inner_loop_2\n",
      "    Loop 3: scf.while\n",
      "    External values found: 11, Constants to recreate: 9\n",
      "      External values: 11, Function args: 11\n",
      "  Replaced loop body of scf.while with call to nw_nw_inner_loop_3\n",
      "    Loop 4: affine.for\n",
      "    External values found: 2, Constants to recreate: 1\n",
      "      External values: 2, Function args: 2\n",
      "  Replaced loop body of affine.for with call to nw_nw_inner_loop_4\n",
      "    Loop 5: affine.for\n",
      "    External values found: 2, Constants to recreate: 1\n",
      "      External values: 2, Function args: 2\n",
      "  Replaced loop body of affine.for with call to nw_nw_inner_loop_5\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir\n",
      "Total extracted functions: 6\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:13:39.467\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:13:39.495\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n",
      "Step 4: Converting 5 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "‚úì FUTIL to Verilog: 4/5 files successful\n",
      "‚úÖ Pipeline completed: nw_nw.mlir ‚Üí 4 Verilog files\n",
      "   ‚úÖ Success: Generated 4 Verilog files\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "\n",
      "üìÅ [2/13] Processing: gemm_ncubed.mlir (15.4%)\n",
      "=== Starting MLIR Pipeline: gemm_ncubed.mlir ===\n",
      "Step 1: Applying MLIR optimizations: gemm_ncubed.mlir\n",
      "Applying MLIR optimizations to gemm_ncubed.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for gemm_ncubed.mlir\n",
      "Step 2: Converting inner loops to functions: gemm_ncubed.mlir\n",
      "Read 1659 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/gemm_ncubed.mlir\n",
      "Successfully parsed with xDSL! Module has 1 operations\n",
      "Found 0 scf.while loops to normalize\n",
      "Found function: gemm_ncubed\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 6, Constants to recreate: 0\n",
      "      External values: 6, Function args: 6\n",
      "  Replaced loop body of affine.for with call to gemm_ncubed_inner_loop_0\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir\n",
      "Total extracted functions: 1\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir' -> gemm_ncubed_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:13:40.623\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:13:40.650\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: gemm_ncubed_inner_loop_0.mlir -> gemm_ncubed_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n",
      "Step 4: Converting 6 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_ncubed_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_ncubed_inner_loop_0.futil\n",
      "‚úì Generated: gemm_ncubed_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "‚úì FUTIL to Verilog: 5/6 files successful\n",
      "‚úÖ Pipeline completed: gemm_ncubed.mlir ‚Üí 5 Verilog files\n",
      "   ‚úÖ Success: Generated 5 Verilog files\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù gemm_ncubed_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "\n",
      "üìÅ [3/13] Processing: sort_radix.mlir (23.1%)\n",
      "=== Starting MLIR Pipeline: sort_radix.mlir ===\n",
      "Step 1: Applying MLIR optimizations: sort_radix.mlir\n",
      "Applying MLIR optimizations to sort_radix.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for sort_radix.mlir\n",
      "Step 2: Converting inner loops to functions: sort_radix.mlir\n",
      "Read 17429 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/sort_radix.mlir\n",
      "Successfully parsed with xDSL! Module has 7 operations\n",
      "Found 0 scf.while loops to normalize\n",
      "Found function: sort_radix\n",
      "  Found 8 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 2, Constants to recreate: 1\n",
      "      External values: 2, Function args: 2\n",
      "  Replaced loop body of affine.for with call to sort_radix_inner_loop_0\n",
      "    Loop 1: affine.for\n",
      "    External values found: 6, Constants to recreate: 3\n",
      "      External values: 6, Function args: 6\n",
      "  Replaced loop body of affine.for with call to sort_radix_inner_loop_1\n",
      "    Loop 2: affine.for\n",
      "    External values found: 6, Constants to recreate: 3\n",
      "      External values: 6, Function args: 6\n",
      "  Replaced loop body of affine.for with call to sort_radix_inner_loop_2\n",
      "    Loop 3: affine.for\n",
      "    External values found: 3, Constants to recreate: 0\n",
      "      External values: 3, Function args: 3\n",
      "  Replaced loop body of affine.for with call to sort_radix_inner_loop_3\n",
      "    Loop 4: affine.for\n",
      "    External values found: 3, Constants to recreate: 0\n",
      "      External values: 3, Function args: 3\n",
      "  Replaced loop body of affine.for with call to sort_radix_inner_loop_4\n",
      "    Loop 5: affine.for\n",
      "    External values found: 4, Constants to recreate: 0\n",
      "      External values: 4, Function args: 4\n",
      "  Replaced loop body of affine.for with call to sort_radix_inner_loop_5\n",
      "    Loop 6: affine.for\n",
      "    External values found: 7, Constants to recreate: 3\n",
      "      External values: 7, Function args: 7\n",
      "  Replaced loop body of affine.for with call to sort_radix_inner_loop_6\n",
      "    Loop 7: affine.for\n",
      "    External values found: 7, Constants to recreate: 3\n",
      "      External values: 7, Function args: 7\n",
      "  Replaced loop body of affine.for with call to sort_radix_inner_loop_7\n",
      "Found function: init\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 2, Constants to recreate: 1\n",
      "      External values: 2, Function args: 2\n",
      "  Replaced loop body of affine.for with call to init_inner_loop_0\n",
      "Found function: hist\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 6, Constants to recreate: 3\n",
      "      External values: 6, Function args: 6\n",
      "  Replaced loop body of affine.for with call to hist_inner_loop_0\n",
      "Found function: local_scan\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 3, Constants to recreate: 0\n",
      "      External values: 3, Function args: 3\n",
      "  Replaced loop body of affine.for with call to local_scan_inner_loop_0\n",
      "Found function: sum_scan\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 3, Constants to recreate: 0\n",
      "      External values: 3, Function args: 3\n",
      "  Replaced loop body of affine.for with call to sum_scan_inner_loop_0\n",
      "Found function: last_step_scan\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 4, Constants to recreate: 0\n",
      "      External values: 4, Function args: 4\n",
      "  Replaced loop body of affine.for with call to last_step_scan_inner_loop_0\n",
      "Found function: update\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 7, Constants to recreate: 3\n",
      "      External values: 7, Function args: 7\n",
      "  Replaced loop body of affine.for with call to update_inner_loop_0\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir\n",
      "Total extracted functions: 14\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir' -> sort_radix_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_3.mlir -> sort_radix_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir' -> sort_radix_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_2.mlir -> sort_radix_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir' -> sort_radix_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_5.mlir -> sort_radix_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir' -> sort_radix_inner_loop_7.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_7.mlir -> sort_radix_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir' -> update_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir'\n",
      "circt-translate completed: update_inner_loop_0.mlir -> update_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir' -> local_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: local_scan_inner_loop_0.mlir -> local_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir' -> last_step_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: last_step_scan_inner_loop_0.mlir -> last_step_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir' -> sum_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: sum_scan_inner_loop_0.mlir -> sum_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir' -> sort_radix_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_6.mlir -> sort_radix_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir' -> hist_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir'\n",
      "circt-translate completed: hist_inner_loop_0.mlir -> hist_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir' -> gemm_ncubed_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_ncubed_inner_loop_0.mlir -> gemm_ncubed_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir' -> sort_radix_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_4.mlir -> sort_radix_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir' -> sort_radix_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_0.mlir -> sort_radix_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:13:46.004\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir' -> sort_radix_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_1.mlir -> sort_radix_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir' -> init_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir'\n",
      "circt-translate completed: init_inner_loop_0.mlir -> init_inner_loop_0.futil\n",
      "Step 4: Converting 20 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_3.futil\n",
      "‚úì Generated: sort_radix_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_2.futil\n",
      "‚úì Generated: sort_radix_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_5.futil\n",
      "‚úì Generated: sort_radix_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:13:46.219\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_7.futil\n",
      "‚úì Generated: sort_radix_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/update_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/update_inner_loop_0.futil\n",
      "‚úì Generated: update_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/local_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/local_scan_inner_loop_0.futil\n",
      "‚úì Generated: local_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/last_step_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/last_step_scan_inner_loop_0.futil\n",
      "‚úì Generated: last_step_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sum_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sum_scan_inner_loop_0.futil\n",
      "‚úì Generated: sum_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_6.futil\n",
      "‚úì Generated: sort_radix_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/hist_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/hist_inner_loop_0.futil\n",
      "‚úì Generated: hist_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_ncubed_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_ncubed_inner_loop_0.futil\n",
      "‚úì Generated: gemm_ncubed_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_4.futil\n",
      "‚úì Generated: sort_radix_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_0.futil\n",
      "‚úì Generated: sort_radix_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_1.futil\n",
      "‚úì Generated: sort_radix_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/init_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/init_inner_loop_0.futil\n",
      "‚úì Generated: init_inner_loop_0.sv\n",
      "‚úì FUTIL to Verilog: 19/20 files successful\n",
      "‚úÖ Pipeline completed: sort_radix.mlir ‚Üí 19 Verilog files\n",
      "   ‚úÖ Success: Generated 19 Verilog files\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_3.sv\n",
      "      üìù sort_radix_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_7.sv\n",
      "      üìù update_inner_loop_0.sv\n",
      "      üìù local_scan_inner_loop_0.sv\n",
      "      üìù last_step_scan_inner_loop_0.sv\n",
      "      üìù sum_scan_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù sort_radix_inner_loop_6.sv\n",
      "      üìù hist_inner_loop_0.sv\n",
      "      üìù gemm_ncubed_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_4.sv\n",
      "      üìù sort_radix_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "      üìù sort_radix_inner_loop_1.sv\n",
      "      üìù init_inner_loop_0.sv\n",
      "\n",
      "üìÅ [4/13] Processing: fft_transpose.mlir (30.8%)\n",
      "=== Starting MLIR Pipeline: fft_transpose.mlir ===\n",
      "Step 1: Applying MLIR optimizations: fft_transpose.mlir\n",
      "Applying MLIR optimizations to fft_transpose.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for fft_transpose.mlir\n",
      "Step 2: Converting inner loops to functions: fft_transpose.mlir\n",
      "Read 79044 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/fft_transpose.mlir\n",
      "Successfully parsed with xDSL! Module has 3 operations\n",
      "Found 0 scf.while loops to normalize\n",
      "Found function: fft_transpose\n",
      "  Found 9 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 5, Constants to recreate: 2\n",
      "      External values: 5, Function args: 5\n",
      "  Replaced loop body of affine.for with call to fft_transpose_inner_loop_0\n",
      "    Loop 1: affine.for\n",
      "    External values found: 3, Constants to recreate: 10\n",
      "      External values: 3, Function args: 3\n",
      "  Replaced loop body of affine.for with call to fft_transpose_inner_loop_1\n",
      "    Loop 2: affine.for\n",
      "    External values found: 3, Constants to recreate: 10\n",
      "      External values: 3, Function args: 3\n",
      "  Replaced loop body of affine.for with call to fft_transpose_inner_loop_2\n",
      "    Loop 3: affine.for\n",
      "    External values found: 4, Constants to recreate: 10\n",
      "      External values: 4, Function args: 4\n",
      "  Replaced loop body of affine.for with call to fft_transpose_inner_loop_3\n",
      "    Loop 4: affine.for\n",
      "    External values found: 5, Constants to recreate: 2\n",
      "      External values: 5, Function args: 5\n",
      "  Replaced loop body of affine.for with call to fft_transpose_inner_loop_4\n",
      "    Loop 5: affine.for\n",
      "    External values found: 3, Constants to recreate: 10\n",
      "      External values: 3, Function args: 3\n",
      "  Replaced loop body of affine.for with call to fft_transpose_inner_loop_5\n",
      "    Loop 6: affine.for\n",
      "    External values found: 3, Constants to recreate: 10\n",
      "      External values: 3, Function args: 3\n",
      "  Replaced loop body of affine.for with call to fft_transpose_inner_loop_6\n",
      "    Loop 7: affine.for\n",
      "    External values found: 4, Constants to recreate: 10\n",
      "      External values: 4, Function args: 4\n",
      "  Replaced loop body of affine.for with call to fft_transpose_inner_loop_7\n",
      "    Loop 8: affine.for\n",
      "    External values found: 7, Constants to recreate: 3\n",
      "      External values: 7, Function args: 7\n",
      "  Replaced loop body of affine.for with call to fft_transpose_inner_loop_8\n",
      "Found function: twiddles8\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 6, Constants to recreate: 1\n",
      "      External values: 6, Function args: 6\n",
      "  Replaced loop body of affine.for with call to twiddles8_inner_loop_0\n",
      "Found function: loady8\n",
      "  Found 0 innermost loops\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir\n",
      "Total extracted functions: 10\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir' -> sort_radix_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_3.mlir -> sort_radix_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir' -> fft_transpose_inner_loop_8.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:13:54.151\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:13:54.168\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_8.mlir -> fft_transpose_inner_loop_8.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir' -> fft_transpose_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir' -> twiddles8_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir' -> sort_radix_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_2.mlir -> sort_radix_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir' -> sort_radix_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_5.mlir -> sort_radix_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir' -> sort_radix_inner_loop_7.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_7.mlir -> sort_radix_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir' -> update_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir'\n",
      "circt-translate completed: update_inner_loop_0.mlir -> update_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir' -> local_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: local_scan_inner_loop_0.mlir -> local_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir' -> last_step_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: last_step_scan_inner_loop_0.mlir -> last_step_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir' -> sum_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: sum_scan_inner_loop_0.mlir -> sum_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir' -> fft_transpose_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_3.mlir -> fft_transpose_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir' -> fft_transpose_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_1.mlir -> fft_transpose_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir' -> fft_transpose_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_2.mlir -> fft_transpose_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir' -> sort_radix_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_6.mlir -> sort_radix_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir' -> hist_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir'\n",
      "circt-translate completed: hist_inner_loop_0.mlir -> hist_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir' -> gemm_ncubed_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_ncubed_inner_loop_0.mlir -> gemm_ncubed_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir' -> sort_radix_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_4.mlir -> sort_radix_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir' -> fft_transpose_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_6.mlir -> fft_transpose_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir' -> sort_radix_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_0.mlir -> sort_radix_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:13:56.261\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir' -> fft_transpose_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_5.mlir -> fft_transpose_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir' -> sort_radix_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_1.mlir -> sort_radix_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir' -> init_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir'\n",
      "circt-translate completed: init_inner_loop_0.mlir -> init_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir' -> fft_transpose_inner_loop_7.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:13:56.837\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:13:56.873\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for fft_transpose_inner_loop_8.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "30 |    cst_2 = std_float_const(0, 64, -1.000000);\n",
      "   |                                   ^ Parse error\n",
      "expected bitwidth or float\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:13:56.934\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_7.mlir -> fft_transpose_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir' -> fft_transpose_inner_loop_4.futil\n",
      "Step 4: Converting 27 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_3.futil\n",
      "‚úì Generated: sort_radix_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_8.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_2.futil\n",
      "‚úì Generated: sort_radix_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_5.futil\n",
      "‚úì Generated: sort_radix_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_7.futil\n",
      "‚úì Generated: sort_radix_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/update_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/update_inner_loop_0.futil\n",
      "‚úì Generated: update_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/local_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/local_scan_inner_loop_0.futil\n",
      "‚úì Generated: local_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/last_step_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/last_step_scan_inner_loop_0.futil\n",
      "‚úì Generated: last_step_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sum_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sum_scan_inner_loop_0.futil\n",
      "‚úì Generated: sum_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_3.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_1.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_2.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_6.futil\n",
      "‚úì Generated: sort_radix_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/hist_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/hist_inner_loop_0.futil\n",
      "‚úì Generated: hist_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_ncubed_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_ncubed_inner_loop_0.futil\n",
      "‚úì Generated: gemm_ncubed_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_4.futil\n",
      "‚úì Generated: sort_radix_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_6.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_0.futil\n",
      "‚úì Generated: sort_radix_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_5.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_1.futil\n",
      "‚úì Generated: sort_radix_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/init_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/init_inner_loop_0.futil\n",
      "‚úì Generated: init_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_7.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_7.sv\n",
      "‚úì FUTIL to Verilog: 25/27 files successful\n",
      "‚úÖ Pipeline completed: fft_transpose.mlir ‚Üí 25 Verilog files\n",
      "   ‚úÖ Success: Generated 25 Verilog files\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_3.sv\n",
      "      üìù sort_radix_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_7.sv\n",
      "      üìù update_inner_loop_0.sv\n",
      "      üìù local_scan_inner_loop_0.sv\n",
      "      üìù last_step_scan_inner_loop_0.sv\n",
      "      üìù sum_scan_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_3.sv\n",
      "      üìù fft_transpose_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_6.sv\n",
      "      üìù hist_inner_loop_0.sv\n",
      "      üìù gemm_ncubed_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_6.sv\n",
      "      üìù sort_radix_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_1.sv\n",
      "      üìù init_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_7.sv\n",
      "\n",
      "üìÅ [5/13] Processing: kmp_kmp.mlir (38.5%)\n",
      "=== Starting MLIR Pipeline: kmp_kmp.mlir ===\n",
      "Step 1: Applying MLIR optimizations: kmp_kmp.mlir\n",
      "Applying MLIR optimizations to kmp_kmp.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for kmp_kmp.mlir\n",
      "Step 2: Converting inner loops to functions: kmp_kmp.mlir\n",
      "Read 7632 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/kmp_kmp.mlir\n",
      "Successfully parsed with xDSL! Module has 2 operations\n",
      "Found 3 scf.while loops to normalize\n",
      "  Normalizing scf.while loop 3/3\n",
      "    Original while: 1 init_args, 1 result_types\n",
      "    Condition operands: 2 total, 1 guard_values\n",
      "    Before block args: 1\n",
      "    Pure while before block: 1 args for 1 guard_values\n",
      "    After region arg types: 1 from original after block\n",
      "    Creating while loop: 1 guard_values, 1 result_types\n",
      "    Before region args: 1, After region args: 1\n",
      "    Successfully transformed scf.while into guarded if structure\n",
      "  Normalizing scf.while loop 2/3\n",
      "    Original while: 1 init_args, 1 result_types\n",
      "    Condition operands: 2 total, 1 guard_values\n",
      "    Before block args: 1\n",
      "    Pure while before block: 1 args for 1 guard_values\n",
      "    After region arg types: 1 from original after block\n",
      "    Creating while loop: 1 guard_values, 1 result_types\n",
      "    Before region args: 1, After region args: 1\n",
      "    Successfully transformed scf.while into guarded if structure\n",
      "  Normalizing scf.while loop 1/3\n",
      "    Original while: 1 init_args, 1 result_types\n",
      "    Condition operands: 2 total, 1 guard_values\n",
      "    Before block args: 1\n",
      "    Pure while before block: 1 args for 1 guard_values\n",
      "    After region arg types: 1 from original after block\n",
      "    Creating while loop: 1 guard_values, 1 result_types\n",
      "    Before region args: 1, After region args: 1\n",
      "    Successfully transformed scf.while into guarded if structure\n",
      "Found function: kmp_kmp\n",
      "  Found 2 innermost loops\n",
      "    Loop 0: scf.while\n",
      "    External values found: 6, Constants to recreate: 2\n",
      "      External values: 6, Function args: 6\n",
      "  Replaced loop body of scf.while with call to kmp_kmp_inner_loop_0\n",
      "    Loop 1: scf.while\n",
      "    External values found: 7, Constants to recreate: 2\n",
      "      External values: 7, Function args: 7\n",
      "  Replaced loop body of scf.while with call to kmp_kmp_inner_loop_1\n",
      "Found function: CPF\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: scf.while\n",
      "    External values found: 6, Constants to recreate: 2\n",
      "      External values: 6, Function args: 6\n",
      "  Replaced loop body of scf.while with call to CPF_inner_loop_0\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir\n",
      "Total extracted functions: 3\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir' -> sort_radix_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_3.mlir -> sort_radix_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir' -> fft_transpose_inner_loop_8.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:03.122\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:03.140\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_8.mlir -> fft_transpose_inner_loop_8.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir' -> fft_transpose_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir' -> twiddles8_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir' -> sort_radix_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_2.mlir -> sort_radix_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir' -> sort_radix_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_5.mlir -> sort_radix_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir' -> sort_radix_inner_loop_7.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_7.mlir -> sort_radix_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir' -> update_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir'\n",
      "circt-translate completed: update_inner_loop_0.mlir -> update_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir' -> local_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: local_scan_inner_loop_0.mlir -> local_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir' -> CPF_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir'\n",
      "circt-translate completed: CPF_inner_loop_0.mlir -> CPF_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir' -> last_step_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: last_step_scan_inner_loop_0.mlir -> last_step_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir' -> sum_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: sum_scan_inner_loop_0.mlir -> sum_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir' -> fft_transpose_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_3.mlir -> fft_transpose_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir' -> kmp_kmp_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir'\n",
      "circt-translate completed: kmp_kmp_inner_loop_0.mlir -> kmp_kmp_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir' -> fft_transpose_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_1.mlir -> fft_transpose_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir' -> fft_transpose_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:04.707\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "      %5 = arith.cmpi ne, %3, %4 : i8\n",
      "           ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_3\"}> ({\n",
      "  \"calyx.assign\"(%6#0, %13#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%6#1, %12#6) : (i8, i8) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_2.mlir -> fft_transpose_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir' -> kmp_kmp_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir' -> sort_radix_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_6.mlir -> sort_radix_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir' -> hist_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir'\n",
      "circt-translate completed: hist_inner_loop_0.mlir -> hist_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir' -> gemm_ncubed_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_ncubed_inner_loop_0.mlir -> gemm_ncubed_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir' -> sort_radix_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_4.mlir -> sort_radix_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir' -> fft_transpose_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_6.mlir -> fft_transpose_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir' -> sort_radix_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_0.mlir -> sort_radix_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:05.422\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir' -> fft_transpose_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_5.mlir -> fft_transpose_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir' -> sort_radix_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_1.mlir -> sort_radix_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir' -> init_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir'\n",
      "circt-translate completed: init_inner_loop_0.mlir -> init_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir' -> fft_transpose_inner_loop_7.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:06.015\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:06.054\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for fft_transpose_inner_loop_8.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "30 |    cst_2 = std_float_const(0, 64, -1.000000);\n",
      "   |                                   ^ Parse error\n",
      "expected bitwidth or float\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:06.119\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_7.mlir -> fft_transpose_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir' -> fft_transpose_inner_loop_4.futil\n",
      "Step 4: Converting 29 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_3.futil\n",
      "‚úì Generated: sort_radix_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_8.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_2.futil\n",
      "‚úì Generated: sort_radix_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_5.futil\n",
      "‚úì Generated: sort_radix_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_7.futil\n",
      "‚úì Generated: sort_radix_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/update_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/update_inner_loop_0.futil\n",
      "‚úì Generated: update_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/local_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/local_scan_inner_loop_0.futil\n",
      "‚úì Generated: local_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/CPF_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/CPF_inner_loop_0.futil\n",
      "‚úì Generated: CPF_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/last_step_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/last_step_scan_inner_loop_0.futil\n",
      "‚úì Generated: last_step_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sum_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sum_scan_inner_loop_0.futil\n",
      "‚úì Generated: sum_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_3.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/kmp_kmp_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/kmp_kmp_inner_loop_0.futil\n",
      "‚úì Generated: kmp_kmp_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_1.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_2.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_6.futil\n",
      "‚úì Generated: sort_radix_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/hist_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/hist_inner_loop_0.futil\n",
      "‚úì Generated: hist_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_ncubed_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_ncubed_inner_loop_0.futil\n",
      "‚úì Generated: gemm_ncubed_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_4.futil\n",
      "‚úì Generated: sort_radix_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_6.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_0.futil\n",
      "‚úì Generated: sort_radix_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_5.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_1.futil\n",
      "‚úì Generated: sort_radix_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/init_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/init_inner_loop_0.futil\n",
      "‚úì Generated: init_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_7.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_7.sv\n",
      "‚úì FUTIL to Verilog: 27/29 files successful\n",
      "‚úÖ Pipeline completed: kmp_kmp.mlir ‚Üí 27 Verilog files\n",
      "   ‚úÖ Success: Generated 27 Verilog files\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_3.sv\n",
      "      üìù sort_radix_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_7.sv\n",
      "      üìù update_inner_loop_0.sv\n",
      "      üìù local_scan_inner_loop_0.sv\n",
      "      üìù CPF_inner_loop_0.sv\n",
      "      üìù last_step_scan_inner_loop_0.sv\n",
      "      üìù sum_scan_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_3.sv\n",
      "      üìù kmp_kmp_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_6.sv\n",
      "      üìù hist_inner_loop_0.sv\n",
      "      üìù gemm_ncubed_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_6.sv\n",
      "      üìù sort_radix_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_1.sv\n",
      "      üìù init_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_7.sv\n",
      "\n",
      "üìÅ [6/13] Processing: spmv_crs.mlir (46.2%)\n",
      "=== Starting MLIR Pipeline: spmv_crs.mlir ===\n",
      "Step 1: Applying MLIR optimizations: spmv_crs.mlir\n",
      "Applying MLIR optimizations to spmv_crs.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for spmv_crs.mlir\n",
      "Step 2: Converting inner loops to functions: spmv_crs.mlir\n",
      "Read 1844 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/spmv_crs.mlir\n",
      "Successfully parsed with xDSL! Module has 1 operations\n",
      "Found 0 scf.while loops to normalize\n",
      "Found function: spmv_crs\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: scf.for\n",
      "    External values found: 5, Constants to recreate: 0\n",
      "      External values: 5, Function args: 5\n",
      "  Replaced loop body of scf.for with call to spmv_crs_inner_loop_0\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir\n",
      "Total extracted functions: 1\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir' -> sort_radix_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_3.mlir -> sort_radix_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir' -> fft_transpose_inner_loop_8.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:12.360\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:12.382\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_8.mlir -> fft_transpose_inner_loop_8.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir' -> fft_transpose_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir' -> twiddles8_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir' -> sort_radix_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_2.mlir -> sort_radix_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir' -> sort_radix_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_5.mlir -> sort_radix_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir' -> sort_radix_inner_loop_7.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_7.mlir -> sort_radix_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir' -> update_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir'\n",
      "circt-translate completed: update_inner_loop_0.mlir -> update_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir' -> local_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: local_scan_inner_loop_0.mlir -> local_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir' -> CPF_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir'\n",
      "circt-translate completed: CPF_inner_loop_0.mlir -> CPF_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir' -> last_step_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: last_step_scan_inner_loop_0.mlir -> last_step_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir' -> sum_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: sum_scan_inner_loop_0.mlir -> sum_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir' -> fft_transpose_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_3.mlir -> fft_transpose_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir' -> kmp_kmp_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir'\n",
      "circt-translate completed: kmp_kmp_inner_loop_0.mlir -> kmp_kmp_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir' -> fft_transpose_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_1.mlir -> fft_transpose_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir' -> fft_transpose_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:13.951\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "      %5 = arith.cmpi ne, %3, %4 : i8\n",
      "           ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_3\"}> ({\n",
      "  \"calyx.assign\"(%6#0, %13#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%6#1, %12#6) : (i8, i8) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_2.mlir -> fft_transpose_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir' -> kmp_kmp_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir' -> spmv_crs_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir'\n",
      "circt-translate completed: spmv_crs_inner_loop_0.mlir -> spmv_crs_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir' -> sort_radix_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_6.mlir -> sort_radix_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir' -> hist_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir'\n",
      "circt-translate completed: hist_inner_loop_0.mlir -> hist_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir' -> gemm_ncubed_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_ncubed_inner_loop_0.mlir -> gemm_ncubed_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir' -> sort_radix_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_4.mlir -> sort_radix_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir' -> fft_transpose_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_6.mlir -> fft_transpose_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir' -> sort_radix_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_0.mlir -> sort_radix_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:14.722\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir' -> fft_transpose_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_5.mlir -> fft_transpose_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir' -> sort_radix_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_1.mlir -> sort_radix_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir' -> init_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir'\n",
      "circt-translate completed: init_inner_loop_0.mlir -> init_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir' -> fft_transpose_inner_loop_7.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:15.303\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:15.343\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for fft_transpose_inner_loop_8.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "30 |    cst_2 = std_float_const(0, 64, -1.000000);\n",
      "   |                                   ^ Parse error\n",
      "expected bitwidth or float\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:15.406\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_7.mlir -> fft_transpose_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir' -> fft_transpose_inner_loop_4.futil\n",
      "Step 4: Converting 30 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_3.futil\n",
      "‚úì Generated: sort_radix_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_8.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_2.futil\n",
      "‚úì Generated: sort_radix_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_5.futil\n",
      "‚úì Generated: sort_radix_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_7.futil\n",
      "‚úì Generated: sort_radix_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/update_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/update_inner_loop_0.futil\n",
      "‚úì Generated: update_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/local_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/local_scan_inner_loop_0.futil\n",
      "‚úì Generated: local_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/CPF_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/CPF_inner_loop_0.futil\n",
      "‚úì Generated: CPF_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/last_step_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/last_step_scan_inner_loop_0.futil\n",
      "‚úì Generated: last_step_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sum_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sum_scan_inner_loop_0.futil\n",
      "‚úì Generated: sum_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_3.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/kmp_kmp_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/kmp_kmp_inner_loop_0.futil\n",
      "‚úì Generated: kmp_kmp_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_1.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_2.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/spmv_crs_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/spmv_crs_inner_loop_0.futil\n",
      "‚úì Generated: spmv_crs_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_6.futil\n",
      "‚úì Generated: sort_radix_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/hist_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/hist_inner_loop_0.futil\n",
      "‚úì Generated: hist_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_ncubed_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_ncubed_inner_loop_0.futil\n",
      "‚úì Generated: gemm_ncubed_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_4.futil\n",
      "‚úì Generated: sort_radix_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_6.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_0.futil\n",
      "‚úì Generated: sort_radix_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_5.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_1.futil\n",
      "‚úì Generated: sort_radix_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/init_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/init_inner_loop_0.futil\n",
      "‚úì Generated: init_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_7.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_7.sv\n",
      "‚úì FUTIL to Verilog: 28/30 files successful\n",
      "‚úÖ Pipeline completed: spmv_crs.mlir ‚Üí 28 Verilog files\n",
      "   ‚úÖ Success: Generated 28 Verilog files\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_3.sv\n",
      "      üìù sort_radix_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_7.sv\n",
      "      üìù update_inner_loop_0.sv\n",
      "      üìù local_scan_inner_loop_0.sv\n",
      "      üìù CPF_inner_loop_0.sv\n",
      "      üìù last_step_scan_inner_loop_0.sv\n",
      "      üìù sum_scan_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_3.sv\n",
      "      üìù kmp_kmp_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_2.sv\n",
      "      üìù spmv_crs_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_6.sv\n",
      "      üìù hist_inner_loop_0.sv\n",
      "      üìù gemm_ncubed_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_6.sv\n",
      "      üìù sort_radix_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_1.sv\n",
      "      üìù init_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_7.sv\n",
      "\n",
      "üìÅ [7/13] Processing: gemm_blocked.mlir (53.8%)\n",
      "=== Starting MLIR Pipeline: gemm_blocked.mlir ===\n",
      "Step 1: Applying MLIR optimizations: gemm_blocked.mlir\n",
      "Applying MLIR optimizations to gemm_blocked.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for gemm_blocked.mlir\n",
      "Step 2: Converting inner loops to functions: gemm_blocked.mlir\n",
      "Read 2341 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/gemm_blocked.mlir\n",
      "Successfully parsed with xDSL! Module has 1 operations\n",
      "Found 0 scf.while loops to normalize\n",
      "Found function: gemm_blocked\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 8, Constants to recreate: 0\n",
      "      External values: 8, Function args: 8\n",
      "  Replaced loop body of affine.for with call to gemm_blocked_inner_loop_0\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir\n",
      "Total extracted functions: 1\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir' -> sort_radix_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_3.mlir -> sort_radix_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir' -> fft_transpose_inner_loop_8.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:23.741\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:23.756\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_8.mlir -> fft_transpose_inner_loop_8.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir' -> fft_transpose_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir' -> twiddles8_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir' -> sort_radix_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_2.mlir -> sort_radix_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir' -> sort_radix_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_5.mlir -> sort_radix_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir' -> sort_radix_inner_loop_7.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_7.mlir -> sort_radix_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir' -> update_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir'\n",
      "circt-translate completed: update_inner_loop_0.mlir -> update_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir' -> local_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: local_scan_inner_loop_0.mlir -> local_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir' -> CPF_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir'\n",
      "circt-translate completed: CPF_inner_loop_0.mlir -> CPF_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir' -> last_step_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: last_step_scan_inner_loop_0.mlir -> last_step_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir' -> sum_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: sum_scan_inner_loop_0.mlir -> sum_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir' -> fft_transpose_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_3.mlir -> fft_transpose_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir' -> kmp_kmp_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir'\n",
      "circt-translate completed: kmp_kmp_inner_loop_0.mlir -> kmp_kmp_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir' -> fft_transpose_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_1.mlir -> fft_transpose_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir' -> fft_transpose_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:25.261\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "      %5 = arith.cmpi ne, %3, %4 : i8\n",
      "           ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_3\"}> ({\n",
      "  \"calyx.assign\"(%6#0, %13#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%6#1, %12#6) : (i8, i8) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_2.mlir -> fft_transpose_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir' -> kmp_kmp_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir' -> spmv_crs_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir'\n",
      "circt-translate completed: spmv_crs_inner_loop_0.mlir -> spmv_crs_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir' -> sort_radix_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_6.mlir -> sort_radix_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir' -> hist_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir'\n",
      "circt-translate completed: hist_inner_loop_0.mlir -> hist_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir' -> gemm_ncubed_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_ncubed_inner_loop_0.mlir -> gemm_ncubed_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir' -> sort_radix_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_4.mlir -> sort_radix_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir' -> fft_transpose_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_6.mlir -> fft_transpose_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir' -> sort_radix_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_0.mlir -> sort_radix_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:26.009\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir' -> fft_transpose_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_5.mlir -> fft_transpose_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir' -> gemm_blocked_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_blocked_inner_loop_0.mlir -> gemm_blocked_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir' -> sort_radix_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_1.mlir -> sort_radix_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir' -> init_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir'\n",
      "circt-translate completed: init_inner_loop_0.mlir -> init_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir' -> fft_transpose_inner_loop_7.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:26.663\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:26.699\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for fft_transpose_inner_loop_8.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "30 |    cst_2 = std_float_const(0, 64, -1.000000);\n",
      "   |                                   ^ Parse error\n",
      "expected bitwidth or float\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:26.757\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_7.mlir -> fft_transpose_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir' -> fft_transpose_inner_loop_4.futil\n",
      "Step 4: Converting 31 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_3.futil\n",
      "‚úì Generated: sort_radix_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_8.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_2.futil\n",
      "‚úì Generated: sort_radix_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_5.futil\n",
      "‚úì Generated: sort_radix_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_7.futil\n",
      "‚úì Generated: sort_radix_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/update_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/update_inner_loop_0.futil\n",
      "‚úì Generated: update_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/local_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/local_scan_inner_loop_0.futil\n",
      "‚úì Generated: local_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/CPF_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/CPF_inner_loop_0.futil\n",
      "‚úì Generated: CPF_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/last_step_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/last_step_scan_inner_loop_0.futil\n",
      "‚úì Generated: last_step_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sum_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sum_scan_inner_loop_0.futil\n",
      "‚úì Generated: sum_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_3.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/kmp_kmp_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/kmp_kmp_inner_loop_0.futil\n",
      "‚úì Generated: kmp_kmp_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_1.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_2.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/spmv_crs_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/spmv_crs_inner_loop_0.futil\n",
      "‚úì Generated: spmv_crs_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_6.futil\n",
      "‚úì Generated: sort_radix_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/hist_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/hist_inner_loop_0.futil\n",
      "‚úì Generated: hist_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_ncubed_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_ncubed_inner_loop_0.futil\n",
      "‚úì Generated: gemm_ncubed_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_4.futil\n",
      "‚úì Generated: sort_radix_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_6.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_0.futil\n",
      "‚úì Generated: sort_radix_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_5.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_blocked_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_blocked_inner_loop_0.futil\n",
      "‚úì Generated: gemm_blocked_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_1.futil\n",
      "‚úì Generated: sort_radix_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/init_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/init_inner_loop_0.futil\n",
      "‚úì Generated: init_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_7.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_7.sv\n",
      "‚úì FUTIL to Verilog: 29/31 files successful\n",
      "‚úÖ Pipeline completed: gemm_blocked.mlir ‚Üí 29 Verilog files\n",
      "   ‚úÖ Success: Generated 29 Verilog files\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_3.sv\n",
      "      üìù sort_radix_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_7.sv\n",
      "      üìù update_inner_loop_0.sv\n",
      "      üìù local_scan_inner_loop_0.sv\n",
      "      üìù CPF_inner_loop_0.sv\n",
      "      üìù last_step_scan_inner_loop_0.sv\n",
      "      üìù sum_scan_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_3.sv\n",
      "      üìù kmp_kmp_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_2.sv\n",
      "      üìù spmv_crs_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_6.sv\n",
      "      üìù hist_inner_loop_0.sv\n",
      "      üìù gemm_ncubed_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_6.sv\n",
      "      üìù sort_radix_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_5.sv\n",
      "      üìù gemm_blocked_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_1.sv\n",
      "      üìù init_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_7.sv\n",
      "\n",
      "üìÅ [8/13] Processing: fft_strided.mlir (61.5%)\n",
      "=== Starting MLIR Pipeline: fft_strided.mlir ===\n",
      "Step 1: Applying MLIR optimizations: fft_strided.mlir\n",
      "Applying MLIR optimizations to fft_strided.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for fft_strided.mlir\n",
      "Step 2: Converting inner loops to functions: fft_strided.mlir\n",
      "Read 4165 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/fft_strided.mlir\n",
      "Successfully parsed with xDSL! Module has 1 operations\n",
      "Found 2 scf.while loops to normalize\n",
      "  Normalizing scf.while loop 2/2\n",
      "    Original while: 1 init_args, 1 result_types\n",
      "    Condition operands: 2 total, 1 guard_values\n",
      "    Before block args: 1\n",
      "    Pure while before block: 1 args for 1 guard_values\n",
      "    After region arg types: 1 from original after block\n",
      "    Creating while loop: 1 guard_values, 1 result_types\n",
      "    Before region args: 1, After region args: 1\n",
      "    Successfully transformed scf.while into guarded if structure\n",
      "  Normalizing scf.while loop 1/2\n",
      "    Original while: 2 init_args, 2 result_types\n",
      "    Condition operands: 3 total, 2 guard_values\n",
      "    Before block args: 2\n",
      "    Pure while before block: 2 args for 2 guard_values\n",
      "    After region arg types: 2 from original after block\n",
      "    Creating while loop: 2 guard_values, 2 result_types\n",
      "    Before region args: 2, After region args: 2\n",
      "    Successfully transformed scf.while into guarded if structure\n",
      "Found function: fft_strided\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: scf.while\n",
      "    External values found: 3, Constants to recreate: 1\n",
      "      External values: 3, Function args: 3\n",
      "  Replaced loop body of scf.while with call to fft_strided_inner_loop_0\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir\n",
      "Total extracted functions: 1\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir' -> sort_radix_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_3.mlir -> sort_radix_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir' -> fft_strided_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir'\n",
      "circt-translate completed: fft_strided_inner_loop_0.mlir -> fft_strided_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir' -> fft_transpose_inner_loop_8.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:37.800\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:37.814\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_8.mlir -> fft_transpose_inner_loop_8.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir' -> fft_transpose_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir' -> twiddles8_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir' -> sort_radix_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_2.mlir -> sort_radix_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir' -> sort_radix_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_5.mlir -> sort_radix_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir' -> sort_radix_inner_loop_7.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_7.mlir -> sort_radix_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir' -> update_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir'\n",
      "circt-translate completed: update_inner_loop_0.mlir -> update_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir' -> local_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: local_scan_inner_loop_0.mlir -> local_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir' -> CPF_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir'\n",
      "circt-translate completed: CPF_inner_loop_0.mlir -> CPF_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir' -> last_step_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: last_step_scan_inner_loop_0.mlir -> last_step_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir' -> sum_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: sum_scan_inner_loop_0.mlir -> sum_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir' -> fft_transpose_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_3.mlir -> fft_transpose_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir' -> kmp_kmp_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir'\n",
      "circt-translate completed: kmp_kmp_inner_loop_0.mlir -> kmp_kmp_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir' -> fft_transpose_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_1.mlir -> fft_transpose_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir' -> fft_transpose_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:39.314\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "      %5 = arith.cmpi ne, %3, %4 : i8\n",
      "           ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_3\"}> ({\n",
      "  \"calyx.assign\"(%6#0, %13#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%6#1, %12#6) : (i8, i8) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_2.mlir -> fft_transpose_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir' -> kmp_kmp_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir' -> spmv_crs_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir'\n",
      "circt-translate completed: spmv_crs_inner_loop_0.mlir -> spmv_crs_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir' -> sort_radix_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_6.mlir -> sort_radix_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir' -> hist_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir'\n",
      "circt-translate completed: hist_inner_loop_0.mlir -> hist_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir' -> gemm_ncubed_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_ncubed_inner_loop_0.mlir -> gemm_ncubed_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir' -> sort_radix_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_4.mlir -> sort_radix_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir' -> fft_transpose_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_6.mlir -> fft_transpose_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir' -> sort_radix_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_0.mlir -> sort_radix_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:40.050\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir' -> fft_transpose_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_5.mlir -> fft_transpose_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir' -> gemm_blocked_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_blocked_inner_loop_0.mlir -> gemm_blocked_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir' -> sort_radix_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_1.mlir -> sort_radix_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir' -> init_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir'\n",
      "circt-translate completed: init_inner_loop_0.mlir -> init_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir' -> fft_transpose_inner_loop_7.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:40.717\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:40.760\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for fft_transpose_inner_loop_8.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "30 |    cst_2 = std_float_const(0, 64, -1.000000);\n",
      "   |                                   ^ Parse error\n",
      "expected bitwidth or float\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:40.822\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_7.mlir -> fft_transpose_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir' -> fft_transpose_inner_loop_4.futil\n",
      "Step 4: Converting 32 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_3.futil\n",
      "‚úì Generated: sort_radix_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_strided_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_strided_inner_loop_0.futil\n",
      "‚úì Generated: fft_strided_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_8.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_2.futil\n",
      "‚úì Generated: sort_radix_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_5.futil\n",
      "‚úì Generated: sort_radix_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_7.futil\n",
      "‚úì Generated: sort_radix_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/update_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/update_inner_loop_0.futil\n",
      "‚úì Generated: update_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/local_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/local_scan_inner_loop_0.futil\n",
      "‚úì Generated: local_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/CPF_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/CPF_inner_loop_0.futil\n",
      "‚úì Generated: CPF_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/last_step_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/last_step_scan_inner_loop_0.futil\n",
      "‚úì Generated: last_step_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sum_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sum_scan_inner_loop_0.futil\n",
      "‚úì Generated: sum_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_3.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/kmp_kmp_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/kmp_kmp_inner_loop_0.futil\n",
      "‚úì Generated: kmp_kmp_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_1.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_2.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/spmv_crs_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/spmv_crs_inner_loop_0.futil\n",
      "‚úì Generated: spmv_crs_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_6.futil\n",
      "‚úì Generated: sort_radix_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/hist_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/hist_inner_loop_0.futil\n",
      "‚úì Generated: hist_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_ncubed_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_ncubed_inner_loop_0.futil\n",
      "‚úì Generated: gemm_ncubed_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_4.futil\n",
      "‚úì Generated: sort_radix_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_6.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_0.futil\n",
      "‚úì Generated: sort_radix_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_5.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_blocked_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_blocked_inner_loop_0.futil\n",
      "‚úì Generated: gemm_blocked_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_1.futil\n",
      "‚úì Generated: sort_radix_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/init_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/init_inner_loop_0.futil\n",
      "‚úì Generated: init_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_7.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_7.sv\n",
      "‚úì FUTIL to Verilog: 30/32 files successful\n",
      "‚úÖ Pipeline completed: fft_strided.mlir ‚Üí 30 Verilog files\n",
      "   ‚úÖ Success: Generated 30 Verilog files\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_3.sv\n",
      "      üìù fft_strided_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_7.sv\n",
      "      üìù update_inner_loop_0.sv\n",
      "      üìù local_scan_inner_loop_0.sv\n",
      "      üìù CPF_inner_loop_0.sv\n",
      "      üìù last_step_scan_inner_loop_0.sv\n",
      "      üìù sum_scan_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_3.sv\n",
      "      üìù kmp_kmp_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_2.sv\n",
      "      üìù spmv_crs_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_6.sv\n",
      "      üìù hist_inner_loop_0.sv\n",
      "      üìù gemm_ncubed_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_6.sv\n",
      "      üìù sort_radix_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_5.sv\n",
      "      üìù gemm_blocked_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_1.sv\n",
      "      üìù init_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_7.sv\n",
      "\n",
      "üìÅ [9/13] Processing: md_knn.mlir (69.2%)\n",
      "=== Starting MLIR Pipeline: md_knn.mlir ===\n",
      "Step 1: Applying MLIR optimizations: md_knn.mlir\n",
      "Applying MLIR optimizations to md_knn.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for md_knn.mlir\n",
      "Step 2: Converting inner loops to functions: md_knn.mlir\n",
      "Read 4335 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/md_knn.mlir\n",
      "Successfully parsed with xDSL! Module has 1 operations\n",
      "Found 0 scf.while loops to normalize\n",
      "Found function: md_knn\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 12, Constants to recreate: 3\n",
      "      External values: 12, Function args: 12\n",
      "  Replaced loop body of affine.for with call to md_knn_inner_loop_0\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir\n",
      "Total extracted functions: 1\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir' -> sort_radix_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_3.mlir -> sort_radix_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir' -> fft_strided_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir'\n",
      "circt-translate completed: fft_strided_inner_loop_0.mlir -> fft_strided_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir' -> fft_transpose_inner_loop_8.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:14:51.798\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:14:51.818\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_8.mlir -> fft_transpose_inner_loop_8.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir' -> fft_transpose_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir' -> twiddles8_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir' -> sort_radix_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_2.mlir -> sort_radix_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir' -> sort_radix_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_5.mlir -> sort_radix_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir' -> sort_radix_inner_loop_7.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_7.mlir -> sort_radix_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir' -> update_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir'\n",
      "circt-translate completed: update_inner_loop_0.mlir -> update_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir' -> md_knn_inner_loop_0.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:01.021\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir': hlstool failed: hlstool: /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:178: auto mlir::RewriterBase::eraseOp(Operation *)::(anonymous class)::operator()(Operation *) const: Assertion `mayBeGraphRegion(*op->getParentRegion()) && \"expected that op has no uses\"' failed.\n",
      "PLEASE submit a bug report to https://github.com/llvm/circt and include the crash backtrace.\n",
      "Stack dump:\n",
      "0.\tProgram arguments: hlstool --calyx-hw --output-level=core --ir --allow-unregistered-dialects /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/md_knn_inner_loop_0.mlir\n",
      " #0 0x0000782bc338e5f9 llvm::sys::PrintStackTrace(llvm::raw_ostream&, int) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:804:11\n",
      " #1 0x0000782bc338eb2b PrintStackTraceSignalHandler(void*) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:888:1\n",
      " #2 0x0000782bc338ccaf llvm::sys::RunSignalHandlers() /home/kelvin/circt/llvm/llvm/lib/Support/Signals.cpp:105:5\n",
      " #3 0x0000782bc338f229 SignalHandler(int, siginfo_t*, void*) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:418:7\n",
      " #4 0x0000782bbe642520 (/lib/x86_64-linux-gnu/libc.so.6+0x42520)\n",
      " #5 0x0000782bbe6969fc __pthread_kill_implementation ./nptl/pthread_kill.c:44:76\n",
      " #6 0x0000782bbe6969fc __pthread_kill_internal ./nptl/pthread_kill.c:78:10\n",
      " #7 0x0000782bbe6969fc pthread_kill ./nptl/pthread_kill.c:89:10\n",
      " #8 0x0000782bbe642476 gsignal ./signal/../sysdeps/posix/raise.c:27:6\n",
      " #9 0x0000782bbe6287f3 abort ./stdlib/abort.c:81:7\n",
      "#10 0x0000782bbe62871b _nl_load_domain ./intl/loadmsgcat.c:1177:9\n",
      "#11 0x0000782bbe639e96 (/lib/x86_64-linux-gnu/libc.so.6+0x39e96)\n",
      "#12 0x00005e0654c1781d mlir::RewriterBase::eraseOp(mlir::Operation*)::$_1::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:177:7\n",
      "#13 0x00005e0654c1772d mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:224:3\n",
      "#14 0x00005e0654c17300 void std::__invoke_impl<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(std::__invoke_other, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:61:7\n",
      "#15 0x00005e0654c172ad std::enable_if<is_invocable_r_v<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>, void>::type std::__invoke_r<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:117:5\n",
      "#16 0x00005e0654c171b5 std::_Function_handler<void (mlir::Operation*), mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0>::_M_invoke(std::_Any_data const&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:290:2\n",
      "#17 0x00005e0654c180d6 std::function<void (mlir::Operation*)>::operator()(mlir::Operation*) const /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:591:2\n",
      "#18 0x00005e0654c1759b mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:205:30\n",
      "#19 0x00005e0654c17300 void std::__invoke_impl<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(std::__invoke_other, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:61:7\n",
      "#20 0x00005e0654c172ad std::enable_if<is_invocable_r_v<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>, void>::type std::__invoke_r<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:117:5\n",
      "#21 0x00005e0654c171b5 std::_Function_handler<void (mlir::Operation*), mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0>::_M_invoke(std::_Any_data const&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:290:2\n",
      "#22 0x00005e0654c180d6 std::function<void (mlir::Operation*)>::operator()(mlir::Operation*) const /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:591:2\n",
      "#23 0x00005e0654c15f9d mlir::RewriterBase::eraseOp(mlir::Operation*) /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:227:1\n",
      "#24 0x00005e0654724622 circt::scftocalyx::CleanupFuncOps::matchAndRewrite(mlir::func::FuncOp, mlir::PatternRewriter&) const /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:2671:12\n",
      "#25 0x00005e06546f439b mlir::detail::OpOrInterfaceRewritePatternBase<mlir::func::FuncOp>::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&) const /home/kelvin/circt/llvm/llvm/../mlir/include/mlir/IR/PatternMatch.h:299:12\n",
      "#26 0x00005e06558c03cf mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>)::$_0::operator()() const /home/kelvin/circt/llvm/mlir/lib/Rewrite/PatternApplicator.cpp:212:31\n",
      "#27 0x00005e06558c0245 void llvm::function_ref<void ()>::callback_fn<mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>)::$_0>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#28 0x00005e0653c9ef99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#29 0x00005e06558c1a5b void mlir::MLIRContext::executeAction<mlir::ApplyPatternAction, mlir::Pattern const&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, mlir::Pattern const&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#30 0x00005e06558bed8a mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>) /home/kelvin/circt/llvm/mlir/lib/Rewrite/PatternApplicator.cpp:233:9\n",
      "#31 0x00005e06558755cc (anonymous namespace)::GreedyPatternRewriteDriver::processWorklist() /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:616:17\n",
      "#32 0x00005e0655874911 (anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) &&::$_2::operator()() const /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:875:30\n",
      "#33 0x00005e06558748e5 void llvm::function_ref<void ()>::callback_fn<(anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) &&::$_2>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#34 0x00005e0653c9ef99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#35 0x00005e0655873fdb void mlir::MLIRContext::executeAction<(anonymous namespace)::GreedyPatternRewriteIteration, long&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, long&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#36 0x00005e065587264e (anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) && /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:888:3\n",
      "#37 0x00005e0655872324 mlir::applyPatternsGreedily(mlir::Region&, mlir::FrozenRewritePatternSet const&, mlir::GreedyRewriteConfig, bool*) /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:920:47\n",
      "#38 0x00005e0653ed9260 mlir::applyPatternsGreedily(mlir::Operation*, mlir::FrozenRewritePatternSet const&, mlir::GreedyRewriteConfig, bool*) /home/kelvin/circt/llvm/llvm/../mlir/include/mlir/Transforms/GreedyPatternRewriteDriver.h:224:15\n",
      "#39 0x00005e065468bd15 circt::(anonymous namespace)::SCFToCalyxPass::runPartialPattern(mlir::RewritePatternSet&, bool) /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:2812:11\n",
      "#40 0x00005e065468a244 circt::(anonymous namespace)::SCFToCalyxPass::runOnOperation() /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:3118:39\n",
      "#41 0x00005e06559754c4 mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int)::$_1::operator()() const /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:0:17\n",
      "#42 0x00005e0655975465 void llvm::function_ref<void ()>::callback_fn<mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int)::$_1>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#43 0x00005e0653c9ef99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#44 0x00005e0655978eab void mlir::MLIRContext::executeAction<mlir::PassExecutionAction, mlir::Pass&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, mlir::Pass&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#45 0x00005e06559710a7 mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:534:17\n",
      "#46 0x00005e06559715c7 mlir::detail::OpToOpPassAdaptor::runPipeline(mlir::OpPassManager&, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int, mlir::PassInstrumentor*, mlir::PassInstrumentation::PipelineParentInfo const*) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:594:16\n",
      "#47 0x00005e0655972f38 mlir::PassManager::runPasses(mlir::Operation*, mlir::AnalysisManager) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:907:10\n",
      "#48 0x00005e0655972e73 mlir::PassManager::run(mlir::Operation*) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:887:60\n",
      "#49 0x00005e0653c8b469 doHLSFlowCalyx(mlir::PassManager&, mlir::ModuleOp, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:477:17\n",
      "#50 0x00005e0653c8add2 processBuffer(mlir::MLIRContext&, mlir::TimingScope&, llvm::SourceMgr&, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:525:16\n",
      "#51 0x00005e0653c8a9b2 processInputSplit(mlir::MLIRContext&, mlir::TimingScope&, std::unique_ptr<llvm::MemoryBuffer, std::default_delete<llvm::MemoryBuffer>>, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:549:12\n",
      "#52 0x00005e0653c8a7fa processInput(mlir::MLIRContext&, mlir::TimingScope&, std::unique_ptr<llvm::MemoryBuffer, std::default_delete<llvm::MemoryBuffer>>, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:565:12\n",
      "#53 0x00005e0653c8a6bb executeHlstool(mlir::MLIRContext&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:602:14\n",
      "#54 0x00005e0653c8a4b6 main /home/kelvin/circt/tools/hlstool/hlstool.cpp:658:17\n",
      "#55 0x0000782bbe629d90 __libc_start_call_main ./csu/../sysdeps/nptl/libc_start_call_main.h:58:16\n",
      "#56 0x0000782bbe629e40 call_init ./csu/../csu/libc-start.c:128:20\n",
      "#57 0x0000782bbe629e40 __libc_start_main ./csu/../csu/libc-start.c:379:5\n",
      "#58 0x00005e0653c8a295 _start (/home/kelvin/circt/build/vscode/bin/hlstool+0x159c295)\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir' -> local_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: local_scan_inner_loop_0.mlir -> local_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir' -> CPF_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir'\n",
      "circt-translate completed: CPF_inner_loop_0.mlir -> CPF_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir' -> last_step_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: last_step_scan_inner_loop_0.mlir -> last_step_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir' -> sum_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: sum_scan_inner_loop_0.mlir -> sum_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir' -> fft_transpose_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_3.mlir -> fft_transpose_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir' -> kmp_kmp_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir'\n",
      "circt-translate completed: kmp_kmp_inner_loop_0.mlir -> kmp_kmp_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir' -> fft_transpose_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_1.mlir -> fft_transpose_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir' -> fft_transpose_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:02.084\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "      %5 = arith.cmpi ne, %3, %4 : i8\n",
      "           ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_3\"}> ({\n",
      "  \"calyx.assign\"(%6#0, %13#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%6#1, %12#6) : (i8, i8) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_2.mlir -> fft_transpose_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir' -> kmp_kmp_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir' -> spmv_crs_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir'\n",
      "circt-translate completed: spmv_crs_inner_loop_0.mlir -> spmv_crs_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir' -> sort_radix_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_6.mlir -> sort_radix_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir' -> hist_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir'\n",
      "circt-translate completed: hist_inner_loop_0.mlir -> hist_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir' -> gemm_ncubed_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_ncubed_inner_loop_0.mlir -> gemm_ncubed_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir' -> sort_radix_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_4.mlir -> sort_radix_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir' -> fft_transpose_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_6.mlir -> fft_transpose_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir' -> sort_radix_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_0.mlir -> sort_radix_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:02.805\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir' -> fft_transpose_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_5.mlir -> fft_transpose_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir' -> gemm_blocked_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_blocked_inner_loop_0.mlir -> gemm_blocked_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir' -> sort_radix_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_1.mlir -> sort_radix_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir' -> init_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir'\n",
      "circt-translate completed: init_inner_loop_0.mlir -> init_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir' -> fft_transpose_inner_loop_7.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:03.452\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:15:03.494\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for fft_transpose_inner_loop_8.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "30 |    cst_2 = std_float_const(0, 64, -1.000000);\n",
      "   |                                   ^ Parse error\n",
      "expected bitwidth or float\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:15:03.552\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_7.mlir -> fft_transpose_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir' -> fft_transpose_inner_loop_4.futil\n",
      "Step 4: Converting 32 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_3.futil\n",
      "‚úì Generated: sort_radix_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_strided_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_strided_inner_loop_0.futil\n",
      "‚úì Generated: fft_strided_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_8.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_2.futil\n",
      "‚úì Generated: sort_radix_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_5.futil\n",
      "‚úì Generated: sort_radix_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_7.futil\n",
      "‚úì Generated: sort_radix_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/update_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/update_inner_loop_0.futil\n",
      "‚úì Generated: update_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/local_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/local_scan_inner_loop_0.futil\n",
      "‚úì Generated: local_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/CPF_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/CPF_inner_loop_0.futil\n",
      "‚úì Generated: CPF_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/last_step_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/last_step_scan_inner_loop_0.futil\n",
      "‚úì Generated: last_step_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sum_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sum_scan_inner_loop_0.futil\n",
      "‚úì Generated: sum_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_3.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/kmp_kmp_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/kmp_kmp_inner_loop_0.futil\n",
      "‚úì Generated: kmp_kmp_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_1.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_2.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/spmv_crs_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/spmv_crs_inner_loop_0.futil\n",
      "‚úì Generated: spmv_crs_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_6.futil\n",
      "‚úì Generated: sort_radix_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/hist_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/hist_inner_loop_0.futil\n",
      "‚úì Generated: hist_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_ncubed_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_ncubed_inner_loop_0.futil\n",
      "‚úì Generated: gemm_ncubed_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_4.futil\n",
      "‚úì Generated: sort_radix_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_6.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_0.futil\n",
      "‚úì Generated: sort_radix_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_5.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_blocked_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_blocked_inner_loop_0.futil\n",
      "‚úì Generated: gemm_blocked_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_1.futil\n",
      "‚úì Generated: sort_radix_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/init_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/init_inner_loop_0.futil\n",
      "‚úì Generated: init_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_7.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_7.sv\n",
      "‚úì FUTIL to Verilog: 30/32 files successful\n",
      "‚úÖ Pipeline completed: md_knn.mlir ‚Üí 30 Verilog files\n",
      "   ‚úÖ Success: Generated 30 Verilog files\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_3.sv\n",
      "      üìù fft_strided_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_7.sv\n",
      "      üìù update_inner_loop_0.sv\n",
      "      üìù local_scan_inner_loop_0.sv\n",
      "      üìù CPF_inner_loop_0.sv\n",
      "      üìù last_step_scan_inner_loop_0.sv\n",
      "      üìù sum_scan_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_3.sv\n",
      "      üìù kmp_kmp_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_2.sv\n",
      "      üìù spmv_crs_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_6.sv\n",
      "      üìù hist_inner_loop_0.sv\n",
      "      üìù gemm_ncubed_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_6.sv\n",
      "      üìù sort_radix_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_5.sv\n",
      "      üìù gemm_blocked_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_1.sv\n",
      "      üìù init_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_7.sv\n",
      "\n",
      "üìÅ [10/13] Processing: spmv_ellpack.mlir (76.9%)\n",
      "=== Starting MLIR Pipeline: spmv_ellpack.mlir ===\n",
      "Step 1: Applying MLIR optimizations: spmv_ellpack.mlir\n",
      "Applying MLIR optimizations to spmv_ellpack.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for spmv_ellpack.mlir\n",
      "Step 2: Converting inner loops to functions: spmv_ellpack.mlir\n",
      "Read 1659 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/spmv_ellpack.mlir\n",
      "Successfully parsed with xDSL! Module has 1 operations\n",
      "Found 0 scf.while loops to normalize\n",
      "Found function: spmv_ellpack\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 6, Constants to recreate: 0\n",
      "      External values: 6, Function args: 6\n",
      "  Replaced loop body of affine.for with call to spmv_ellpack_inner_loop_0\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_ellpack_inner_loop_0.mlir\n",
      "Total extracted functions: 1\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir' -> sort_radix_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_3.mlir -> sort_radix_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir' -> fft_strided_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir'\n",
      "circt-translate completed: fft_strided_inner_loop_0.mlir -> fft_strided_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir' -> fft_transpose_inner_loop_8.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:14.530\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:15:14.547\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_8.mlir -> fft_transpose_inner_loop_8.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir' -> fft_transpose_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir' -> twiddles8_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir' -> sort_radix_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_2.mlir -> sort_radix_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir' -> sort_radix_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_5.mlir -> sort_radix_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir' -> sort_radix_inner_loop_7.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_7.mlir -> sort_radix_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir' -> update_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir'\n",
      "circt-translate completed: update_inner_loop_0.mlir -> update_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir' -> md_knn_inner_loop_0.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:23.518\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir': hlstool failed: hlstool: /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:178: auto mlir::RewriterBase::eraseOp(Operation *)::(anonymous class)::operator()(Operation *) const: Assertion `mayBeGraphRegion(*op->getParentRegion()) && \"expected that op has no uses\"' failed.\n",
      "PLEASE submit a bug report to https://github.com/llvm/circt and include the crash backtrace.\n",
      "Stack dump:\n",
      "0.\tProgram arguments: hlstool --calyx-hw --output-level=core --ir --allow-unregistered-dialects /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/md_knn_inner_loop_0.mlir\n",
      " #0 0x000077711bd8e5f9 llvm::sys::PrintStackTrace(llvm::raw_ostream&, int) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:804:11\n",
      " #1 0x000077711bd8eb2b PrintStackTraceSignalHandler(void*) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:888:1\n",
      " #2 0x000077711bd8ccaf llvm::sys::RunSignalHandlers() /home/kelvin/circt/llvm/llvm/lib/Support/Signals.cpp:105:5\n",
      " #3 0x000077711bd8f229 SignalHandler(int, siginfo_t*, void*) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:418:7\n",
      " #4 0x0000777117042520 (/lib/x86_64-linux-gnu/libc.so.6+0x42520)\n",
      " #5 0x00007771170969fc __pthread_kill_implementation ./nptl/pthread_kill.c:44:76\n",
      " #6 0x00007771170969fc __pthread_kill_internal ./nptl/pthread_kill.c:78:10\n",
      " #7 0x00007771170969fc pthread_kill ./nptl/pthread_kill.c:89:10\n",
      " #8 0x0000777117042476 gsignal ./signal/../sysdeps/posix/raise.c:27:6\n",
      " #9 0x00007771170287f3 abort ./stdlib/abort.c:81:7\n",
      "#10 0x000077711702871b _nl_load_domain ./intl/loadmsgcat.c:1177:9\n",
      "#11 0x0000777117039e96 (/lib/x86_64-linux-gnu/libc.so.6+0x39e96)\n",
      "#12 0x00005c57450f681d mlir::RewriterBase::eraseOp(mlir::Operation*)::$_1::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:177:7\n",
      "#13 0x00005c57450f672d mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:224:3\n",
      "#14 0x00005c57450f6300 void std::__invoke_impl<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(std::__invoke_other, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:61:7\n",
      "#15 0x00005c57450f62ad std::enable_if<is_invocable_r_v<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>, void>::type std::__invoke_r<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:117:5\n",
      "#16 0x00005c57450f61b5 std::_Function_handler<void (mlir::Operation*), mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0>::_M_invoke(std::_Any_data const&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:290:2\n",
      "#17 0x00005c57450f70d6 std::function<void (mlir::Operation*)>::operator()(mlir::Operation*) const /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:591:2\n",
      "#18 0x00005c57450f659b mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:205:30\n",
      "#19 0x00005c57450f6300 void std::__invoke_impl<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(std::__invoke_other, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:61:7\n",
      "#20 0x00005c57450f62ad std::enable_if<is_invocable_r_v<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>, void>::type std::__invoke_r<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:117:5\n",
      "#21 0x00005c57450f61b5 std::_Function_handler<void (mlir::Operation*), mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0>::_M_invoke(std::_Any_data const&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:290:2\n",
      "#22 0x00005c57450f70d6 std::function<void (mlir::Operation*)>::operator()(mlir::Operation*) const /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:591:2\n",
      "#23 0x00005c57450f4f9d mlir::RewriterBase::eraseOp(mlir::Operation*) /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:227:1\n",
      "#24 0x00005c5744c03622 circt::scftocalyx::CleanupFuncOps::matchAndRewrite(mlir::func::FuncOp, mlir::PatternRewriter&) const /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:2671:12\n",
      "#25 0x00005c5744bd339b mlir::detail::OpOrInterfaceRewritePatternBase<mlir::func::FuncOp>::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&) const /home/kelvin/circt/llvm/llvm/../mlir/include/mlir/IR/PatternMatch.h:299:12\n",
      "#26 0x00005c5745d9f3cf mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>)::$_0::operator()() const /home/kelvin/circt/llvm/mlir/lib/Rewrite/PatternApplicator.cpp:212:31\n",
      "#27 0x00005c5745d9f245 void llvm::function_ref<void ()>::callback_fn<mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>)::$_0>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#28 0x00005c574417df99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#29 0x00005c5745da0a5b void mlir::MLIRContext::executeAction<mlir::ApplyPatternAction, mlir::Pattern const&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, mlir::Pattern const&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#30 0x00005c5745d9dd8a mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>) /home/kelvin/circt/llvm/mlir/lib/Rewrite/PatternApplicator.cpp:233:9\n",
      "#31 0x00005c5745d545cc (anonymous namespace)::GreedyPatternRewriteDriver::processWorklist() /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:616:17\n",
      "#32 0x00005c5745d53911 (anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) &&::$_2::operator()() const /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:875:30\n",
      "#33 0x00005c5745d538e5 void llvm::function_ref<void ()>::callback_fn<(anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) &&::$_2>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#34 0x00005c574417df99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#35 0x00005c5745d52fdb void mlir::MLIRContext::executeAction<(anonymous namespace)::GreedyPatternRewriteIteration, long&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, long&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#36 0x00005c5745d5164e (anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) && /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:888:3\n",
      "#37 0x00005c5745d51324 mlir::applyPatternsGreedily(mlir::Region&, mlir::FrozenRewritePatternSet const&, mlir::GreedyRewriteConfig, bool*) /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:920:47\n",
      "#38 0x00005c57443b8260 mlir::applyPatternsGreedily(mlir::Operation*, mlir::FrozenRewritePatternSet const&, mlir::GreedyRewriteConfig, bool*) /home/kelvin/circt/llvm/llvm/../mlir/include/mlir/Transforms/GreedyPatternRewriteDriver.h:224:15\n",
      "#39 0x00005c5744b6ad15 circt::(anonymous namespace)::SCFToCalyxPass::runPartialPattern(mlir::RewritePatternSet&, bool) /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:2812:11\n",
      "#40 0x00005c5744b69244 circt::(anonymous namespace)::SCFToCalyxPass::runOnOperation() /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:3118:39\n",
      "#41 0x00005c5745e544c4 mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int)::$_1::operator()() const /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:0:17\n",
      "#42 0x00005c5745e54465 void llvm::function_ref<void ()>::callback_fn<mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int)::$_1>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#43 0x00005c574417df99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#44 0x00005c5745e57eab void mlir::MLIRContext::executeAction<mlir::PassExecutionAction, mlir::Pass&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, mlir::Pass&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#45 0x00005c5745e500a7 mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:534:17\n",
      "#46 0x00005c5745e505c7 mlir::detail::OpToOpPassAdaptor::runPipeline(mlir::OpPassManager&, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int, mlir::PassInstrumentor*, mlir::PassInstrumentation::PipelineParentInfo const*) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:594:16\n",
      "#47 0x00005c5745e51f38 mlir::PassManager::runPasses(mlir::Operation*, mlir::AnalysisManager) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:907:10\n",
      "#48 0x00005c5745e51e73 mlir::PassManager::run(mlir::Operation*) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:887:60\n",
      "#49 0x00005c574416a469 doHLSFlowCalyx(mlir::PassManager&, mlir::ModuleOp, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:477:17\n",
      "#50 0x00005c5744169dd2 processBuffer(mlir::MLIRContext&, mlir::TimingScope&, llvm::SourceMgr&, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:525:16\n",
      "#51 0x00005c57441699b2 processInputSplit(mlir::MLIRContext&, mlir::TimingScope&, std::unique_ptr<llvm::MemoryBuffer, std::default_delete<llvm::MemoryBuffer>>, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:549:12\n",
      "#52 0x00005c57441697fa processInput(mlir::MLIRContext&, mlir::TimingScope&, std::unique_ptr<llvm::MemoryBuffer, std::default_delete<llvm::MemoryBuffer>>, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:565:12\n",
      "#53 0x00005c57441696bb executeHlstool(mlir::MLIRContext&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:602:14\n",
      "#54 0x00005c57441694b6 main /home/kelvin/circt/tools/hlstool/hlstool.cpp:658:17\n",
      "#55 0x0000777117029d90 __libc_start_call_main ./csu/../sysdeps/nptl/libc_start_call_main.h:58:16\n",
      "#56 0x0000777117029e40 call_init ./csu/../csu/libc-start.c:128:20\n",
      "#57 0x0000777117029e40 __libc_start_main ./csu/../csu/libc-start.c:379:5\n",
      "#58 0x00005c5744169295 _start (/home/kelvin/circt/build/vscode/bin/hlstool+0x159c295)\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir' -> local_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: local_scan_inner_loop_0.mlir -> local_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir' -> CPF_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir'\n",
      "circt-translate completed: CPF_inner_loop_0.mlir -> CPF_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir' -> last_step_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: last_step_scan_inner_loop_0.mlir -> last_step_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir' -> sum_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: sum_scan_inner_loop_0.mlir -> sum_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir' -> fft_transpose_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_3.mlir -> fft_transpose_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir' -> kmp_kmp_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir'\n",
      "circt-translate completed: kmp_kmp_inner_loop_0.mlir -> kmp_kmp_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir' -> fft_transpose_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_1.mlir -> fft_transpose_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir' -> fft_transpose_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:24.591\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "      %5 = arith.cmpi ne, %3, %4 : i8\n",
      "           ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_3\"}> ({\n",
      "  \"calyx.assign\"(%6#0, %13#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%6#1, %12#6) : (i8, i8) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_2.mlir -> fft_transpose_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir' -> kmp_kmp_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir' -> spmv_crs_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir'\n",
      "circt-translate completed: spmv_crs_inner_loop_0.mlir -> spmv_crs_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir' -> sort_radix_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_6.mlir -> sort_radix_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir' -> hist_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir'\n",
      "circt-translate completed: hist_inner_loop_0.mlir -> hist_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir' -> gemm_ncubed_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_ncubed_inner_loop_0.mlir -> gemm_ncubed_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir' -> sort_radix_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_4.mlir -> sort_radix_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir' -> fft_transpose_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_6.mlir -> fft_transpose_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir' -> sort_radix_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_0.mlir -> sort_radix_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:25.340\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir' -> fft_transpose_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_5.mlir -> fft_transpose_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir' -> gemm_blocked_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_blocked_inner_loop_0.mlir -> gemm_blocked_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir' -> sort_radix_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_1.mlir -> sort_radix_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir' -> init_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir'\n",
      "circt-translate completed: init_inner_loop_0.mlir -> init_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir' -> fft_transpose_inner_loop_7.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:25.988\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:15:26.103\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for fft_transpose_inner_loop_8.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "30 |    cst_2 = std_float_const(0, 64, -1.000000);\n",
      "   |                                   ^ Parse error\n",
      "expected bitwidth or float\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_7.mlir -> fft_transpose_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir' -> fft_transpose_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_ellpack_inner_loop_0.mlir' -> spmv_ellpack_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_ellpack_inner_loop_0.mlir'\n",
      "circt-translate completed: spmv_ellpack_inner_loop_0.mlir -> spmv_ellpack_inner_loop_0.futil\n",
      "Step 4: Converting 33 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_3.futil\n",
      "‚úì Generated: sort_radix_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_strided_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_strided_inner_loop_0.futil\n",
      "‚úì Generated: fft_strided_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_8.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_2.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:26.166\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì Generated: sort_radix_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_5.futil\n",
      "‚úì Generated: sort_radix_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_7.futil\n",
      "‚úì Generated: sort_radix_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/update_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/update_inner_loop_0.futil\n",
      "‚úì Generated: update_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/local_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/local_scan_inner_loop_0.futil\n",
      "‚úì Generated: local_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/CPF_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/CPF_inner_loop_0.futil\n",
      "‚úì Generated: CPF_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/last_step_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/last_step_scan_inner_loop_0.futil\n",
      "‚úì Generated: last_step_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sum_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sum_scan_inner_loop_0.futil\n",
      "‚úì Generated: sum_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_3.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/kmp_kmp_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/kmp_kmp_inner_loop_0.futil\n",
      "‚úì Generated: kmp_kmp_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_1.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_2.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/spmv_crs_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/spmv_crs_inner_loop_0.futil\n",
      "‚úì Generated: spmv_crs_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_6.futil\n",
      "‚úì Generated: sort_radix_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/hist_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/hist_inner_loop_0.futil\n",
      "‚úì Generated: hist_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_ncubed_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_ncubed_inner_loop_0.futil\n",
      "‚úì Generated: gemm_ncubed_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_4.futil\n",
      "‚úì Generated: sort_radix_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_6.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_0.futil\n",
      "‚úì Generated: sort_radix_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_5.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_blocked_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_blocked_inner_loop_0.futil\n",
      "‚úì Generated: gemm_blocked_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_1.futil\n",
      "‚úì Generated: sort_radix_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/init_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/init_inner_loop_0.futil\n",
      "‚úì Generated: init_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_7.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/spmv_ellpack_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/spmv_ellpack_inner_loop_0.futil\n",
      "‚úì Generated: spmv_ellpack_inner_loop_0.sv\n",
      "‚úì FUTIL to Verilog: 31/33 files successful\n",
      "‚úÖ Pipeline completed: spmv_ellpack.mlir ‚Üí 31 Verilog files\n",
      "   ‚úÖ Success: Generated 31 Verilog files\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_3.sv\n",
      "      üìù fft_strided_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_7.sv\n",
      "      üìù update_inner_loop_0.sv\n",
      "      üìù local_scan_inner_loop_0.sv\n",
      "      üìù CPF_inner_loop_0.sv\n",
      "      üìù last_step_scan_inner_loop_0.sv\n",
      "      üìù sum_scan_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_3.sv\n",
      "      üìù kmp_kmp_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_2.sv\n",
      "      üìù spmv_crs_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_6.sv\n",
      "      üìù hist_inner_loop_0.sv\n",
      "      üìù gemm_ncubed_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_6.sv\n",
      "      üìù sort_radix_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_5.sv\n",
      "      üìù gemm_blocked_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_1.sv\n",
      "      üìù init_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_7.sv\n",
      "      üìù spmv_ellpack_inner_loop_0.sv\n",
      "\n",
      "üìÅ [11/13] Processing: stencil_stencil3d.mlir (84.6%)\n",
      "=== Starting MLIR Pipeline: stencil_stencil3d.mlir ===\n",
      "Step 1: Applying MLIR optimizations: stencil_stencil3d.mlir\n",
      "Applying MLIR optimizations to stencil_stencil3d.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for stencil_stencil3d.mlir\n",
      "Step 2: Converting inner loops to functions: stencil_stencil3d.mlir\n",
      "Read 6455 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/stencil_stencil3d.mlir\n",
      "Successfully parsed with xDSL! Module has 1 operations\n",
      "Found 0 scf.while loops to normalize\n",
      "Found function: stencil_stencil3d\n",
      "  Found 4 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 4, Constants to recreate: 0\n",
      "      External values: 4, Function args: 4\n",
      "  Replaced loop body of affine.for with call to stencil_stencil3d_inner_loop_0\n",
      "    Loop 1: affine.for\n",
      "    External values found: 4, Constants to recreate: 0\n",
      "      External values: 4, Function args: 4\n",
      "  Replaced loop body of affine.for with call to stencil_stencil3d_inner_loop_1\n",
      "    Loop 2: affine.for\n",
      "    External values found: 4, Constants to recreate: 0\n",
      "      External values: 4, Function args: 4\n",
      "  Replaced loop body of affine.for with call to stencil_stencil3d_inner_loop_2\n",
      "    Loop 3: affine.for\n",
      "    External values found: 7, Constants to recreate: 0\n",
      "      External values: 7, Function args: 7\n",
      "  Replaced loop body of affine.for with call to stencil_stencil3d_inner_loop_3\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_0.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_1.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_2.mlir\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_3.mlir\n",
      "Total extracted functions: 4\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_2.mlir' -> stencil_stencil3d_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_2.mlir'\n",
      "circt-translate completed: stencil_stencil3d_inner_loop_2.mlir -> stencil_stencil3d_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir' -> sort_radix_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_3.mlir -> sort_radix_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_1.mlir' -> stencil_stencil3d_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_1.mlir'\n",
      "circt-translate completed: stencil_stencil3d_inner_loop_1.mlir -> stencil_stencil3d_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir' -> fft_strided_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir'\n",
      "circt-translate completed: fft_strided_inner_loop_0.mlir -> fft_strided_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir' -> fft_transpose_inner_loop_8.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:40.257\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:15:40.271\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_8.mlir -> fft_transpose_inner_loop_8.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir' -> fft_transpose_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir' -> twiddles8_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_0.mlir' -> stencil_stencil3d_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_0.mlir'\n",
      "circt-translate completed: stencil_stencil3d_inner_loop_0.mlir -> stencil_stencil3d_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir' -> sort_radix_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_2.mlir -> sort_radix_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir' -> sort_radix_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_5.mlir -> sort_radix_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir' -> sort_radix_inner_loop_7.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_7.mlir -> sort_radix_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir' -> update_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir'\n",
      "circt-translate completed: update_inner_loop_0.mlir -> update_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir' -> md_knn_inner_loop_0.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:49.310\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir': hlstool failed: hlstool: /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:178: auto mlir::RewriterBase::eraseOp(Operation *)::(anonymous class)::operator()(Operation *) const: Assertion `mayBeGraphRegion(*op->getParentRegion()) && \"expected that op has no uses\"' failed.\n",
      "PLEASE submit a bug report to https://github.com/llvm/circt and include the crash backtrace.\n",
      "Stack dump:\n",
      "0.\tProgram arguments: hlstool --calyx-hw --output-level=core --ir --allow-unregistered-dialects /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/md_knn_inner_loop_0.mlir\n",
      " #0 0x000073104f38e5f9 llvm::sys::PrintStackTrace(llvm::raw_ostream&, int) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:804:11\n",
      " #1 0x000073104f38eb2b PrintStackTraceSignalHandler(void*) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:888:1\n",
      " #2 0x000073104f38ccaf llvm::sys::RunSignalHandlers() /home/kelvin/circt/llvm/llvm/lib/Support/Signals.cpp:105:5\n",
      " #3 0x000073104f38f229 SignalHandler(int, siginfo_t*, void*) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:418:7\n",
      " #4 0x000073104a642520 (/lib/x86_64-linux-gnu/libc.so.6+0x42520)\n",
      " #5 0x000073104a6969fc __pthread_kill_implementation ./nptl/pthread_kill.c:44:76\n",
      " #6 0x000073104a6969fc __pthread_kill_internal ./nptl/pthread_kill.c:78:10\n",
      " #7 0x000073104a6969fc pthread_kill ./nptl/pthread_kill.c:89:10\n",
      " #8 0x000073104a642476 gsignal ./signal/../sysdeps/posix/raise.c:27:6\n",
      " #9 0x000073104a6287f3 abort ./stdlib/abort.c:81:7\n",
      "#10 0x000073104a62871b _nl_load_domain ./intl/loadmsgcat.c:1177:9\n",
      "#11 0x000073104a639e96 (/lib/x86_64-linux-gnu/libc.so.6+0x39e96)\n",
      "#12 0x00005ece181ee81d mlir::RewriterBase::eraseOp(mlir::Operation*)::$_1::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:177:7\n",
      "#13 0x00005ece181ee72d mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:224:3\n",
      "#14 0x00005ece181ee300 void std::__invoke_impl<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(std::__invoke_other, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:61:7\n",
      "#15 0x00005ece181ee2ad std::enable_if<is_invocable_r_v<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>, void>::type std::__invoke_r<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:117:5\n",
      "#16 0x00005ece181ee1b5 std::_Function_handler<void (mlir::Operation*), mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0>::_M_invoke(std::_Any_data const&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:290:2\n",
      "#17 0x00005ece181ef0d6 std::function<void (mlir::Operation*)>::operator()(mlir::Operation*) const /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:591:2\n",
      "#18 0x00005ece181ee59b mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:205:30\n",
      "#19 0x00005ece181ee300 void std::__invoke_impl<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(std::__invoke_other, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:61:7\n",
      "#20 0x00005ece181ee2ad std::enable_if<is_invocable_r_v<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>, void>::type std::__invoke_r<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:117:5\n",
      "#21 0x00005ece181ee1b5 std::_Function_handler<void (mlir::Operation*), mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0>::_M_invoke(std::_Any_data const&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:290:2\n",
      "#22 0x00005ece181ef0d6 std::function<void (mlir::Operation*)>::operator()(mlir::Operation*) const /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:591:2\n",
      "#23 0x00005ece181ecf9d mlir::RewriterBase::eraseOp(mlir::Operation*) /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:227:1\n",
      "#24 0x00005ece17cfb622 circt::scftocalyx::CleanupFuncOps::matchAndRewrite(mlir::func::FuncOp, mlir::PatternRewriter&) const /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:2671:12\n",
      "#25 0x00005ece17ccb39b mlir::detail::OpOrInterfaceRewritePatternBase<mlir::func::FuncOp>::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&) const /home/kelvin/circt/llvm/llvm/../mlir/include/mlir/IR/PatternMatch.h:299:12\n",
      "#26 0x00005ece18e973cf mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>)::$_0::operator()() const /home/kelvin/circt/llvm/mlir/lib/Rewrite/PatternApplicator.cpp:212:31\n",
      "#27 0x00005ece18e97245 void llvm::function_ref<void ()>::callback_fn<mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>)::$_0>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#28 0x00005ece17275f99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#29 0x00005ece18e98a5b void mlir::MLIRContext::executeAction<mlir::ApplyPatternAction, mlir::Pattern const&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, mlir::Pattern const&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#30 0x00005ece18e95d8a mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>) /home/kelvin/circt/llvm/mlir/lib/Rewrite/PatternApplicator.cpp:233:9\n",
      "#31 0x00005ece18e4c5cc (anonymous namespace)::GreedyPatternRewriteDriver::processWorklist() /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:616:17\n",
      "#32 0x00005ece18e4b911 (anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) &&::$_2::operator()() const /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:875:30\n",
      "#33 0x00005ece18e4b8e5 void llvm::function_ref<void ()>::callback_fn<(anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) &&::$_2>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#34 0x00005ece17275f99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#35 0x00005ece18e4afdb void mlir::MLIRContext::executeAction<(anonymous namespace)::GreedyPatternRewriteIteration, long&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, long&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#36 0x00005ece18e4964e (anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) && /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:888:3\n",
      "#37 0x00005ece18e49324 mlir::applyPatternsGreedily(mlir::Region&, mlir::FrozenRewritePatternSet const&, mlir::GreedyRewriteConfig, bool*) /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:920:47\n",
      "#38 0x00005ece174b0260 mlir::applyPatternsGreedily(mlir::Operation*, mlir::FrozenRewritePatternSet const&, mlir::GreedyRewriteConfig, bool*) /home/kelvin/circt/llvm/llvm/../mlir/include/mlir/Transforms/GreedyPatternRewriteDriver.h:224:15\n",
      "#39 0x00005ece17c62d15 circt::(anonymous namespace)::SCFToCalyxPass::runPartialPattern(mlir::RewritePatternSet&, bool) /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:2812:11\n",
      "#40 0x00005ece17c61244 circt::(anonymous namespace)::SCFToCalyxPass::runOnOperation() /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:3118:39\n",
      "#41 0x00005ece18f4c4c4 mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int)::$_1::operator()() const /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:0:17\n",
      "#42 0x00005ece18f4c465 void llvm::function_ref<void ()>::callback_fn<mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int)::$_1>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#43 0x00005ece17275f99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#44 0x00005ece18f4feab void mlir::MLIRContext::executeAction<mlir::PassExecutionAction, mlir::Pass&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, mlir::Pass&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#45 0x00005ece18f480a7 mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:534:17\n",
      "#46 0x00005ece18f485c7 mlir::detail::OpToOpPassAdaptor::runPipeline(mlir::OpPassManager&, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int, mlir::PassInstrumentor*, mlir::PassInstrumentation::PipelineParentInfo const*) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:594:16\n",
      "#47 0x00005ece18f49f38 mlir::PassManager::runPasses(mlir::Operation*, mlir::AnalysisManager) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:907:10\n",
      "#48 0x00005ece18f49e73 mlir::PassManager::run(mlir::Operation*) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:887:60\n",
      "#49 0x00005ece17262469 doHLSFlowCalyx(mlir::PassManager&, mlir::ModuleOp, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:477:17\n",
      "#50 0x00005ece17261dd2 processBuffer(mlir::MLIRContext&, mlir::TimingScope&, llvm::SourceMgr&, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:525:16\n",
      "#51 0x00005ece172619b2 processInputSplit(mlir::MLIRContext&, mlir::TimingScope&, std::unique_ptr<llvm::MemoryBuffer, std::default_delete<llvm::MemoryBuffer>>, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:549:12\n",
      "#52 0x00005ece172617fa processInput(mlir::MLIRContext&, mlir::TimingScope&, std::unique_ptr<llvm::MemoryBuffer, std::default_delete<llvm::MemoryBuffer>>, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:565:12\n",
      "#53 0x00005ece172616bb executeHlstool(mlir::MLIRContext&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:602:14\n",
      "#54 0x00005ece172614b6 main /home/kelvin/circt/tools/hlstool/hlstool.cpp:658:17\n",
      "#55 0x000073104a629d90 __libc_start_call_main ./csu/../sysdeps/nptl/libc_start_call_main.h:58:16\n",
      "#56 0x000073104a629e40 call_init ./csu/../csu/libc-start.c:128:20\n",
      "#57 0x000073104a629e40 __libc_start_main ./csu/../csu/libc-start.c:379:5\n",
      "#58 0x00005ece17261295 _start (/home/kelvin/circt/build/vscode/bin/hlstool+0x159c295)\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir' -> local_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: local_scan_inner_loop_0.mlir -> local_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir' -> CPF_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir'\n",
      "circt-translate completed: CPF_inner_loop_0.mlir -> CPF_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir' -> last_step_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: last_step_scan_inner_loop_0.mlir -> last_step_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir' -> sum_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: sum_scan_inner_loop_0.mlir -> sum_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir' -> fft_transpose_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_3.mlir -> fft_transpose_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir' -> kmp_kmp_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir'\n",
      "circt-translate completed: kmp_kmp_inner_loop_0.mlir -> kmp_kmp_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir' -> fft_transpose_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_1.mlir -> fft_transpose_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir' -> fft_transpose_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:50.374\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "      %5 = arith.cmpi ne, %3, %4 : i8\n",
      "           ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_3\"}> ({\n",
      "  \"calyx.assign\"(%6#0, %13#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%6#1, %12#6) : (i8, i8) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_2.mlir -> fft_transpose_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir' -> kmp_kmp_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir' -> spmv_crs_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir'\n",
      "circt-translate completed: spmv_crs_inner_loop_0.mlir -> spmv_crs_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir' -> sort_radix_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_6.mlir -> sort_radix_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir' -> hist_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir'\n",
      "circt-translate completed: hist_inner_loop_0.mlir -> hist_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir' -> gemm_ncubed_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_ncubed_inner_loop_0.mlir -> gemm_ncubed_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir' -> sort_radix_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_4.mlir -> sort_radix_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir' -> fft_transpose_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_6.mlir -> fft_transpose_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir' -> sort_radix_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_0.mlir -> sort_radix_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:51.097\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir' -> fft_transpose_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_5.mlir -> fft_transpose_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_3.mlir' -> stencil_stencil3d_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_3.mlir'\n",
      "circt-translate completed: stencil_stencil3d_inner_loop_3.mlir -> stencil_stencil3d_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir' -> gemm_blocked_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_blocked_inner_loop_0.mlir -> gemm_blocked_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir' -> sort_radix_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_1.mlir -> sort_radix_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir' -> init_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir'\n",
      "circt-translate completed: init_inner_loop_0.mlir -> init_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir' -> fft_transpose_inner_loop_7.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:51.884\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_7.mlir -> fft_transpose_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir' -> fft_transpose_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_ellpack_inner_loop_0.mlir' -> spmv_ellpack_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_ellpack_inner_loop_0.mlir'\n",
      "circt-translate completed: spmv_ellpack_inner_loop_0.mlir -> spmv_ellpack_inner_loop_0.futil\n",
      "Step 4: Converting 37 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil3d_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil3d_inner_loop_2.futil\n",
      "‚úì Generated: stencil_stencil3d_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_3.futil\n",
      "‚úì Generated: sort_radix_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil3d_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil3d_inner_loop_1.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:15:52.035\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for fft_transpose_inner_loop_8.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "30 |    cst_2 = std_float_const(0, 64, -1.000000);\n",
      "   |                                   ^ Parse error\n",
      "expected bitwidth or float\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:15:52.108\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì Generated: stencil_stencil3d_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_strided_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_strided_inner_loop_0.futil\n",
      "‚úì Generated: fft_strided_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_8.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil3d_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil3d_inner_loop_0.futil\n",
      "‚úì Generated: stencil_stencil3d_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_2.futil\n",
      "‚úì Generated: sort_radix_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_5.futil\n",
      "‚úì Generated: sort_radix_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_7.futil\n",
      "‚úì Generated: sort_radix_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/update_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/update_inner_loop_0.futil\n",
      "‚úì Generated: update_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/local_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/local_scan_inner_loop_0.futil\n",
      "‚úì Generated: local_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/CPF_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/CPF_inner_loop_0.futil\n",
      "‚úì Generated: CPF_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/last_step_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/last_step_scan_inner_loop_0.futil\n",
      "‚úì Generated: last_step_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sum_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sum_scan_inner_loop_0.futil\n",
      "‚úì Generated: sum_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_3.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/kmp_kmp_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/kmp_kmp_inner_loop_0.futil\n",
      "‚úì Generated: kmp_kmp_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_1.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_2.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/spmv_crs_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/spmv_crs_inner_loop_0.futil\n",
      "‚úì Generated: spmv_crs_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_6.futil\n",
      "‚úì Generated: sort_radix_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/hist_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/hist_inner_loop_0.futil\n",
      "‚úì Generated: hist_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_ncubed_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_ncubed_inner_loop_0.futil\n",
      "‚úì Generated: gemm_ncubed_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_4.futil\n",
      "‚úì Generated: sort_radix_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_6.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_0.futil\n",
      "‚úì Generated: sort_radix_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_5.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil3d_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil3d_inner_loop_3.futil\n",
      "‚úì Generated: stencil_stencil3d_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_blocked_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_blocked_inner_loop_0.futil\n",
      "‚úì Generated: gemm_blocked_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_1.futil\n",
      "‚úì Generated: sort_radix_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/init_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/init_inner_loop_0.futil\n",
      "‚úì Generated: init_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_7.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/spmv_ellpack_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/spmv_ellpack_inner_loop_0.futil\n",
      "‚úì Generated: spmv_ellpack_inner_loop_0.sv\n",
      "‚úì FUTIL to Verilog: 35/37 files successful\n",
      "‚úÖ Pipeline completed: stencil_stencil3d.mlir ‚Üí 35 Verilog files\n",
      "   ‚úÖ Success: Generated 35 Verilog files\n",
      "      üìù stencil_stencil3d_inner_loop_2.sv\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_3.sv\n",
      "      üìù stencil_stencil3d_inner_loop_1.sv\n",
      "      üìù fft_strided_inner_loop_0.sv\n",
      "      üìù stencil_stencil3d_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_7.sv\n",
      "      üìù update_inner_loop_0.sv\n",
      "      üìù local_scan_inner_loop_0.sv\n",
      "      üìù CPF_inner_loop_0.sv\n",
      "      üìù last_step_scan_inner_loop_0.sv\n",
      "      üìù sum_scan_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_3.sv\n",
      "      üìù kmp_kmp_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_2.sv\n",
      "      üìù spmv_crs_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_6.sv\n",
      "      üìù hist_inner_loop_0.sv\n",
      "      üìù gemm_ncubed_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_6.sv\n",
      "      üìù sort_radix_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_5.sv\n",
      "      üìù stencil_stencil3d_inner_loop_3.sv\n",
      "      üìù gemm_blocked_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_1.sv\n",
      "      üìù init_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_7.sv\n",
      "      üìù spmv_ellpack_inner_loop_0.sv\n",
      "\n",
      "üìÅ [12/13] Processing: bfs_queue.mlir (92.3%)\n",
      "=== Starting MLIR Pipeline: bfs_queue.mlir ===\n",
      "Step 1: Applying MLIR optimizations: bfs_queue.mlir\n",
      "Applying MLIR optimizations to bfs_queue.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for bfs_queue.mlir\n",
      "Step 2: Converting inner loops to functions: bfs_queue.mlir\n",
      "Read 6045 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/bfs_queue.mlir\n",
      "Successfully parsed with xDSL! Module has 1 operations\n",
      "Found 0 scf.while loops to normalize\n",
      "Found function: bfs_queue\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: scf.for\n",
      "    External values found: 7, Constants to recreate: 7\n",
      "      External values: 7, Function args: 7\n",
      "  Replaced loop body of scf.for with call to bfs_queue_inner_loop_0\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/bfs_queue_inner_loop_0.mlir\n",
      "Total extracted functions: 1\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_2.mlir' -> stencil_stencil3d_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_2.mlir'\n",
      "circt-translate completed: stencil_stencil3d_inner_loop_2.mlir -> stencil_stencil3d_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir' -> sort_radix_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_3.mlir -> sort_radix_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_1.mlir' -> stencil_stencil3d_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_1.mlir'\n",
      "circt-translate completed: stencil_stencil3d_inner_loop_1.mlir -> stencil_stencil3d_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir' -> fft_strided_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir'\n",
      "circt-translate completed: fft_strided_inner_loop_0.mlir -> fft_strided_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir' -> fft_transpose_inner_loop_8.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:16:06.016\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:16:06.032\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_8.mlir -> fft_transpose_inner_loop_8.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir' -> fft_transpose_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir' -> twiddles8_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_0.mlir' -> stencil_stencil3d_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_0.mlir'\n",
      "circt-translate completed: stencil_stencil3d_inner_loop_0.mlir -> stencil_stencil3d_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir' -> sort_radix_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_2.mlir -> sort_radix_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir' -> sort_radix_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_5.mlir -> sort_radix_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir' -> sort_radix_inner_loop_7.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_7.mlir -> sort_radix_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir' -> update_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir'\n",
      "circt-translate completed: update_inner_loop_0.mlir -> update_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir' -> md_knn_inner_loop_0.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:16:15.407\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir': hlstool failed: hlstool: /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:178: auto mlir::RewriterBase::eraseOp(Operation *)::(anonymous class)::operator()(Operation *) const: Assertion `mayBeGraphRegion(*op->getParentRegion()) && \"expected that op has no uses\"' failed.\n",
      "PLEASE submit a bug report to https://github.com/llvm/circt and include the crash backtrace.\n",
      "Stack dump:\n",
      "0.\tProgram arguments: hlstool --calyx-hw --output-level=core --ir --allow-unregistered-dialects /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/md_knn_inner_loop_0.mlir\n",
      " #0 0x0000784413f8e5f9 llvm::sys::PrintStackTrace(llvm::raw_ostream&, int) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:804:11\n",
      " #1 0x0000784413f8eb2b PrintStackTraceSignalHandler(void*) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:888:1\n",
      " #2 0x0000784413f8ccaf llvm::sys::RunSignalHandlers() /home/kelvin/circt/llvm/llvm/lib/Support/Signals.cpp:105:5\n",
      " #3 0x0000784413f8f229 SignalHandler(int, siginfo_t*, void*) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:418:7\n",
      " #4 0x000078440f242520 (/lib/x86_64-linux-gnu/libc.so.6+0x42520)\n",
      " #5 0x000078440f2969fc __pthread_kill_implementation ./nptl/pthread_kill.c:44:76\n",
      " #6 0x000078440f2969fc __pthread_kill_internal ./nptl/pthread_kill.c:78:10\n",
      " #7 0x000078440f2969fc pthread_kill ./nptl/pthread_kill.c:89:10\n",
      " #8 0x000078440f242476 gsignal ./signal/../sysdeps/posix/raise.c:27:6\n",
      " #9 0x000078440f2287f3 abort ./stdlib/abort.c:81:7\n",
      "#10 0x000078440f22871b _nl_load_domain ./intl/loadmsgcat.c:1177:9\n",
      "#11 0x000078440f239e96 (/lib/x86_64-linux-gnu/libc.so.6+0x39e96)\n",
      "#12 0x0000646eebdd181d mlir::RewriterBase::eraseOp(mlir::Operation*)::$_1::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:177:7\n",
      "#13 0x0000646eebdd172d mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:224:3\n",
      "#14 0x0000646eebdd1300 void std::__invoke_impl<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(std::__invoke_other, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:61:7\n",
      "#15 0x0000646eebdd12ad std::enable_if<is_invocable_r_v<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>, void>::type std::__invoke_r<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:117:5\n",
      "#16 0x0000646eebdd11b5 std::_Function_handler<void (mlir::Operation*), mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0>::_M_invoke(std::_Any_data const&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:290:2\n",
      "#17 0x0000646eebdd20d6 std::function<void (mlir::Operation*)>::operator()(mlir::Operation*) const /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:591:2\n",
      "#18 0x0000646eebdd159b mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:205:30\n",
      "#19 0x0000646eebdd1300 void std::__invoke_impl<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(std::__invoke_other, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:61:7\n",
      "#20 0x0000646eebdd12ad std::enable_if<is_invocable_r_v<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>, void>::type std::__invoke_r<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:117:5\n",
      "#21 0x0000646eebdd11b5 std::_Function_handler<void (mlir::Operation*), mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0>::_M_invoke(std::_Any_data const&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:290:2\n",
      "#22 0x0000646eebdd20d6 std::function<void (mlir::Operation*)>::operator()(mlir::Operation*) const /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:591:2\n",
      "#23 0x0000646eebdcff9d mlir::RewriterBase::eraseOp(mlir::Operation*) /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:227:1\n",
      "#24 0x0000646eeb8de622 circt::scftocalyx::CleanupFuncOps::matchAndRewrite(mlir::func::FuncOp, mlir::PatternRewriter&) const /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:2671:12\n",
      "#25 0x0000646eeb8ae39b mlir::detail::OpOrInterfaceRewritePatternBase<mlir::func::FuncOp>::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&) const /home/kelvin/circt/llvm/llvm/../mlir/include/mlir/IR/PatternMatch.h:299:12\n",
      "#26 0x0000646eeca7a3cf mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>)::$_0::operator()() const /home/kelvin/circt/llvm/mlir/lib/Rewrite/PatternApplicator.cpp:212:31\n",
      "#27 0x0000646eeca7a245 void llvm::function_ref<void ()>::callback_fn<mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>)::$_0>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#28 0x0000646eeae58f99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#29 0x0000646eeca7ba5b void mlir::MLIRContext::executeAction<mlir::ApplyPatternAction, mlir::Pattern const&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, mlir::Pattern const&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#30 0x0000646eeca78d8a mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>) /home/kelvin/circt/llvm/mlir/lib/Rewrite/PatternApplicator.cpp:233:9\n",
      "#31 0x0000646eeca2f5cc (anonymous namespace)::GreedyPatternRewriteDriver::processWorklist() /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:616:17\n",
      "#32 0x0000646eeca2e911 (anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) &&::$_2::operator()() const /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:875:30\n",
      "#33 0x0000646eeca2e8e5 void llvm::function_ref<void ()>::callback_fn<(anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) &&::$_2>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#34 0x0000646eeae58f99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#35 0x0000646eeca2dfdb void mlir::MLIRContext::executeAction<(anonymous namespace)::GreedyPatternRewriteIteration, long&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, long&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#36 0x0000646eeca2c64e (anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) && /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:888:3\n",
      "#37 0x0000646eeca2c324 mlir::applyPatternsGreedily(mlir::Region&, mlir::FrozenRewritePatternSet const&, mlir::GreedyRewriteConfig, bool*) /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:920:47\n",
      "#38 0x0000646eeb093260 mlir::applyPatternsGreedily(mlir::Operation*, mlir::FrozenRewritePatternSet const&, mlir::GreedyRewriteConfig, bool*) /home/kelvin/circt/llvm/llvm/../mlir/include/mlir/Transforms/GreedyPatternRewriteDriver.h:224:15\n",
      "#39 0x0000646eeb845d15 circt::(anonymous namespace)::SCFToCalyxPass::runPartialPattern(mlir::RewritePatternSet&, bool) /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:2812:11\n",
      "#40 0x0000646eeb844244 circt::(anonymous namespace)::SCFToCalyxPass::runOnOperation() /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:3118:39\n",
      "#41 0x0000646eecb2f4c4 mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int)::$_1::operator()() const /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:0:17\n",
      "#42 0x0000646eecb2f465 void llvm::function_ref<void ()>::callback_fn<mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int)::$_1>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#43 0x0000646eeae58f99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#44 0x0000646eecb32eab void mlir::MLIRContext::executeAction<mlir::PassExecutionAction, mlir::Pass&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, mlir::Pass&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#45 0x0000646eecb2b0a7 mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:534:17\n",
      "#46 0x0000646eecb2b5c7 mlir::detail::OpToOpPassAdaptor::runPipeline(mlir::OpPassManager&, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int, mlir::PassInstrumentor*, mlir::PassInstrumentation::PipelineParentInfo const*) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:594:16\n",
      "#47 0x0000646eecb2cf38 mlir::PassManager::runPasses(mlir::Operation*, mlir::AnalysisManager) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:907:10\n",
      "#48 0x0000646eecb2ce73 mlir::PassManager::run(mlir::Operation*) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:887:60\n",
      "#49 0x0000646eeae45469 doHLSFlowCalyx(mlir::PassManager&, mlir::ModuleOp, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:477:17\n",
      "#50 0x0000646eeae44dd2 processBuffer(mlir::MLIRContext&, mlir::TimingScope&, llvm::SourceMgr&, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:525:16\n",
      "#51 0x0000646eeae449b2 processInputSplit(mlir::MLIRContext&, mlir::TimingScope&, std::unique_ptr<llvm::MemoryBuffer, std::default_delete<llvm::MemoryBuffer>>, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:549:12\n",
      "#52 0x0000646eeae447fa processInput(mlir::MLIRContext&, mlir::TimingScope&, std::unique_ptr<llvm::MemoryBuffer, std::default_delete<llvm::MemoryBuffer>>, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:565:12\n",
      "#53 0x0000646eeae446bb executeHlstool(mlir::MLIRContext&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:602:14\n",
      "#54 0x0000646eeae444b6 main /home/kelvin/circt/tools/hlstool/hlstool.cpp:658:17\n",
      "#55 0x000078440f229d90 __libc_start_call_main ./csu/../sysdeps/nptl/libc_start_call_main.h:58:16\n",
      "#56 0x000078440f229e40 call_init ./csu/../csu/libc-start.c:128:20\n",
      "#57 0x000078440f229e40 __libc_start_main ./csu/../csu/libc-start.c:379:5\n",
      "#58 0x0000646eeae44295 _start (/home/kelvin/circt/build/vscode/bin/hlstool+0x159c295)\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir' -> local_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: local_scan_inner_loop_0.mlir -> local_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir' -> CPF_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir'\n",
      "circt-translate completed: CPF_inner_loop_0.mlir -> CPF_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir' -> last_step_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: last_step_scan_inner_loop_0.mlir -> last_step_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir' -> sum_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: sum_scan_inner_loop_0.mlir -> sum_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/bfs_queue_inner_loop_0.mlir' -> bfs_queue_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/bfs_queue_inner_loop_0.mlir'\n",
      "circt-translate completed: bfs_queue_inner_loop_0.mlir -> bfs_queue_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir' -> fft_transpose_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_3.mlir -> fft_transpose_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir' -> kmp_kmp_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir'\n",
      "circt-translate completed: kmp_kmp_inner_loop_0.mlir -> kmp_kmp_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir' -> fft_transpose_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_1.mlir -> fft_transpose_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir' -> fft_transpose_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:16:16.593\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "      %5 = arith.cmpi ne, %3, %4 : i8\n",
      "           ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_3\"}> ({\n",
      "  \"calyx.assign\"(%6#0, %13#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%6#1, %12#6) : (i8, i8) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_2.mlir -> fft_transpose_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir' -> kmp_kmp_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir' -> spmv_crs_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir'\n",
      "circt-translate completed: spmv_crs_inner_loop_0.mlir -> spmv_crs_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir' -> sort_radix_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_6.mlir -> sort_radix_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir' -> hist_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir'\n",
      "circt-translate completed: hist_inner_loop_0.mlir -> hist_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir' -> gemm_ncubed_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_ncubed_inner_loop_0.mlir -> gemm_ncubed_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir' -> sort_radix_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_4.mlir -> sort_radix_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir' -> fft_transpose_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_6.mlir -> fft_transpose_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir' -> sort_radix_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_0.mlir -> sort_radix_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:16:17.319\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir' -> fft_transpose_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_5.mlir -> fft_transpose_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_3.mlir' -> stencil_stencil3d_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_3.mlir'\n",
      "circt-translate completed: stencil_stencil3d_inner_loop_3.mlir -> stencil_stencil3d_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir' -> gemm_blocked_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_blocked_inner_loop_0.mlir -> gemm_blocked_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir' -> sort_radix_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_1.mlir -> sort_radix_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir' -> init_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir'\n",
      "circt-translate completed: init_inner_loop_0.mlir -> init_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir' -> fft_transpose_inner_loop_7.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:16:18.124\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_7.mlir -> fft_transpose_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir' -> fft_transpose_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_ellpack_inner_loop_0.mlir' -> spmv_ellpack_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_ellpack_inner_loop_0.mlir'\n",
      "circt-translate completed: spmv_ellpack_inner_loop_0.mlir -> spmv_ellpack_inner_loop_0.futil\n",
      "Step 4: Converting 38 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil3d_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil3d_inner_loop_2.futil\n",
      "‚úì Generated: stencil_stencil3d_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_3.futil\n",
      "‚úì Generated: sort_radix_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil3d_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil3d_inner_loop_1.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:16:18.276\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for fft_transpose_inner_loop_8.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "30 |    cst_2 = std_float_const(0, 64, -1.000000);\n",
      "   |                                   ^ Parse error\n",
      "expected bitwidth or float\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:16:18.355\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì Generated: stencil_stencil3d_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_strided_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_strided_inner_loop_0.futil\n",
      "‚úì Generated: fft_strided_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_8.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil3d_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil3d_inner_loop_0.futil\n",
      "‚úì Generated: stencil_stencil3d_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_2.futil\n",
      "‚úì Generated: sort_radix_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_5.futil\n",
      "‚úì Generated: sort_radix_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_7.futil\n",
      "‚úì Generated: sort_radix_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/update_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/update_inner_loop_0.futil\n",
      "‚úì Generated: update_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/local_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/local_scan_inner_loop_0.futil\n",
      "‚úì Generated: local_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/CPF_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/CPF_inner_loop_0.futil\n",
      "‚úì Generated: CPF_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/last_step_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/last_step_scan_inner_loop_0.futil\n",
      "‚úì Generated: last_step_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sum_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sum_scan_inner_loop_0.futil\n",
      "‚úì Generated: sum_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/bfs_queue_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/bfs_queue_inner_loop_0.futil\n",
      "‚úì Generated: bfs_queue_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_3.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/kmp_kmp_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/kmp_kmp_inner_loop_0.futil\n",
      "‚úì Generated: kmp_kmp_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_1.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_2.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/spmv_crs_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/spmv_crs_inner_loop_0.futil\n",
      "‚úì Generated: spmv_crs_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_6.futil\n",
      "‚úì Generated: sort_radix_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/hist_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/hist_inner_loop_0.futil\n",
      "‚úì Generated: hist_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_ncubed_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_ncubed_inner_loop_0.futil\n",
      "‚úì Generated: gemm_ncubed_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_4.futil\n",
      "‚úì Generated: sort_radix_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_6.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_0.futil\n",
      "‚úì Generated: sort_radix_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_5.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil3d_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil3d_inner_loop_3.futil\n",
      "‚úì Generated: stencil_stencil3d_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_blocked_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_blocked_inner_loop_0.futil\n",
      "‚úì Generated: gemm_blocked_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_1.futil\n",
      "‚úì Generated: sort_radix_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/init_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/init_inner_loop_0.futil\n",
      "‚úì Generated: init_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_7.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/spmv_ellpack_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/spmv_ellpack_inner_loop_0.futil\n",
      "‚úì Generated: spmv_ellpack_inner_loop_0.sv\n",
      "‚úì FUTIL to Verilog: 36/38 files successful\n",
      "‚úÖ Pipeline completed: bfs_queue.mlir ‚Üí 36 Verilog files\n",
      "   ‚úÖ Success: Generated 36 Verilog files\n",
      "      üìù stencil_stencil3d_inner_loop_2.sv\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_3.sv\n",
      "      üìù stencil_stencil3d_inner_loop_1.sv\n",
      "      üìù fft_strided_inner_loop_0.sv\n",
      "      üìù stencil_stencil3d_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_7.sv\n",
      "      üìù update_inner_loop_0.sv\n",
      "      üìù local_scan_inner_loop_0.sv\n",
      "      üìù CPF_inner_loop_0.sv\n",
      "      üìù last_step_scan_inner_loop_0.sv\n",
      "      üìù sum_scan_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù bfs_queue_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_3.sv\n",
      "      üìù kmp_kmp_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_2.sv\n",
      "      üìù spmv_crs_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_6.sv\n",
      "      üìù hist_inner_loop_0.sv\n",
      "      üìù gemm_ncubed_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_6.sv\n",
      "      üìù sort_radix_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_5.sv\n",
      "      üìù stencil_stencil3d_inner_loop_3.sv\n",
      "      üìù gemm_blocked_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_1.sv\n",
      "      üìù init_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_7.sv\n",
      "      üìù spmv_ellpack_inner_loop_0.sv\n",
      "\n",
      "üìÅ [13/13] Processing: stencil_stencil2d.mlir (100.0%)\n",
      "=== Starting MLIR Pipeline: stencil_stencil2d.mlir ===\n",
      "Step 1: Applying MLIR optimizations: stencil_stencil2d.mlir\n",
      "Applying MLIR optimizations to stencil_stencil2d.mlir\n",
      "Optimizations: int-range, sroa, memref normalization, affine passes\n",
      "‚úì MLIR optimizations completed for stencil_stencil2d.mlir\n",
      "Step 2: Converting inner loops to functions: stencil_stencil2d.mlir\n",
      "Read 2134 characters from /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/01_optimized_mlir/stencil_stencil2d.mlir\n",
      "Successfully parsed with xDSL! Module has 1 operations\n",
      "Found 0 scf.while loops to normalize\n",
      "Found function: stencil_stencil2d\n",
      "  Found 1 innermost loops\n",
      "    Loop 0: affine.for\n",
      "    External values found: 7, Constants to recreate: 0\n",
      "      External values: 7, Function args: 7\n",
      "  Replaced loop body of affine.for with call to stencil_stencil2d_inner_loop_0\n",
      "  Extracted function written to /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil2d_inner_loop_0.mlir\n",
      "Total extracted functions: 1\n",
      "Step 3: Converting MLIR to FUTIL: 02_extracted_mlir -> multiple FUTIL files\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_2.mlir' -> stencil_stencil3d_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_2.mlir'\n",
      "circt-translate completed: stencil_stencil3d_inner_loop_2.mlir -> stencil_stencil3d_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir' -> nw_nw_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_5.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_5.mlir -> nw_nw_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir' -> sort_radix_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_3.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_3.mlir -> sort_radix_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_1.mlir' -> stencil_stencil3d_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_1.mlir'\n",
      "circt-translate completed: stencil_stencil3d_inner_loop_1.mlir -> stencil_stencil3d_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir' -> fft_strided_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_strided_inner_loop_0.mlir'\n",
      "circt-translate completed: fft_strided_inner_loop_0.mlir -> fft_strided_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir' -> fft_transpose_inner_loop_8.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_8.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:16:32.584\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:16:32.602\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir:9:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_8.mlir -> fft_transpose_inner_loop_8.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_0.mlir' -> fft_transpose_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/twiddles8_inner_loop_0.mlir' -> twiddles8_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_0.mlir' -> stencil_stencil3d_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_0.mlir'\n",
      "circt-translate completed: stencil_stencil3d_inner_loop_0.mlir -> stencil_stencil3d_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir' -> sort_radix_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_2.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_2.mlir -> sort_radix_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir' -> sort_radix_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_5.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_5.mlir -> sort_radix_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir' -> nw_nw_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_3.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_3.mlir -> nw_nw_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir' -> sort_radix_inner_loop_7.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_7.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_7.mlir -> sort_radix_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir' -> update_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/update_inner_loop_0.mlir'\n",
      "circt-translate completed: update_inner_loop_0.mlir -> update_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir' -> md_knn_inner_loop_0.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:16:41.827\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir': hlstool failed: hlstool: /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:178: auto mlir::RewriterBase::eraseOp(Operation *)::(anonymous class)::operator()(Operation *) const: Assertion `mayBeGraphRegion(*op->getParentRegion()) && \"expected that op has no uses\"' failed.\n",
      "PLEASE submit a bug report to https://github.com/llvm/circt and include the crash backtrace.\n",
      "Stack dump:\n",
      "0.\tProgram arguments: hlstool --calyx-hw --output-level=core --ir --allow-unregistered-dialects /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/md_knn_inner_loop_0.mlir -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/md_knn_inner_loop_0.mlir\n",
      " #0 0x0000740aaa98e5f9 llvm::sys::PrintStackTrace(llvm::raw_ostream&, int) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:804:11\n",
      " #1 0x0000740aaa98eb2b PrintStackTraceSignalHandler(void*) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:888:1\n",
      " #2 0x0000740aaa98ccaf llvm::sys::RunSignalHandlers() /home/kelvin/circt/llvm/llvm/lib/Support/Signals.cpp:105:5\n",
      " #3 0x0000740aaa98f229 SignalHandler(int, siginfo_t*, void*) /home/kelvin/circt/llvm/llvm/lib/Support/Unix/Signals.inc:418:7\n",
      " #4 0x0000740aa5c42520 (/lib/x86_64-linux-gnu/libc.so.6+0x42520)\n",
      " #5 0x0000740aa5c969fc __pthread_kill_implementation ./nptl/pthread_kill.c:44:76\n",
      " #6 0x0000740aa5c969fc __pthread_kill_internal ./nptl/pthread_kill.c:78:10\n",
      " #7 0x0000740aa5c969fc pthread_kill ./nptl/pthread_kill.c:89:10\n",
      " #8 0x0000740aa5c42476 gsignal ./signal/../sysdeps/posix/raise.c:27:6\n",
      " #9 0x0000740aa5c287f3 abort ./stdlib/abort.c:81:7\n",
      "#10 0x0000740aa5c2871b _nl_load_domain ./intl/loadmsgcat.c:1177:9\n",
      "#11 0x0000740aa5c39e96 (/lib/x86_64-linux-gnu/libc.so.6+0x39e96)\n",
      "#12 0x00005e41df69e81d mlir::RewriterBase::eraseOp(mlir::Operation*)::$_1::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:177:7\n",
      "#13 0x00005e41df69e72d mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:224:3\n",
      "#14 0x00005e41df69e300 void std::__invoke_impl<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(std::__invoke_other, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:61:7\n",
      "#15 0x00005e41df69e2ad std::enable_if<is_invocable_r_v<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>, void>::type std::__invoke_r<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:117:5\n",
      "#16 0x00005e41df69e1b5 std::_Function_handler<void (mlir::Operation*), mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0>::_M_invoke(std::_Any_data const&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:290:2\n",
      "#17 0x00005e41df69f0d6 std::function<void (mlir::Operation*)>::operator()(mlir::Operation*) const /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:591:2\n",
      "#18 0x00005e41df69e59b mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0::operator()(mlir::Operation*) const /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:205:30\n",
      "#19 0x00005e41df69e300 void std::__invoke_impl<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(std::__invoke_other, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:61:7\n",
      "#20 0x00005e41df69e2ad std::enable_if<is_invocable_r_v<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>, void>::type std::__invoke_r<void, mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*>(mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/invoke.h:117:5\n",
      "#21 0x00005e41df69e1b5 std::_Function_handler<void (mlir::Operation*), mlir::RewriterBase::eraseOp(mlir::Operation*)::$_0>::_M_invoke(std::_Any_data const&, mlir::Operation*&&) /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:290:2\n",
      "#22 0x00005e41df69f0d6 std::function<void (mlir::Operation*)>::operator()(mlir::Operation*) const /usr/lib/gcc/x86_64-linux-gnu/12/../../../../include/c++/12/bits/std_function.h:591:2\n",
      "#23 0x00005e41df69cf9d mlir::RewriterBase::eraseOp(mlir::Operation*) /home/kelvin/circt/llvm/mlir/lib/IR/PatternMatch.cpp:227:1\n",
      "#24 0x00005e41df1ab622 circt::scftocalyx::CleanupFuncOps::matchAndRewrite(mlir::func::FuncOp, mlir::PatternRewriter&) const /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:2671:12\n",
      "#25 0x00005e41df17b39b mlir::detail::OpOrInterfaceRewritePatternBase<mlir::func::FuncOp>::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&) const /home/kelvin/circt/llvm/llvm/../mlir/include/mlir/IR/PatternMatch.h:299:12\n",
      "#26 0x00005e41e03473cf mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>)::$_0::operator()() const /home/kelvin/circt/llvm/mlir/lib/Rewrite/PatternApplicator.cpp:212:31\n",
      "#27 0x00005e41e0347245 void llvm::function_ref<void ()>::callback_fn<mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>)::$_0>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#28 0x00005e41de725f99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#29 0x00005e41e0348a5b void mlir::MLIRContext::executeAction<mlir::ApplyPatternAction, mlir::Pattern const&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, mlir::Pattern const&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#30 0x00005e41e0345d8a mlir::PatternApplicator::matchAndRewrite(mlir::Operation*, mlir::PatternRewriter&, llvm::function_ref<bool (mlir::Pattern const&)>, llvm::function_ref<void (mlir::Pattern const&)>, llvm::function_ref<llvm::LogicalResult (mlir::Pattern const&)>) /home/kelvin/circt/llvm/mlir/lib/Rewrite/PatternApplicator.cpp:233:9\n",
      "#31 0x00005e41e02fc5cc (anonymous namespace)::GreedyPatternRewriteDriver::processWorklist() /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:616:17\n",
      "#32 0x00005e41e02fb911 (anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) &&::$_2::operator()() const /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:875:30\n",
      "#33 0x00005e41e02fb8e5 void llvm::function_ref<void ()>::callback_fn<(anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) &&::$_2>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#34 0x00005e41de725f99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#35 0x00005e41e02fafdb void mlir::MLIRContext::executeAction<(anonymous namespace)::GreedyPatternRewriteIteration, long&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, long&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#36 0x00005e41e02f964e (anonymous namespace)::RegionPatternRewriteDriver::simplify(bool*) && /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:888:3\n",
      "#37 0x00005e41e02f9324 mlir::applyPatternsGreedily(mlir::Region&, mlir::FrozenRewritePatternSet const&, mlir::GreedyRewriteConfig, bool*) /home/kelvin/circt/llvm/mlir/lib/Transforms/Utils/GreedyPatternRewriteDriver.cpp:920:47\n",
      "#38 0x00005e41de960260 mlir::applyPatternsGreedily(mlir::Operation*, mlir::FrozenRewritePatternSet const&, mlir::GreedyRewriteConfig, bool*) /home/kelvin/circt/llvm/llvm/../mlir/include/mlir/Transforms/GreedyPatternRewriteDriver.h:224:15\n",
      "#39 0x00005e41df112d15 circt::(anonymous namespace)::SCFToCalyxPass::runPartialPattern(mlir::RewritePatternSet&, bool) /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:2812:11\n",
      "#40 0x00005e41df111244 circt::(anonymous namespace)::SCFToCalyxPass::runOnOperation() /home/kelvin/circt/lib/Conversion/SCFToCalyx/SCFToCalyx.cpp:3118:39\n",
      "#41 0x00005e41e03fc4c4 mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int)::$_1::operator()() const /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:0:17\n",
      "#42 0x00005e41e03fc465 void llvm::function_ref<void ()>::callback_fn<mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int)::$_1>(long) /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:46:5\n",
      "#43 0x00005e41de725f99 llvm::function_ref<void ()>::operator()() const /home/kelvin/circt/llvm/llvm/include/llvm/ADT/STLFunctionalExtras.h:69:5\n",
      "#44 0x00005e41e03ffeab void mlir::MLIRContext::executeAction<mlir::PassExecutionAction, mlir::Pass&>(llvm::function_ref<void ()>, llvm::ArrayRef<mlir::IRUnit>, mlir::Pass&) /home/kelvin/circt/llvm/mlir/include/mlir/IR/MLIRContext.h:281:3\n",
      "#45 0x00005e41e03f80a7 mlir::detail::OpToOpPassAdaptor::run(mlir::Pass*, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:534:17\n",
      "#46 0x00005e41e03f85c7 mlir::detail::OpToOpPassAdaptor::runPipeline(mlir::OpPassManager&, mlir::Operation*, mlir::AnalysisManager, bool, unsigned int, mlir::PassInstrumentor*, mlir::PassInstrumentation::PipelineParentInfo const*) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:594:16\n",
      "#47 0x00005e41e03f9f38 mlir::PassManager::runPasses(mlir::Operation*, mlir::AnalysisManager) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:907:10\n",
      "#48 0x00005e41e03f9e73 mlir::PassManager::run(mlir::Operation*) /home/kelvin/circt/llvm/mlir/lib/Pass/Pass.cpp:887:60\n",
      "#49 0x00005e41de712469 doHLSFlowCalyx(mlir::PassManager&, mlir::ModuleOp, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:477:17\n",
      "#50 0x00005e41de711dd2 processBuffer(mlir::MLIRContext&, mlir::TimingScope&, llvm::SourceMgr&, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:525:16\n",
      "#51 0x00005e41de7119b2 processInputSplit(mlir::MLIRContext&, mlir::TimingScope&, std::unique_ptr<llvm::MemoryBuffer, std::default_delete<llvm::MemoryBuffer>>, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:549:12\n",
      "#52 0x00005e41de7117fa processInput(mlir::MLIRContext&, mlir::TimingScope&, std::unique_ptr<llvm::MemoryBuffer, std::default_delete<llvm::MemoryBuffer>>, std::optional<std::unique_ptr<llvm::ToolOutputFile, std::default_delete<llvm::ToolOutputFile>>>&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:565:12\n",
      "#53 0x00005e41de7116bb executeHlstool(mlir::MLIRContext&) /home/kelvin/circt/tools/hlstool/hlstool.cpp:602:14\n",
      "#54 0x00005e41de7114b6 main /home/kelvin/circt/tools/hlstool/hlstool.cpp:658:17\n",
      "#55 0x0000740aa5c29d90 __libc_start_call_main ./csu/../sysdeps/nptl/libc_start_call_main.h:58:16\n",
      "#56 0x0000740aa5c29e40 call_init ./csu/../csu/libc-start.c:128:20\n",
      "#57 0x0000740aa5c29e40 __libc_start_main ./csu/../csu/libc-start.c:379:5\n",
      "#58 0x00005e41de711295 _start (/home/kelvin/circt/build/vscode/bin/hlstool+0x159c295)\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir' -> local_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/local_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: local_scan_inner_loop_0.mlir -> local_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir' -> CPF_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/CPF_inner_loop_0.mlir'\n",
      "circt-translate completed: CPF_inner_loop_0.mlir -> CPF_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir' -> last_step_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/last_step_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: last_step_scan_inner_loop_0.mlir -> last_step_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil2d_inner_loop_0.mlir' -> stencil_stencil2d_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil2d_inner_loop_0.mlir'\n",
      "circt-translate completed: stencil_stencil2d_inner_loop_0.mlir -> stencil_stencil2d_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir' -> sum_scan_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sum_scan_inner_loop_0.mlir'\n",
      "circt-translate completed: sum_scan_inner_loop_0.mlir -> sum_scan_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir' -> nw_nw_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_0.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_0.mlir -> nw_nw_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/bfs_queue_inner_loop_0.mlir' -> bfs_queue_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/bfs_queue_inner_loop_0.mlir'\n",
      "circt-translate completed: bfs_queue_inner_loop_0.mlir -> bfs_queue_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir' -> nw_nw_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_4.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_4.mlir -> nw_nw_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir' -> fft_transpose_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_3.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_3.mlir -> fft_transpose_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir' -> kmp_kmp_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_0.mlir'\n",
      "circt-translate completed: kmp_kmp_inner_loop_0.mlir -> kmp_kmp_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir' -> fft_transpose_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_1.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_1.mlir -> fft_transpose_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir' -> fft_transpose_inner_loop_2.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_2.mlir'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:16:43.084\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "      %5 = arith.cmpi ne, %3, %4 : i8\n",
      "           ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir:10:12: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_3\"}> ({\n",
      "  \"calyx.assign\"(%6#0, %13#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%6#1, %12#6) : (i8, i8) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "circt-translate completed: fft_transpose_inner_loop_2.mlir -> fft_transpose_inner_loop_2.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/kmp_kmp_inner_loop_1.mlir' -> kmp_kmp_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir' -> spmv_crs_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_crs_inner_loop_0.mlir'\n",
      "circt-translate completed: spmv_crs_inner_loop_0.mlir -> spmv_crs_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir' -> sort_radix_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_6.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_6.mlir -> sort_radix_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir' -> hist_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/hist_inner_loop_0.mlir'\n",
      "circt-translate completed: hist_inner_loop_0.mlir -> hist_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir' -> gemm_ncubed_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_ncubed_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_ncubed_inner_loop_0.mlir -> gemm_ncubed_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir' -> sort_radix_inner_loop_4.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_4.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_4.mlir -> sort_radix_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir' -> fft_transpose_inner_loop_6.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_6.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_6.mlir -> fft_transpose_inner_loop_6.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir' -> sort_radix_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_0.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_0.mlir -> sort_radix_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir' -> nw_nw_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_1.mlir'\n",
      "circt-translate completed: nw_nw_inner_loop_1.mlir -> nw_nw_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir' -> nw_nw_inner_loop_2.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:16:43.831\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: error: 'calyx.comb_group' op with port: %arg_mem_0.read_data. This operation is not combinational.\n",
      "    %13 = arith.cmpi eq, %12, %8 : i32\n",
      "          ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/nw_nw_inner_loop_2.mlir:22:11: note: see current operation: \n",
      "\"calyx.comb_group\"() <{sym_name = \"bb0_20\"}> ({\n",
      "  \"calyx.assign\"(%19#0, %20#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%19#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#0, %21#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%21#0, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#0, %31#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%30#1, %36#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#0, %37#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%37#0, %41#6) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%37#1, %arg1) : (i8, i8) -> ()\n",
      "  \"calyx.assign\"(%36#1, %5) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%36#2, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%21#1, %22#3) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#0, %23#2) : (i1, i1) -> ()\n",
      "  \"calyx.assign\"(%23#0, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#0, %28#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%27#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%23#1, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#0, %25#4) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%24#1, %9) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#1, %27#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%22#2, %24#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#1, %30#2) : (i32, i32) -> ()\n",
      "  \"calyx.assign\"(%20#2, %22#3) : (i32, i32) -> ()\n",
      "}) : () -> ()\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir' -> fft_transpose_inner_loop_5.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_5.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_5.mlir -> fft_transpose_inner_loop_5.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_3.mlir' -> stencil_stencil3d_inner_loop_3.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/stencil_stencil3d_inner_loop_3.mlir'\n",
      "circt-translate completed: stencil_stencil3d_inner_loop_3.mlir -> stencil_stencil3d_inner_loop_3.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir' -> gemm_blocked_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/gemm_blocked_inner_loop_0.mlir'\n",
      "circt-translate completed: gemm_blocked_inner_loop_0.mlir -> gemm_blocked_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir' -> sort_radix_inner_loop_1.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/sort_radix_inner_loop_1.mlir'\n",
      "circt-translate completed: sort_radix_inner_loop_1.mlir -> sort_radix_inner_loop_1.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir' -> init_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/init_inner_loop_0.mlir'\n",
      "circt-translate completed: init_inner_loop_0.mlir -> init_inner_loop_0.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir' -> fft_transpose_inner_loop_7.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:16:44.638\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepMlirToFutil\u001b[0m:\u001b[36m57\u001b[0m - \u001b[31m\u001b[1mError processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir': hlstool failed: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: error: Dialect `math' not found for custom op 'math.cos' \n",
      "    %5 = math.cos %4 : f64\n",
      "         ^\n",
      "/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir:10:10: note: Registered dialects: affine, arith, builtin, calyx, cf, comb, esi, func, handshake, hw, memref, scf, seq, sv ; for more info on dialect registration see https://mlir.llvm.org/getting_started/Faq/#registered-loaded-dependent-whats-up-with-dialects-management\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_7.mlir'\n",
      "circt-translate completed: fft_transpose_inner_loop_7.mlir -> fft_transpose_inner_loop_7.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/fft_transpose_inner_loop_4.mlir' -> fft_transpose_inner_loop_4.futil\n",
      "Processing function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_ellpack_inner_loop_0.mlir' -> spmv_ellpack_inner_loop_0.futil\n",
      "‚úì hlstool completed for function '/home/kelvin/FABulous_fork/myProject/PnR/compilation_result/02_extracted_mlir/spmv_ellpack_inner_loop_0.mlir'\n",
      "circt-translate completed: spmv_ellpack_inner_loop_0.mlir -> spmv_ellpack_inner_loop_0.futil\n",
      "Step 4: Converting 39 FUTIL files to Verilog\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil3d_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil3d_inner_loop_2.futil\n",
      "‚úì Generated: stencil_stencil3d_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_5.futil\n",
      "‚úì Generated: nw_nw_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_3.futil\n",
      "‚úì Generated: sort_radix_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil3d_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil3d_inner_loop_1.futil\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\u001b[32m2025-06-27 21:16:44.791\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for fft_transpose_inner_loop_8.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "30 |    cst_2 = std_float_const(0, 64, -1.000000);\n",
      "   |                                   ^ Parse error\n",
      "expected bitwidth or float\n",
      "\u001b[0m\n",
      "\u001b[32m2025-06-27 21:16:44.875\u001b[0m | \u001b[31m\u001b[1mERROR   \u001b[0m | \u001b[36m__main__\u001b[0m:\u001b[36mstepFutilToVerilog\u001b[0m:\u001b[36m48\u001b[0m - \u001b[31m\u001b[1mCalyx failed for nw_nw_inner_loop_3.futil: Error: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "85 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ Malformed Structure: Obviously conflicting assignments found\n",
      "...\n",
      "83 |      std_signext_1.in = load_3_reg.out;\n",
      "   |      ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ `std_signext_1.in` is also written to here\n",
      "...\n",
      "257 |            else_br_0;\n",
      "    |            ^^^^^^^^^^ Assignments activated by group enable, causing the conflict\n",
      "\u001b[0m\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "‚úì Generated: stencil_stencil3d_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_strided_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_strided_inner_loop_0.futil\n",
      "‚úì Generated: fft_strided_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_8.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_8.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil3d_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil3d_inner_loop_0.futil\n",
      "‚úì Generated: stencil_stencil3d_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_2.futil\n",
      "‚úì Generated: sort_radix_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_5.futil\n",
      "‚úì Generated: sort_radix_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_3.futil\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_7.futil\n",
      "‚úì Generated: sort_radix_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/update_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/update_inner_loop_0.futil\n",
      "‚úì Generated: update_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/local_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/local_scan_inner_loop_0.futil\n",
      "‚úì Generated: local_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/CPF_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/CPF_inner_loop_0.futil\n",
      "‚úì Generated: CPF_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/last_step_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/last_step_scan_inner_loop_0.futil\n",
      "‚úì Generated: last_step_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil2d_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil2d_inner_loop_0.futil\n",
      "‚úì Generated: stencil_stencil2d_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sum_scan_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sum_scan_inner_loop_0.futil\n",
      "‚úì Generated: sum_scan_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_0.futil\n",
      "‚úì Generated: nw_nw_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/bfs_queue_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/bfs_queue_inner_loop_0.futil\n",
      "‚úì Generated: bfs_queue_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_4.futil\n",
      "‚úì Generated: nw_nw_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_3.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/kmp_kmp_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/kmp_kmp_inner_loop_0.futil\n",
      "‚úì Generated: kmp_kmp_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_1.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_2.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_2.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_2.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/spmv_crs_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/spmv_crs_inner_loop_0.futil\n",
      "‚úì Generated: spmv_crs_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_6.futil\n",
      "‚úì Generated: sort_radix_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/hist_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/hist_inner_loop_0.futil\n",
      "‚úì Generated: hist_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_ncubed_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_ncubed_inner_loop_0.futil\n",
      "‚úì Generated: gemm_ncubed_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_4.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_4.futil\n",
      "‚úì Generated: sort_radix_inner_loop_4.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_6.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_6.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_6.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_0.futil\n",
      "‚úì Generated: sort_radix_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/nw_nw_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/nw_nw_inner_loop_1.futil\n",
      "‚úì Generated: nw_nw_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_5.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_5.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_5.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/stencil_stencil3d_inner_loop_3.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/stencil_stencil3d_inner_loop_3.futil\n",
      "‚úì Generated: stencil_stencil3d_inner_loop_3.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/gemm_blocked_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/gemm_blocked_inner_loop_0.futil\n",
      "‚úì Generated: gemm_blocked_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/sort_radix_inner_loop_1.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/sort_radix_inner_loop_1.futil\n",
      "‚úì Generated: sort_radix_inner_loop_1.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/init_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/init_inner_loop_0.futil\n",
      "‚úì Generated: init_inner_loop_0.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/fft_transpose_inner_loop_7.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/fft_transpose_inner_loop_7.futil\n",
      "‚úì Generated: fft_transpose_inner_loop_7.sv\n",
      "Running Calyx: /home/kelvin/calyx/target/debug/calyx -l /home/kelvin/calyx -p fsm-opt -x simplify-with-control:without-register -x static-inline:offload-pause=false -p lower --nested -d papercut -d cell-share -o /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog/spmv_ellpack_inner_loop_0.sv -b verilog --synthesis /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/03_futil/spmv_ellpack_inner_loop_0.futil\n",
      "‚úì Generated: spmv_ellpack_inner_loop_0.sv\n",
      "‚úì FUTIL to Verilog: 37/39 files successful\n",
      "‚úÖ Pipeline completed: stencil_stencil2d.mlir ‚Üí 37 Verilog files\n",
      "   ‚úÖ Success: Generated 37 Verilog files\n",
      "      üìù stencil_stencil3d_inner_loop_2.sv\n",
      "      üìù nw_nw_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_3.sv\n",
      "      üìù stencil_stencil3d_inner_loop_1.sv\n",
      "      üìù fft_strided_inner_loop_0.sv\n",
      "      üìù stencil_stencil3d_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_2.sv\n",
      "      üìù sort_radix_inner_loop_5.sv\n",
      "      üìù sort_radix_inner_loop_7.sv\n",
      "      üìù update_inner_loop_0.sv\n",
      "      üìù local_scan_inner_loop_0.sv\n",
      "      üìù CPF_inner_loop_0.sv\n",
      "      üìù last_step_scan_inner_loop_0.sv\n",
      "      üìù stencil_stencil2d_inner_loop_0.sv\n",
      "      üìù sum_scan_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_0.sv\n",
      "      üìù bfs_queue_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_3.sv\n",
      "      üìù kmp_kmp_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_2.sv\n",
      "      üìù spmv_crs_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_6.sv\n",
      "      üìù hist_inner_loop_0.sv\n",
      "      üìù gemm_ncubed_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_4.sv\n",
      "      üìù fft_transpose_inner_loop_6.sv\n",
      "      üìù sort_radix_inner_loop_0.sv\n",
      "      üìù nw_nw_inner_loop_1.sv\n",
      "      üìù fft_transpose_inner_loop_5.sv\n",
      "      üìù stencil_stencil3d_inner_loop_3.sv\n",
      "      üìù gemm_blocked_inner_loop_0.sv\n",
      "      üìù sort_radix_inner_loop_1.sv\n",
      "      üìù init_inner_loop_0.sv\n",
      "      üìù fft_transpose_inner_loop_7.sv\n",
      "      üìù spmv_ellpack_inner_loop_0.sv\n",
      "\n",
      "üìä Sequential MLIR Processing Summary:\n",
      "   üìÅ Total MLIR files processed: 13\n",
      "   ‚úÖ Successful conversions: 13\n",
      "   ‚ùå Failed conversions: 0\n",
      "   üìù Total Verilog files generated: 336\n",
      "   üìà Success rate: 100.0%\n",
      "Finding .sv files directly from VERILOG_OUTPUT_DIR...\n",
      "Searching directory: /home/kelvin/FABulous_fork/myProject/PnR/compilation_result/04_verilog\n",
      "Found 37 Verilog files:\n",
      "  üìù gemm_blocked_inner_loop_0.sv\n",
      "  üìù nw_nw_inner_loop_1.sv\n",
      "  üìù fft_transpose_inner_loop_1.sv\n",
      "  üìù nw_nw_inner_loop_4.sv\n",
      "  üìù local_scan_inner_loop_0.sv\n",
      "  üìù sort_radix_inner_loop_6.sv\n",
      "  üìù nw_nw_inner_loop_5.sv\n",
      "  üìù sort_radix_inner_loop_3.sv\n",
      "  üìù nw_nw_inner_loop_0.sv\n",
      "  üìù bfs_queue_inner_loop_0.sv\n",
      "  üìù sort_radix_inner_loop_0.sv\n",
      "  üìù update_inner_loop_0.sv\n",
      "  üìù fft_transpose_inner_loop_7.sv\n",
      "  üìù fft_transpose_inner_loop_6.sv\n",
      "  üìù fft_transpose_inner_loop_3.sv\n",
      "  üìù stencil_stencil2d_inner_loop_0.sv\n",
      "  üìù stencil_stencil3d_inner_loop_0.sv\n",
      "  üìù stencil_stencil3d_inner_loop_1.sv\n",
      "  üìù fft_transpose_inner_loop_5.sv\n",
      "  üìù hist_inner_loop_0.sv\n",
      "  üìù stencil_stencil3d_inner_loop_2.sv\n",
      "  üìù stencil_stencil3d_inner_loop_3.sv\n",
      "  üìù fft_transpose_inner_loop_2.sv\n",
      "  üìù sort_radix_inner_loop_4.sv\n",
      "  üìù sort_radix_inner_loop_1.sv\n",
      "  üìù sum_scan_inner_loop_0.sv\n",
      "  üìù init_inner_loop_0.sv\n",
      "  üìù last_step_scan_inner_loop_0.sv\n",
      "  üìù kmp_kmp_inner_loop_0.sv\n",
      "  üìù sort_radix_inner_loop_5.sv\n",
      "  üìù spmv_ellpack_inner_loop_0.sv\n",
      "  üìù gemm_ncubed_inner_loop_0.sv\n",
      "  üìù spmv_crs_inner_loop_0.sv\n",
      "  üìù sort_radix_inner_loop_7.sv\n",
      "  üìù CPF_inner_loop_0.sv\n",
      "  üìù fft_strided_inner_loop_0.sv\n",
      "  üìù sort_radix_inner_loop_2.sv\n",
      "\n",
      "üóÇÔ∏è  Organizing Verilog files by benchmark source...\n",
      "Generated Verilog files organized into 19 benchmark groups:\n",
      "  üìä gemm_blocked_inner_loop: 1 files\n",
      "    üìù gemm_blocked_inner_loop_0.sv\n",
      "  üìä nw_nw_inner_loop: 4 files\n",
      "    üìù nw_nw_inner_loop_0.sv ... and 3 more\n",
      "  üìä fft_transpose_inner_loop: 6 files\n",
      "    üìù fft_transpose_inner_loop_1.sv ... and 5 more\n",
      "  üìä local_scan_inner_loop: 1 files\n",
      "    üìù local_scan_inner_loop_0.sv\n",
      "  üìä sort_radix_inner_loop: 8 files\n",
      "    üìù sort_radix_inner_loop_0.sv ... and 7 more\n",
      "  üìä bfs_queue_inner_loop: 1 files\n",
      "    üìù bfs_queue_inner_loop_0.sv\n",
      "  üìä update_inner_loop: 1 files\n",
      "    üìù update_inner_loop_0.sv\n",
      "  üìä stencil_stencil2d_inner_loop: 1 files\n",
      "    üìù stencil_stencil2d_inner_loop_0.sv\n",
      "  üìä stencil_stencil3d_inner_loop: 4 files\n",
      "    üìù stencil_stencil3d_inner_loop_0.sv ... and 3 more\n",
      "  üìä hist_inner_loop: 1 files\n",
      "    üìù hist_inner_loop_0.sv\n",
      "  üìä sum_scan_inner_loop: 1 files\n",
      "    üìù sum_scan_inner_loop_0.sv\n",
      "  üìä init_inner_loop: 1 files\n",
      "    üìù init_inner_loop_0.sv\n",
      "  üìä last_step_scan_inner_loop: 1 files\n",
      "    üìù last_step_scan_inner_loop_0.sv\n",
      "  üìä kmp_kmp_inner_loop: 1 files\n",
      "    üìù kmp_kmp_inner_loop_0.sv\n",
      "  üìä spmv_ellpack_inner_loop: 1 files\n",
      "    üìù spmv_ellpack_inner_loop_0.sv\n",
      "  üìä gemm_ncubed_inner_loop: 1 files\n",
      "    üìù gemm_ncubed_inner_loop_0.sv\n",
      "  üìä spmv_crs_inner_loop: 1 files\n",
      "    üìù spmv_crs_inner_loop_0.sv\n",
      "  üìä CPF_inner_loop: 1 files\n",
      "    üìù CPF_inner_loop_0.sv\n",
      "  üìä fft_strided_inner_loop: 1 files\n",
      "    üìù fft_strided_inner_loop_0.sv\n",
      "\n",
      "üìà Final Results:\n",
      "   üìÅ Total available Verilog files: 37\n",
      "   üóÇÔ∏è  Organized into 19 benchmark groups\n",
      "‚úÖ Ready to proceed with parameter sweep using existing Verilog files\n",
      "‚úÖ Verilog file detection completed successfully\n",
      "üöÄ Ready to proceed with parameter sweep using found Verilog files\n"
     ]
    }
   ],
   "source": [
    "# Execute MLIR Processing Pipeline and Organize Results - Sequential Processing\n",
    "\n",
    "print(\"Starting MLIR to Verilog conversion process from unoptimized MLIR files...\")\n",
    "print(\"Processing will happen sequentially, file by file, for better control and debugging\")\n",
    "\n",
    "# Process MLIR benchmarks from the BENCHMARK folder\n",
    "print(f\"Processing unoptimized MLIR files from: {BENCHMARK_ROOT_DIR}\")\n",
    "\n",
    "# Find available MLIR files\n",
    "availableMlirFiles = findMlirBenchmarks(BENCHMARK_ROOT_DIR)\n",
    "\n",
    "if availableMlirFiles:\n",
    "    print(f\"Found {len(availableMlirFiles)} MLIR benchmark files:\")\n",
    "    for mlirFile in availableMlirFiles:\n",
    "        print(f\"  - {mlirFile.name}\")\n",
    "    \n",
    "    # Process MLIR files sequentially with detailed progress tracking\n",
    "    print(f\"\\nüîÑ Starting sequential processing of {len(availableMlirFiles)} MLIR files...\")\n",
    "    \n",
    "    availableVerilogFiles = []\n",
    "    successfulFiles = 0\n",
    "    failedFiles = 0\n",
    "    \n",
    "    # Create output directories\n",
    "    VERILOG_OUTPUT_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    MLIR_OPTIMIZED_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    MLIR_EXTRACTED_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    FUTIL_OUTPUT_DIR.mkdir(parents=True, exist_ok=True)\n",
    "    \n",
    "    for fileIndex, mlirFile in enumerate(availableMlirFiles, 1):\n",
    "        print(f\"\\nüìÅ [{fileIndex}/{len(availableMlirFiles)}] Processing: {mlirFile.name} ({fileIndex/len(availableMlirFiles)*100:.1f}%)\")\n",
    "        \n",
    "        try:\n",
    "            # Process this single MLIR file\n",
    "            generatedFiles = processBenchmarkMlir(mlirFile, VERILOG_OUTPUT_DIR)\n",
    "            \n",
    "            if generatedFiles:\n",
    "                availableVerilogFiles.extend(generatedFiles)\n",
    "                successfulFiles += 1\n",
    "                print(f\"   ‚úÖ Success: Generated {len(generatedFiles)} Verilog files\")\n",
    "                # Only log individual files if there are multiple functions per MLIR file\n",
    "                if len(generatedFiles) > 1:\n",
    "                    for vFile in generatedFiles:\n",
    "                        print(f\"      üìù {vFile.name}\")\n",
    "                else:\n",
    "                    print(f\"      üìù {generatedFiles[0].name}\")\n",
    "            else:\n",
    "                failedFiles += 1\n",
    "                print(f\"   ‚ùå Failed: No Verilog files generated\")\n",
    "                \n",
    "        except Exception as e:\n",
    "            failedFiles += 1\n",
    "            print(f\"   üí• Exception: {e}\")\n",
    "            import traceback\n",
    "            print(f\"   üìã Traceback: {traceback.format_exc()}\")\n",
    "        \n",
    "        # Brief pause between files for system stability\n",
    "        if fileIndex < len(availableMlirFiles):\n",
    "            import time\n",
    "            time.sleep(0.5)  # Small delay between files\n",
    "    \n",
    "    # Summary of sequential processing\n",
    "    print(f\"\\nüìä Sequential MLIR Processing Summary:\")\n",
    "    print(f\"   üìÅ Total MLIR files processed: {len(availableMlirFiles)}\")\n",
    "    print(f\"   ‚úÖ Successful conversions: {successfulFiles}\")\n",
    "    print(f\"   ‚ùå Failed conversions: {failedFiles}\")\n",
    "    print(f\"   üìù Total Verilog files generated: {len(availableVerilogFiles)}\")\n",
    "    print(f\"   üìà Success rate: {successfulFiles/len(availableMlirFiles)*100:.1f}%\")\n",
    "    \n",
    "else:\n",
    "    logger.warning(f\"No MLIR files found in {BENCHMARK_ROOT_DIR}\")\n",
    "    # Check if we already have generated Verilog files\n",
    "    if VERILOG_OUTPUT_DIR.exists():\n",
    "        availableVerilogFiles = list(VERILOG_OUTPUT_DIR.glob(\"*.sv\"))\n",
    "        print(f\"Found {len(availableVerilogFiles)} existing Verilog files\")\n",
    "    else:\n",
    "        availableVerilogFiles = []\n",
    "        logger.warning(\"No Verilog files found\")\n",
    "\n",
    "# Find Verilog Files Directly from VERILOG_OUTPUT_DIR\n",
    "\n",
    "print(\"Finding .sv files directly from VERILOG_OUTPUT_DIR...\")\n",
    "print(f\"Searching directory: {VERILOG_OUTPUT_DIR}\")\n",
    "\n",
    "# Initialize variables\n",
    "availableVerilogFiles = []\n",
    "benchmarkStructure = {}\n",
    "\n",
    "# Check if VERILOG_OUTPUT_DIR exists and find all .sv files\n",
    "if VERILOG_OUTPUT_DIR.exists():\n",
    "    # Find all .sv files directly in the VERILOG_OUTPUT_DIR\n",
    "    availableVerilogFiles = list(VERILOG_OUTPUT_DIR.glob(\"*.sv\"))\n",
    "    print(f\"Found {len(availableVerilogFiles)} Verilog files:\")\n",
    "    \n",
    "    for vFile in availableVerilogFiles:\n",
    "        print(f\"  üìù {vFile.name}\")\n",
    "    \n",
    "    # Organize files for processing - group by benchmark name\n",
    "    print(f\"\\nüóÇÔ∏è  Organizing Verilog files by benchmark source...\")\n",
    "    \n",
    "    if availableVerilogFiles:\n",
    "        # Group files by benchmark name for organization\n",
    "        for vFile in availableVerilogFiles:\n",
    "            # Extract the base benchmark name (before any function suffix)\n",
    "            # Expected format: benchmarkName_functionName.sv\n",
    "            baseName = vFile.stem\n",
    "            \n",
    "            # If there are function suffixes (like _funcName), extract the benchmark name\n",
    "            if \"_\" in baseName:\n",
    "                # Split by underscore and try to identify the benchmark part\n",
    "                parts = baseName.split(\"_\")\n",
    "                # Use the first part as the benchmark name, or find a reasonable split\n",
    "                benchmarkBaseName = parts[0]\n",
    "                # If we have a pattern like \"benchmark_func_name\", use first two parts\n",
    "                if len(parts) > 2 and parts[-1].isdigit():\n",
    "                    benchmarkBaseName = \"_\".join(parts[:-1])\n",
    "                elif len(parts) > 1:\n",
    "                    benchmarkBaseName = parts[0]\n",
    "            else:\n",
    "                benchmarkBaseName = baseName\n",
    "            \n",
    "            if benchmarkBaseName not in benchmarkStructure:\n",
    "                benchmarkStructure[benchmarkBaseName] = []\n",
    "            benchmarkStructure[benchmarkBaseName].append(vFile)\n",
    "        \n",
    "        # Sort for consistent ordering\n",
    "        for benchmarkName in benchmarkStructure:\n",
    "            benchmarkStructure[benchmarkName].sort()\n",
    "\n",
    "        print(f\"Generated Verilog files organized into {len(benchmarkStructure)} benchmark groups:\")\n",
    "        for groupName, files in benchmarkStructure.items():\n",
    "            print(f\"  üìä {groupName}: {len(files)} files\")\n",
    "            # Only show individual files if there are multiple files per group\n",
    "            if len(files) <= 3:  # Show individual files only for small groups\n",
    "                for vFile in files:\n",
    "                    print(f\"    üìù {vFile.name}\")\n",
    "            else:\n",
    "                print(f\"    üìù {files[0].name} ... and {len(files)-1} more\")\n",
    "\n",
    "        print(f\"\\nüìà Final Results:\")\n",
    "        print(f\"   üìÅ Total available Verilog files: {len(availableVerilogFiles)}\")\n",
    "        print(f\"   üóÇÔ∏è  Organized into {len(benchmarkStructure)} benchmark groups\")\n",
    "        print(\"‚úÖ Ready to proceed with parameter sweep using existing Verilog files\")\n",
    "\n",
    "    else:\n",
    "        logger.warning(\"‚ùå No .sv files found in VERILOG_OUTPUT_DIR\")\n",
    "        print(\"üîç Contents of VERILOG_OUTPUT_DIR:\")\n",
    "        if VERILOG_OUTPUT_DIR.exists():\n",
    "            for item in VERILOG_OUTPUT_DIR.iterdir():\n",
    "                print(f\"  - {item.name}\")\n",
    "else:\n",
    "    print(f\"‚ùå VERILOG_OUTPUT_DIR does not exist: {VERILOG_OUTPUT_DIR}\")\n",
    "    availableVerilogFiles = []\n",
    "    benchmarkStructure = {}\n",
    "    \n",
    "if not availableVerilogFiles:\n",
    "    logger.warning(\"‚ùå No Verilog files found! Check VERILOG_OUTPUT_DIR and ensure it contains .sv files.\")\n",
    "    print(\"üîç Diagnostic information:\")\n",
    "    print(f\"   üìÇ VERILOG_OUTPUT_DIR: {VERILOG_OUTPUT_DIR}\")\n",
    "    print(f\"   üìÇ VERILOG_OUTPUT_DIR exists: {VERILOG_OUTPUT_DIR.exists()}\")\n",
    "    # Fallback to original source if no generated files exist\n",
    "    print(f\"   üîÑ Will use fallback source: {FALLBACK_SOURCE_HDL}\")\n",
    "else:\n",
    "    print(\"‚úÖ Verilog file detection completed successfully\")\n",
    "    print(\"üöÄ Ready to proceed with parameter sweep using found Verilog files\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f0bea2f4",
   "metadata": {},
   "source": [
    "## 3. NextPNR Execution and Analysis Functions\n",
    "\n",
    "Define functions to run FABulous preprocessing and nextpnr-himbaechel with comprehensive error analysis."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "02e847ee",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Enhanced data structures for complete pipeline\n",
    "from dataclasses import dataclass\n",
    "from typing import List, Optional, Dict, Any, Tuple\n",
    "from enum import Enum\n",
    "import time\n",
    "import os\n",
    "\n",
    "class FailureType(Enum):\n",
    "    NONE = \"none\"\n",
    "    MLIR_OPTIMIZATION = \"mlir_optimization\"\n",
    "    LOOP_EXTRACTION = \"loop_extraction\" \n",
    "    FUTIL_GENERATION = \"futil_generation\"\n",
    "    VERILOG_GENERATION = \"verilog_generation\"\n",
    "    SYNTHESIS = \"synthesis\"\n",
    "    PLACEMENT = \"placement\"\n",
    "    ROUTING = \"routing\"\n",
    "    UNKNOWN = \"unknown\"\n",
    "\n",
    "@dataclass\n",
    "class VerilogPipelineResult:\n",
    "    \"\"\"Unified MLIR to Verilog generation pipeline result\"\"\"\n",
    "    source_file: str\n",
    "    success: bool\n",
    "    runtime: float\n",
    "    \n",
    "    # Output files\n",
    "    optimized_mlir_file: Optional[str] = None\n",
    "    futil_file: Optional[str] = None\n",
    "    verilog_files: List[str] = None\n",
    "    \n",
    "    # Stage metrics\n",
    "    mlir_optimization_time: float = 0.0\n",
    "    loop_extraction_time: float = 0.0\n",
    "    futil_generation_time: float = 0.0\n",
    "    \n",
    "    # Extracted information\n",
    "    loops_found: Optional[int] = None\n",
    "    \n",
    "    # Error tracking\n",
    "    failure_stage: Optional[FailureType] = None\n",
    "    error_message: Optional[str] = None\n",
    "    \n",
    "    def __post_init__(self):\n",
    "        if self.verilog_files is None:\n",
    "            self.verilog_files = []\n",
    "\n",
    "@dataclass\n",
    "class SynthesisResult:\n",
    "    \"\"\"FABulous synthesis preprocessing result\"\"\"\n",
    "    success: bool\n",
    "    runtime: float\n",
    "    verilog_file: Optional[str] = None\n",
    "    error_message: Optional[str] = None\n",
    "\n",
    "@dataclass\n",
    "class ParameterResult:\n",
    "    \"\"\"Single parameter configuration result\"\"\"\n",
    "    config_id: int\n",
    "    success: bool\n",
    "    runtime: float\n",
    "    \n",
    "    # Configuration parameters\n",
    "    parameters: Dict[str, Any] = None\n",
    "    \n",
    "    # NextPNR analysis results\n",
    "    placement_info: Optional[Dict[str, Any]] = None\n",
    "    routing_info: Optional[Dict[str, Any]] = None\n",
    "    \n",
    "    # Error tracking\n",
    "    failure_type: Optional[FailureType] = None\n",
    "    error_message: Optional[str] = None\n",
    "    \n",
    "    def __post_init__(self):\n",
    "        if self.parameters is None:\n",
    "            self.parameters = {}\n",
    "\n",
    "@dataclass\n",
    "class CompletePipelineResult:\n",
    "    \"\"\"Complete end-to-end pipeline result\"\"\"\n",
    "    source_file: str\n",
    "    overall_success: bool\n",
    "    total_runtime: float\n",
    "    \n",
    "    # Stage results\n",
    "    verilog_pipeline: VerilogPipelineResult\n",
    "    synthesis_result: SynthesisResult\n",
    "    parameter_results: List[ParameterResult]\n",
    "    \n",
    "    # Overall failure tracking\n",
    "    primary_failure_type: FailureType = FailureType.NONE\n",
    "    \n",
    "    def to_dict(self) -> Dict[str, Any]:\n",
    "        \"\"\"Convert to dictionary for DataFrame creation\"\"\"\n",
    "        base_dict = {\n",
    "            'source_file': os.path.basename(self.source_file),\n",
    "            'overall_success': self.overall_success,\n",
    "            'total_runtime': self.total_runtime,\n",
    "            'primary_failure': self.primary_failure_type.value,\n",
    "            \n",
    "            # Verilog pipeline\n",
    "            'verilog_success': self.verilog_pipeline.success,\n",
    "            'verilog_runtime': self.verilog_pipeline.runtime,\n",
    "            'mlir_opt_time': self.verilog_pipeline.mlir_optimization_time,\n",
    "            'loop_extract_time': self.verilog_pipeline.loop_extraction_time,\n",
    "            'futil_gen_time': self.verilog_pipeline.futil_generation_time,\n",
    "            'loops_found': self.verilog_pipeline.loops_found,\n",
    "            \n",
    "            # Synthesis\n",
    "            'synthesis_success': self.synthesis_result.success,\n",
    "            'synthesis_runtime': self.synthesis_result.runtime,\n",
    "            \n",
    "            # Parameter sweep summary\n",
    "            'total_configs': len(self.parameter_results),\n",
    "            'successful_configs': sum(1 for p in self.parameter_results if p.success),\n",
    "        }\n",
    "        \n",
    "        if self.parameter_results:\n",
    "            successful_params = [p for p in self.parameter_results if p.success]\n",
    "            if successful_params:\n",
    "                base_dict['avg_param_runtime'] = sum(p.runtime for p in successful_params) / len(successful_params)\n",
    "                base_dict['min_param_runtime'] = min(p.runtime for p in successful_params)\n",
    "                base_dict['max_param_runtime'] = max(p.runtime for p in successful_params)\n",
    "        \n",
    "        return base_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e45d804e",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Refactored NextPNR Analysis and Execution\n",
    "# Clean, maintainable nextpnr log analysis and execution with proper stage separation\n",
    "\n",
    "def analyze_nextpnr_logs(stdout: str, stderr: str) -> tuple[PlacementResult, RoutingResult]:\n",
    "    \"\"\"\n",
    "    Analyze nextpnr output logs to extract placement and routing information.\n",
    "    \n",
    "    Parameters\n",
    "    ----------\n",
    "    stdout : str\n",
    "        Standard output from nextpnr run\n",
    "    stderr : str\n",
    "        Standard error from nextpnr run\n",
    "    \n",
    "    Returns\n",
    "    -------\n",
    "    tuple[PlacementResult, RoutingResult]\n",
    "        Tuple containing placement and routing analysis results\n",
    "    \"\"\"\n",
    "    combined_output = stdout + \"\\n\" + stderr\n",
    "    \n",
    "    # Analyze Placement Stage\n",
    "    placement_success = \"Final Placement\" in combined_output\n",
    "    placement_error = None\n",
    "    \n",
    "    placement_failure_patterns = [\n",
    "        \"ERROR: Unable to place cell\",\n",
    "        \"ERROR: Placement failed\", \n",
    "        \"Error: Cannot place\",\n",
    "        \"Error: Placement error\",\n",
    "        \"FATAL: Placement failed\",\n",
    "        \"failed to place\"\n",
    "    ]\n",
    "    \n",
    "    for pattern in placement_failure_patterns:\n",
    "        if pattern.lower() in combined_output.lower():\n",
    "            placement_success = False\n",
    "            placement_error = pattern\n",
    "            break\n",
    "    \n",
    "    placement_result = PlacementResult(\n",
    "        status=StageStatus.SUCCESS if placement_success else StageStatus.FAILED,\n",
    "        success=placement_success,\n",
    "        error_details=placement_error\n",
    "    )\n",
    "    \n",
    "    # Analyze Routing Stage \n",
    "    routing_failed = \"ERROR: Max iteration count reached\" in combined_output\n",
    "    routing_error = None\n",
    "    arc_queue_size = None\n",
    "    \n",
    "    # Extract arc_queue size\n",
    "    arc_queue_matches = re.findall(r\"current arc_queue size[:\\s]*(\\d+)\", combined_output, re.IGNORECASE)\n",
    "    if arc_queue_matches:\n",
    "        arc_queue_size = int(arc_queue_matches[-1])  # Take the last (most recent) size\n",
    "    \n",
    "    # Check for routing error patterns\n",
    "    routing_error_patterns = [\n",
    "        \"ERROR: Max iteration count reached\",\n",
    "        \"ERROR: Routing failed\",\n",
    "        \"Error: Cannot route\", \n",
    "        \"Error: Routing error\",\n",
    "        \"FATAL: Routing failed\"\n",
    "    ]\n",
    "    \n",
    "    for pattern in routing_error_patterns:\n",
    "        if pattern.lower() in combined_output.lower():\n",
    "            routing_failed = True\n",
    "            routing_error = pattern\n",
    "            break\n",
    "    \n",
    "    # Routing is successful if placement succeeded and routing didn't explicitly fail\n",
    "    routing_success = placement_success and not routing_failed\n",
    "    \n",
    "    routing_result = RoutingResult(\n",
    "        status=StageStatus.SUCCESS if routing_success else StageStatus.FAILED,\n",
    "        success=routing_success,\n",
    "        failed=routing_failed,\n",
    "        arc_queue_size=arc_queue_size,\n",
    "        error_details=routing_error\n",
    "    )\n",
    "    \n",
    "    return placement_result, routing_result\n",
    "\n",
    "def determine_failure_type(synthesis: SynthesisResult, placement: PlacementResult, routing: RoutingResult, return_code: int) -> FailureType:\n",
    "    \"\"\"\n",
    "    Determine the primary failure type based on stage results.\n",
    "    \n",
    "    Parameters\n",
    "    ----------\n",
    "    synthesis : SynthesisResult\n",
    "        Synthesis stage result\n",
    "    placement : PlacementResult  \n",
    "        Placement stage result\n",
    "    routing : RoutingResult\n",
    "        Routing stage result\n",
    "    return_code : int\n",
    "        Process return code\n",
    "        \n",
    "    Returns\n",
    "    -------\n",
    "    FailureType\n",
    "        Primary failure type classification\n",
    "    \"\"\"\n",
    "    # Check synthesis first (happens before nextpnr)\n",
    "    if synthesis.is_failed:\n",
    "        return FailureType.SYNTHESIS\n",
    "    \n",
    "    # Check placement\n",
    "    if not placement.success:\n",
    "        return FailureType.PLACEMENT\n",
    "    \n",
    "    # Check routing\n",
    "    if not routing.success or routing.failed:\n",
    "        return FailureType.ROUTING\n",
    "    \n",
    "    # Check for timeout/exception based on return code\n",
    "    if return_code == -1:\n",
    "        return FailureType.TIMEOUT\n",
    "    elif return_code < 0:\n",
    "        return FailureType.EXCEPTION\n",
    "    elif return_code != 0:\n",
    "        return FailureType.UNKNOWN\n",
    "    \n",
    "    return FailureType.NONE\n",
    "\n",
    "def run_nextpnr_with_parameters(\n",
    "    connectivity_factor: float, \n",
    "    congestion_factor: float, \n",
    "    synthesis_result: SynthesisResult,\n",
    "    source_file_name: str = \"default\"\n",
    ") -> NextPNRResult:\n",
    "    \"\"\"\n",
    "    Execute nextpnr-himbaechel with specified parameters and clean result structure.\n",
    "    \n",
    "    Parameters\n",
    "    ----------\n",
    "    connectivity_factor : float\n",
    "        Placer heap architecture connectivity factor\n",
    "    congestion_factor : float\n",
    "        Placer heap congestion aware factor\n",
    "    synthesis_result : SynthesisResult\n",
    "        Previous synthesis stage result\n",
    "    source_file_name : str\n",
    "        Name of the source file (used for output naming)\n",
    "    \n",
    "    Returns\n",
    "    -------\n",
    "    NextPNRResult\n",
    "        Complete nextpnr execution result with stage-by-stage analysis\n",
    "    \"\"\"\n",
    "    from datetime import datetime\n",
    "    import time\n",
    "    \n",
    "    # Generate unique output filenames\n",
    "    timestamp = datetime.now().strftime(\"%Y%m%d_%H%M%S\")\n",
    "    conn_str = f\"{connectivity_factor:.1f}\".replace(\".\", \"p\")\n",
    "    cong_str = f\"{congestion_factor:.1f}\".replace(\".\", \"p\")\n",
    "    clean_source_name = Path(source_file_name).stem.replace(\".\", \"_\")\n",
    "    \n",
    "    output_json = OUTPUT_DIR / f\"{clean_source_name}_conn{conn_str}_cong{cong_str}.json\"\n",
    "    output_fasm = OUTPUT_DIR / f\"{clean_source_name}_conn{conn_str}_cong{cong_str}.fasm\"\n",
    "    \n",
    "    # Check if synthesis was successful - if not, skip nextpnr\n",
    "    if synthesis_result.is_failed:\n",
    "        # Create failed result without running nextpnr\n",
    "        placement_result = PlacementResult(\n",
    "            status=StageStatus.SKIPPED,\n",
    "            success=False,\n",
    "            error_details=\"Skipped due to synthesis failure\"\n",
    "        )\n",
    "        routing_result = RoutingResult(\n",
    "            status=StageStatus.SKIPPED,\n",
    "            success=False,\n",
    "            failed=False,\n",
    "            error_details=\"Skipped due to synthesis failure\"\n",
    "        )\n",
    "        \n",
    "        return NextPNRResult(\n",
    "            source_file=source_file_name,\n",
    "            connectivity_factor=connectivity_factor,\n",
    "            congestion_factor=congestion_factor,\n",
    "            overall_success=False,\n",
    "            runtime=0.0,\n",
    "            return_code=-999,  # Special code for skipped\n",
    "            stdout=\"\",\n",
    "            stderr=\"Skipped due to synthesis failure\",\n",
    "            timestamp=timestamp,\n",
    "            synthesis=synthesis_result,\n",
    "            placement=placement_result,\n",
    "            routing=routing_result,\n",
    "            failure_type=FailureType.SYNTHESIS,\n",
    "            output_json=None,\n",
    "            output_fasm=None\n",
    "        )\n",
    "    \n",
    "    # Build nextpnr command using the synthesis JSON\n",
    "    synth_json_path = Path(synthesis_result.synthesis_json_path)\n",
    "    \n",
    "    nextpnr_cmd = [\n",
    "        \"nextpnr-himbaechel\",\n",
    "        \"--chipdb\", str(CHIPDB_PATH),\n",
    "        \"--device\", \"FABulous\", \n",
    "        \"--json\", str(synth_json_path),\n",
    "        \"--write\", str(output_json),\n",
    "        \"-o\", f\"constrain-pair={CONSTRAIN_PAIR}\",\n",
    "        \"-o\", f\"fdc={FDC_PATH}\",\n",
    "        \"--placer-heap-seed-placement-strategy\", \"graph_grid\",\n",
    "        \"--placer-heap-beta\", str(BETA_VALUE),\n",
    "        \"--placer-heap-arch-connectivity-factor\", str(connectivity_factor),\n",
    "        \"--placer-heap-congestion-aware-factor\", str(congestion_factor),\n",
    "        \"-o\", f\"placeTrial={PLACE_TRIALS}\",\n",
    "        \"--router1-timeout\", str(ROUTER_TIMEOUT)\n",
    "    ]\n",
    "    \n",
    "    start_time = time.time()\n",
    "    \n",
    "    try:\n",
    "        print(f\"Running nextpnr for {clean_source_name}: connectivity={connectivity_factor:.1f}, congestion={congestion_factor:.1f}\")\n",
    "        \n",
    "        env = os.environ.copy()\n",
    "        result = subprocess.run(nextpnr_cmd, capture_output=True, text=True, timeout=600, env=env)\n",
    "        runtime = time.time() - start_time\n",
    "        \n",
    "        overall_success = result.returncode == 0\n",
    "        \n",
    "        # Analyze placement and routing stages\n",
    "        placement_result, routing_result = analyze_nextpnr_logs(result.stdout, result.stderr)\n",
    "        \n",
    "        # Determine primary failure type\n",
    "        failure_type = determine_failure_type(synthesis_result, placement_result, routing_result, result.returncode)\n",
    "        \n",
    "        return NextPNRResult(\n",
    "            source_file=source_file_name,\n",
    "            connectivity_factor=connectivity_factor,\n",
    "            congestion_factor=congestion_factor,\n",
    "            overall_success=overall_success,\n",
    "            runtime=runtime,\n",
    "            return_code=result.returncode,\n",
    "            stdout=result.stdout,\n",
    "            stderr=result.stderr,\n",
    "            timestamp=timestamp,\n",
    "            synthesis=synthesis_result,\n",
    "            placement=placement_result,\n",
    "            routing=routing_result,\n",
    "            failure_type=failure_type,\n",
    "            output_json=str(output_json) if overall_success else None,\n",
    "            output_fasm=str(output_fasm) if overall_success else None\n",
    "        )\n",
    "        \n",
    "    except subprocess.TimeoutExpired:\n",
    "        runtime = time.time() - start_time\n",
    "        \n",
    "        placement_result = PlacementResult(\n",
    "            status=StageStatus.TIMEOUT,\n",
    "            success=False,\n",
    "            error_details=\"Process timeout\"\n",
    "        )\n",
    "        routing_result = RoutingResult(\n",
    "            status=StageStatus.TIMEOUT,\n",
    "            success=False,\n",
    "            failed=False,\n",
    "            error_details=\"Process timeout\"\n",
    "        )\n",
    "        \n",
    "        return NextPNRResult(\n",
    "            source_file=source_file_name,\n",
    "            connectivity_factor=connectivity_factor,\n",
    "            congestion_factor=congestion_factor,\n",
    "            overall_success=False,\n",
    "            runtime=runtime,\n",
    "            return_code=-1,\n",
    "            stdout=\"\",\n",
    "            stderr=\"Timeout\",\n",
    "            timestamp=timestamp,\n",
    "            synthesis=synthesis_result,\n",
    "            placement=placement_result,\n",
    "            routing=routing_result,\n",
    "            failure_type=FailureType.TIMEOUT,\n",
    "            output_json=None,\n",
    "            output_fasm=None\n",
    "        )\n",
    "        \n",
    "    except Exception as e:\n",
    "        runtime = time.time() - start_time\n",
    "        \n",
    "        placement_result = PlacementResult(\n",
    "            status=StageStatus.ERROR,\n",
    "            success=False,\n",
    "            error_details=f\"Exception: {str(e)}\"\n",
    "        )\n",
    "        routing_result = RoutingResult(\n",
    "            status=StageStatus.ERROR,\n",
    "            success=False,\n",
    "            failed=False,\n",
    "            error_details=f\"Exception: {str(e)}\"\n",
    "        )\n",
    "        \n",
    "        return NextPNRResult(\n",
    "            source_file=source_file_name,\n",
    "            connectivity_factor=connectivity_factor,\n",
    "            congestion_factor=congestion_factor,\n",
    "            overall_success=False,\n",
    "            runtime=runtime,\n",
    "            return_code=-2,\n",
    "            stdout=\"\",\n",
    "            stderr=str(e),\n",
    "            timestamp=timestamp,\n",
    "            synthesis=synthesis_result,\n",
    "            placement=placement_result,\n",
    "            routing=routing_result,\n",
    "            failure_type=FailureType.EXCEPTION,\n",
    "            output_json=None,\n",
    "            output_fasm=None\n",
    "        )\n",
    "\n",
    "print(\"‚úÖ Refactored nextpnr execution with clean stage separation\")\n",
    "print(\"‚úÖ Added comprehensive log analysis with proper result structures\")\n",
    "print(\"‚úÖ Implemented maintainable failure type classification\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a20f862e",
   "metadata": {},
   "outputs": [],
   "source": [
    "def runNextpnrHimbaechel(connectivityFactor: float, congestionFactor: float, sourceFileName: str = \"default\") -> dict:\n",
    "    \"\"\"\n",
    "    Run nextpnr-himbaechel with specified parameters.\n",
    "    \n",
    "    Parameters\n",
    "    ----------\n",
    "    connectivityFactor : float\n",
    "        Placer heap architecture connectivity factor\n",
    "    congestionFactor : float\n",
    "        Placer heap congestion aware factor\n",
    "    sourceFileName : str\n",
    "        Name of the source file (used for output naming)\n",
    "    \n",
    "    Returns\n",
    "    -------\n",
    "    dict\n",
    "        Dictionary containing run results and comprehensive failure analysis\n",
    "        Note: This function handles placement and routing only. \n",
    "        Synthesis success is determined earlier in the FABulous preprocessing stage.\n",
    "    \"\"\"\n",
    "    # Generate unique output filenames with source file name\n",
    "    timestamp = datetime.now().strftime(\"%Y%m%d_%H%M%S\")\n",
    "    connStr = f\"{connectivityFactor:.1f}\".replace(\".\", \"p\")\n",
    "    congStr = f\"{congestionFactor:.1f}\".replace(\".\", \"p\")\n",
    "    \n",
    "    # Clean source file name for filename\n",
    "    cleanSourceName = Path(sourceFileName).stem.replace(\".\", \"_\")\n",
    "    \n",
    "    outputJson = OUTPUT_DIR / f\"{cleanSourceName}_conn{connStr}_cong{congStr}.json\"\n",
    "    outputFasm = OUTPUT_DIR / f\"{cleanSourceName}_conn{connStr}_cong{congStr}.fasm\"\n",
    "    \n",
    "    # Build nextpnr command - use the synthesis JSON generated from the Verilog file\n",
    "    synthJsonPath = VERILOG_OUTPUT_DIR / f\"{Path(sourceFileName).stem}_synth.json\"\n",
    "    \n",
    "    nextpnrCmd = [\n",
    "        \"nextpnr-himbaechel\",\n",
    "        \"--chipdb\", str(CHIPDB_PATH),\n",
    "        \"--device\", \"FABulous\",\n",
    "        \"--json\", str(synthJsonPath),\n",
    "        \"--write\", str(outputJson),\n",
    "        \"-o\", f\"constrain-pair={CONSTRAIN_PAIR}\",\n",
    "        # \"-o\", f\"fasm={outputFasm}\",  # Uncomment if FASM output needed\n",
    "        \"-o\", f\"fdc={FDC_PATH}\",\n",
    "        \"--placer-heap-seed-placement-strategy\", \"graph_grid\",\n",
    "        \"--placer-heap-beta\", str(BETA_VALUE),\n",
    "        \"--placer-heap-arch-connectivity-factor\", str(connectivityFactor),\n",
    "        \"--placer-heap-congestion-aware-factor\", str(congestionFactor),\n",
    "        \"-o\", f\"placeTrial={PLACE_TRIALS}\",\n",
    "        \"--router1-timeout\", str(ROUTER_TIMEOUT)\n",
    "    ]\n",
    "    \n",
    "    startTime = time.time()\n",
    "    \n",
    "    try:\n",
    "        print(f\"Running nextpnr for {cleanSourceName}: connectivity={connectivityFactor:.1f}, congestion={congestionFactor:.1f}\")\n",
    "        \n",
    "        # Set environment for subprocess\n",
    "        env = os.environ.copy()\n",
    "        result = subprocess.run(nextpnrCmd, capture_output=True, text=True, timeout=600, env=env)\n",
    "        endTime = time.time()\n",
    "        runtime = endTime - startTime\n",
    "        \n",
    "        success = result.returncode == 0\n",
    "        \n",
    "        # Analyze logs for detailed placement and routing failure information\n",
    "        logAnalysis = analyzeNextpnrLogs(result.stdout, result.stderr)\n",
    "        \n",
    "        # Note: synthesisSuccess should be determined from FABulous preprocessing, not nextpnr logs\n",
    "        # If we reach this point, synthesis was successful (otherwise we wouldn't have a valid JSON file)\n",
    "        # The actual synthesis success is tracked separately in the preprocessing stage\n",
    "        \n",
    "        return {\n",
    "            \"sourceFileName\": sourceFileName,\n",
    "            \"connectivityFactor\": connectivityFactor,\n",
    "            \"congestionFactor\": congestionFactor,\n",
    "            \"success\": success,\n",
    "            \"runtime\": runtime,\n",
    "            \"returnCode\": result.returncode,\n",
    "            \"stdout\": result.stdout,\n",
    "            \"stderr\": result.stderr,\n",
    "            \"outputJson\": str(outputJson) if success else None,\n",
    "            \"outputFasm\": str(outputFasm) if success else None,\n",
    "            \"timestamp\": timestamp,\n",
    "            # Add detailed placement and routing failure analysis\n",
    "            \"placementSuccess\": logAnalysis[\"placementSuccess\"],\n",
    "            \"routingSuccess\": logAnalysis[\"routingSuccess\"], \n",
    "            \"routingFailed\": logAnalysis[\"routingFailed\"],\n",
    "            \"arcQueueSize\": logAnalysis[\"arcQueueSize\"],\n",
    "            \"failureType\": logAnalysis[\"failureType\"],\n",
    "            \"errorDetails\": logAnalysis[\"errorDetails\"],\n",
    "            # Note: synthesisSuccess is handled separately in preprocessing stage\n",
    "            # If this function is called, synthesis preprocessing was successful\n",
    "            \"synthesisSuccess\": True,  # By reaching this point, synthesis JSON exists and is valid\n",
    "            \"synthesisError\": \"none\"   # No synthesis errors if we got to nextpnr stage\n",
    "        }\n",
    "        \n",
    "    except subprocess.TimeoutExpired:\n",
    "        endTime = time.time()\n",
    "        runtime = endTime - startTime\n",
    "        logger.warning(f\"nextpnr timed out for {cleanSourceName}: connectivity={connectivityFactor:.1f}, congestion={congestionFactor:.1f}\")\n",
    "        \n",
    "        return {\n",
    "            \"sourceFileName\": sourceFileName,\n",
    "            \"connectivityFactor\": connectivityFactor,\n",
    "            \"congestionFactor\": congestionFactor,\n",
    "            \"success\": False,\n",
    "            \"runtime\": runtime,\n",
    "            \"returnCode\": -1,\n",
    "            \"stdout\": \"\",\n",
    "            \"stderr\": \"Timeout\",\n",
    "            \"outputJson\": None,\n",
    "            \"outputFasm\": None,\n",
    "            \"timestamp\": timestamp,\n",
    "            # Add failure analysis fields for timeout case\n",
    "            \"placementSuccess\": False,\n",
    "            \"routingSuccess\": False,\n",
    "            \"routingFailed\": False,\n",
    "            \"arcQueueSize\": None,\n",
    "            \"failureType\": \"timeout\",\n",
    "            \"errorDetails\": \"Process timeout\",\n",
    "            \"synthesisSuccess\": True,  # Synthesis was successful if we got to nextpnr\n",
    "            \"synthesisError\": \"none\"\n",
    "        }\n",
    "    except Exception as e:\n",
    "        endTime = time.time()\n",
    "        runtime = endTime - startTime\n",
    "        print(f\"Error running nextpnr for {cleanSourceName}: {e}\")\n",
    "        \n",
    "        return {\n",
    "            \"sourceFileName\": sourceFileName,\n",
    "            \"connectivityFactor\": connectivityFactor,\n",
    "            \"congestionFactor\": congestionFactor,\n",
    "            \"success\": False,\n",
    "            \"runtime\": runtime,\n",
    "            \"returnCode\": -2,\n",
    "            \"stdout\": \"\",\n",
    "            \"stderr\": str(e),\n",
    "            \"outputJson\": None,\n",
    "            \"outputFasm\": None,\n",
    "            \"timestamp\": timestamp,\n",
    "            # Add failure analysis fields for exception case\n",
    "            \"placementSuccess\": False,\n",
    "            \"routingSuccess\": False,\n",
    "            \"routingFailed\": False,\n",
    "            \"arcQueueSize\": None,\n",
    "            \"failureType\": \"exception\",\n",
    "            \"errorDetails\": f\"Exception: {str(e)}\",\n",
    "            \"synthesisSuccess\": True,  # Synthesis was successful if we got to nextpnr\n",
    "            \"synthesisError\": \"none\"\n",
    "        }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "34eb2212",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Complete Pipeline: MLIR ‚Üí Verilog ‚Üí Synthesis ‚Üí Parameter Sweep\n",
    "# Integrated, maintainable pipeline with comprehensive stage tracking\n",
    "\n",
    "def run_complete_mlir_pipeline(mlir_src_path: Path) -> CompletePipelineResult:\n",
    "    \"\"\"\n",
    "    Run the complete MLIR ‚Üí Verilog ‚Üí Synthesis ‚Üí Parameter Sweep pipeline.\n",
    "    \n",
    "    Parameters\n",
    "    ----------\n",
    "    mlir_src_path : Path\n",
    "        Path to the source MLIR file\n",
    "        \n",
    "    Returns\n",
    "    -------\n",
    "    CompletePipelineResult\n",
    "        Complete pipeline result with comprehensive tracking\n",
    "    \"\"\"\n",
    "    import time\n",
    "    total_pipeline_start = time.time()\n",
    "    \n",
    "    print(f\"üöÄ Starting Complete MLIR Pipeline: {mlir_src_path.name}\")\n",
    "    print(\"=\" * 80)\n",
    "    \n",
    "    # Stage 1: MLIR ‚Üí Verilog Generation\n",
    "    print(f\"üîß Pipeline Stage 1: MLIR ‚Üí Verilog Generation\")\n",
    "    verilog_generation_result = run_complete_verilog_generation(mlir_src_path)\n",
    "    \n",
    "    if not verilog_generation_result.overall_success:\n",
    "        print(f\"‚ùå Verilog generation failed: {verilog_generation_result.primary_failure_type.value}\")\n",
    "        return CompletePipelineResult(\n",
    "            source_mlir_file=mlir_src_path.name,\n",
    "            verilog_generation=verilog_generation_result,\n",
    "            synthesis_result=SynthesisResult(\n",
    "                status=StageStatus.SKIPPED,\n",
    "                source_file=mlir_src_path.name,\n",
    "                error_message=\"Skipped due to Verilog generation failure\"\n",
    "            ),\n",
    "            parameter_results=[],\n",
    "            overall_success=False,\n",
    "            total_pipeline_runtime=time.time() - total_pipeline_start\n",
    "        )\n",
    "    \n",
    "    print(f\"‚úÖ Verilog generation completed: {len(verilog_generation_result.verilog_files)} files generated\")\n",
    "    \n",
    "    # For now, we'll process the first generated Verilog file for parameter sweep\n",
    "    # In the future, this could be extended to handle multiple files\n",
    "    if not verilog_generation_result.verilog_files:\n",
    "        print(f\"‚ùå No Verilog files generated\")\n",
    "        return CompletePipelineResult(\n",
    "            source_mlir_file=mlir_src_path.name,\n",
    "            verilog_generation=verilog_generation_result,\n",
    "            synthesis_result=SynthesisResult(\n",
    "                status=StageStatus.FAILED,\n",
    "                source_file=mlir_src_path.name,\n",
    "                error_type=\"no_verilog_files\",\n",
    "                error_message=\"No Verilog files were generated\"\n",
    "            ),\n",
    "            parameter_results=[],\n",
    "            overall_success=False,\n",
    "            total_pipeline_runtime=time.time() - total_pipeline_start\n",
    "        )\n",
    "    \n",
    "    # Use the first Verilog file for parameter sweep\n",
    "    primary_verilog_file = Path(verilog_generation_result.verilog_files[0])\n",
    "    \n",
    "    # Stage 2: Synthesis Preprocessing\n",
    "    print(f\"üîß Pipeline Stage 2: Synthesis Preprocessing\")\n",
    "    synthesis_result = run_fabulous_synthesis(primary_verilog_file)\n",
    "    \n",
    "    if synthesis_result.is_failed:\n",
    "        print(f\"‚ùå Synthesis failed: {synthesis_result.error_type}\")\n",
    "        return CompletePipelineResult(\n",
    "            source_mlir_file=mlir_src_path.name,\n",
    "            verilog_generation=verilog_generation_result,\n",
    "            synthesis_result=synthesis_result,\n",
    "            parameter_results=[],\n",
    "            overall_success=False,\n",
    "            total_pipeline_runtime=time.time() - total_pipeline_start\n",
    "        )\n",
    "    \n",
    "    print(f\"‚úÖ Synthesis completed successfully\")\n",
    "    \n",
    "    # Stage 3: Parameter Sweep\n",
    "    print(f\"üîß Pipeline Stage 3: Parameter Sweep\")\n",
    "    print(f\"üìä Running {len(grid)} parameter combinations...\")\n",
    "    \n",
    "    parameter_results: List[NextPNRResult] = []\n",
    "    \n",
    "    def run_single_parameter_combination(args: tuple) -> NextPNRResult:\n",
    "        \"\"\"Run a single parameter combination with logging\"\"\"\n",
    "        connectivity_factor, congestion_factor = args\n",
    "        \n",
    "        result = run_nextpnr_with_parameters(\n",
    "            connectivity_factor=connectivity_factor,\n",
    "            congestion_factor=congestion_factor, \n",
    "            synthesis_result=synthesis_result,\n",
    "            source_file_name=primary_verilog_file.name\n",
    "        )\n",
    "        \n",
    "        # Log result with clean stage summary\n",
    "        if result.overall_success:\n",
    "            print(f\"‚úÖ conn={connectivity_factor:.1f}, cong={congestion_factor:.1f} - {result.stage_summary} ({result.runtime:.2f}s)\")\n",
    "        else:\n",
    "            print(f\"‚ùå conn={connectivity_factor:.1f}, cong={congestion_factor:.1f} - {result.failure_type.value} ({result.stage_summary})\")\n",
    "        \n",
    "        return result\n",
    "\n",
    "    # Execute parameter combinations with controlled concurrency\n",
    "    max_workers = min(16, os.cpu_count() or 2)\n",
    "    \n",
    "    with concurrent.futures.ThreadPoolExecutor(max_workers=max_workers) as executor:\n",
    "        futures = [executor.submit(run_single_parameter_combination, args) for args in grid]\n",
    "        for future in concurrent.futures.as_completed(futures):\n",
    "            parameter_results.append(future.result())\n",
    "    \n",
    "    # Calculate overall success\n",
    "    successful_parameters = sum(1 for r in parameter_results if r.overall_success)\n",
    "    overall_success = successful_parameters > 0\n",
    "    total_pipeline_runtime = time.time() - total_pipeline_start\n",
    "    \n",
    "    result = CompletePipelineResult(\n",
    "        source_mlir_file=mlir_src_path.name,\n",
    "        verilog_generation=verilog_generation_result,\n",
    "        synthesis_result=synthesis_result,\n",
    "        parameter_results=parameter_results,\n",
    "        overall_success=overall_success,\n",
    "        total_pipeline_runtime=total_pipeline_runtime\n",
    "    )\n",
    "    \n",
    "    # Log comprehensive summary\n",
    "    print(f\"\\nüìä Complete Pipeline Summary for {mlir_src_path.name}:\")\n",
    "    print(f\"   üîß Verilog Generation: {verilog_generation_result.stage_summary}\")\n",
    "    print(f\"   üîß Synthesis: {'‚úÖ' if synthesis_result.is_success else '‚ùå'}\")\n",
    "    print(f\"   üìä Parameter Sweep: {successful_parameters}/{len(parameter_results)} successful\")\n",
    "    print(f\"   ‚ö° Total Pipeline Runtime: {total_pipeline_runtime:.2f}s\")\n",
    "    print(f\"   üéØ Overall Success: {'‚úÖ' if overall_success else '‚ùå'}\")\n",
    "    \n",
    "    return result\n",
    "\n",
    "def process_mlir_benchmarks_with_complete_pipeline() -> tuple[List[CompletePipelineResult], pd.DataFrame, pd.DataFrame]:\n",
    "    \"\"\"\n",
    "    Process all MLIR benchmarks through the complete pipeline.\n",
    "    \n",
    "    Returns\n",
    "    -------\n",
    "    tuple[List[CompletePipelineResult], pd.DataFrame, pd.DataFrame]\n",
    "        Complete pipeline results, Verilog generation DataFrame, and Parameter sweep DataFrame\n",
    "    \"\"\"\n",
    "    print(f\"üöÄ Starting Complete MLIR Pipeline Processing\")\n",
    "    print(f\"üìÅ Processing MLIR files from: {BENCHMARK_ROOT_DIR}\")\n",
    "    print(\"=\" * 80)\n",
    "    \n",
    "    # Find all MLIR files\n",
    "    mlir_files = list(BENCHMARK_ROOT_DIR.glob(\"*.mlir\"))\n",
    "    if not mlir_files:\n",
    "        print(f\"‚ùå No MLIR files found in {BENCHMARK_ROOT_DIR}\")\n",
    "        return [], pd.DataFrame(), pd.DataFrame()\n",
    "    \n",
    "    print(f\"üìä Found {len(mlir_files)} MLIR files to process\")\n",
    "    \n",
    "    # Process each MLIR file through the complete pipeline\n",
    "    complete_results: List[CompletePipelineResult] = []\n",
    "    all_verilog_results = []\n",
    "    all_parameter_results = []\n",
    "    \n",
    "    for file_index, mlir_file in enumerate(mlir_files, 1):\n",
    "        print(f\"\\nüìÑ [{file_index}/{len(mlir_files)}] Processing: {mlir_file.name}\")\n",
    "        print(\"-\" * 60)\n",
    "        \n",
    "        # Run complete pipeline\n",
    "        pipeline_result = run_complete_mlir_pipeline(mlir_file)\n",
    "        complete_results.append(pipeline_result)\n",
    "        \n",
    "        # Collect Verilog generation results\n",
    "        verilog_result_dict = pipeline_result.verilog_generation.to_dict()\n",
    "        verilog_result_dict['sourceMlirFile'] = mlir_file.name\n",
    "        all_verilog_results.append(verilog_result_dict)\n",
    "        \n",
    "        # Collect parameter results with metadata\n",
    "        for param_result in pipeline_result.parameter_results:\n",
    "            param_result_dict = param_result.to_dict()\n",
    "            param_result_dict['sourceMlirFile'] = mlir_file.name\n",
    "            param_result_dict['verilogGenerationSuccess'] = pipeline_result.verilog_generation.overall_success\n",
    "            param_result_dict['totalPipelineRuntime'] = pipeline_result.total_pipeline_runtime\n",
    "            all_parameter_results.append(param_result_dict)\n",
    "        \n",
    "        # Brief pause between files\n",
    "        if file_index < len(mlir_files):\n",
    "            time.sleep(2)\n",
    "    \n",
    "    # Create DataFrames\n",
    "    verilog_df = pd.DataFrame(all_verilog_results) if all_verilog_results else pd.DataFrame()\n",
    "    parameter_df = pd.DataFrame(all_parameter_results) if all_parameter_results else pd.DataFrame()\n",
    "    \n",
    "    # Print overall summary\n",
    "    print(f\"\\n\" + \"=\" * 80)\n",
    "    print(f\"üéØ COMPLETE PIPELINE SUMMARY\")\n",
    "    print(\"=\" * 80)\n",
    "    \n",
    "    total_files = len(complete_results)\n",
    "    verilog_successful = sum(1 for r in complete_results if r.verilog_generation.overall_success)\n",
    "    synthesis_successful = sum(1 for r in complete_results if r.synthesis_result.is_success)\n",
    "    parameter_successful = sum(1 for r in complete_results if r.overall_success)\n",
    "    \n",
    "    print(f\"üìä Processing Statistics:\")\n",
    "    print(f\"   üìÅ Total MLIR files: {total_files}\")\n",
    "    print(f\"   üîß Verilog generation successful: {verilog_successful}/{total_files} ({verilog_successful/total_files*100:.1f}%)\")\n",
    "    print(f\"   üîß Synthesis successful: {synthesis_successful}/{total_files} ({synthesis_successful/total_files*100:.1f}%)\")\n",
    "    print(f\"   üìä Parameter sweep successful: {parameter_successful}/{total_files} ({parameter_successful/total_files*100:.1f}%)\")\n",
    "    \n",
    "    if len(parameter_df) > 0:\n",
    "        total_param_runs = len(parameter_df)\n",
    "        successful_param_runs = parameter_df['success'].sum()\n",
    "        print(f\"   üéØ Total parameter runs: {successful_param_runs}/{total_param_runs} ({successful_param_runs/total_param_runs*100:.1f}%)\")\n",
    "    \n",
    "    # Failure analysis\n",
    "    if verilog_successful < total_files:\n",
    "        print(f\"\\nüîç Verilog Generation Failures:\")\n",
    "        verilog_failures = [r for r in complete_results if not r.verilog_generation.overall_success]\n",
    "        failure_types = {}\n",
    "        for failure in verilog_failures:\n",
    "            failure_type = failure.verilog_generation.primary_failure_type.value\n",
    "            failure_types[failure_type] = failure_types.get(failure_type, 0) + 1\n",
    "        \n",
    "        for failure_type, count in failure_types.items():\n",
    "            print(f\"      ‚Ä¢ {failure_type}: {count}\")\n",
    "    \n",
    "    print(f\"\\nüìã DataFrames Created:\")\n",
    "    print(f\"   üîß Verilog Generation: {len(verilog_df)} rows\")\n",
    "    print(f\"   üìä Parameter Sweep: {len(parameter_df)} rows\")\n",
    "    \n",
    "    return complete_results, verilog_df, parameter_df\n",
    "\n",
    "def create_benchmark_metadata_for_mlir(mlir_file: str) -> Dict[str, str]:\n",
    "    \"\"\"Create metadata for MLIR-based benchmark tracking\"\"\"\n",
    "    benchmark_name = Path(mlir_file).stem\n",
    "    \n",
    "    return {\n",
    "        \"benchmarkName\": benchmark_name,\n",
    "        \"mlirSource\": mlir_file,\n",
    "        \"pipelineType\": \"complete_mlir_pipeline\"\n",
    "    }\n",
    "\n",
    "print(\"‚úÖ Integrated complete MLIR ‚Üí Verilog ‚Üí Synthesis ‚Üí Parameter pipeline\")\n",
    "print(\"‚úÖ Added comprehensive result tracking across all stages\")\n",
    "print(\"‚úÖ Implemented maintainable pipeline orchestration with full visibility\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "2d775231",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Will process all 19 benchmarks with 37 total files\n",
      "Final selection: 19 benchmarks, 37 files to process\n"
     ]
    }
   ],
   "source": [
    "# Benchmark Selection Configuration\n",
    "# Leave empty to process all benchmarks, or specify a list of benchmark names to process only those\n",
    "\n",
    "# Examples:\n",
    "# selectedBenchmarks = []  # Process all benchmarks (default)\n",
    "# selectedBenchmarks = [\"aes_aes\", \"bfs_bulk\"]  # Process only these benchmarks\n",
    "# selectedBenchmarks = [name for name in benchmarkStructure.keys() if \"fft\" in name]  # Filter by name pattern\n",
    "\n",
    "selectedBenchmarks = []  # Default: process all benchmarks\n",
    "\n",
    "# Apply benchmark selection filter\n",
    "if selectedBenchmarks:\n",
    "    print(f\"Filtering to {len(selectedBenchmarks)} selected benchmarks:\")\n",
    "    filteredBenchmarkStructure = {}\n",
    "    filteredVerilogFiles = []\n",
    "    \n",
    "    for benchmarkName in selectedBenchmarks:\n",
    "        if benchmarkName in benchmarkStructure:\n",
    "            filteredBenchmarkStructure[benchmarkName] = benchmarkStructure[benchmarkName]\n",
    "            filteredVerilogFiles.extend(benchmarkStructure[benchmarkName])\n",
    "            print(f\"  - {benchmarkName}: {len(benchmarkStructure[benchmarkName])} files\")\n",
    "        else:\n",
    "            logger.warning(f\"  - {benchmarkName}: NOT FOUND\")\n",
    "    \n",
    "    # Update the structures to use\n",
    "    benchmarkStructure = filteredBenchmarkStructure  \n",
    "    availableVerilogFiles = filteredVerilogFiles\n",
    "    \n",
    "    if not filteredVerilogFiles:\n",
    "        logger.warning(\"No files matched the selection criteria!\")\n",
    "else:\n",
    "    print(f\"Will process all {len(benchmarkStructure)} benchmarks with {len(availableVerilogFiles)} total files\")\n",
    "\n",
    "# Final check\n",
    "if not availableVerilogFiles:\n",
    "    logger.warning(\"No Verilog files available for processing!\")\n",
    "    if VERILOG_OUTPUT_DIR.exists():\n",
    "        print(f\"Contents of {VERILOG_OUTPUT_DIR}:\")\n",
    "        for item in VERILOG_OUTPUT_DIR.iterdir():\n",
    "            print(f\"  - {item.name}\")\n",
    "    else:\n",
    "        print(f\"Directory {VERILOG_OUTPUT_DIR} does not exist!\")\n",
    "        \n",
    "print(f\"Final selection: {len(benchmarkStructure)} benchmarks, {len(availableVerilogFiles)} files to process\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "384eec8d",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Main execution with unified pipeline\n",
    "mlir_files = [\n",
    "    \"/home/kelvin/FABulous_fork/benchmarks/example1/example1.mlir\",\n",
    "    \"/home/kelvin/FABulous_fork/benchmarks/example2/example2.mlir\",\n",
    "    \"/home/kelvin/FABulous_fork/benchmarks/example3/example3.mlir\"\n",
    "]\n",
    "\n",
    "# Run complete pipeline for all MLIR files\n",
    "complete_results = process_mlir_benchmarks(mlir_files)\n",
    "\n",
    "print(f\"\\n=== Complete Pipeline Results ===\")\n",
    "print(f\"Total files processed: {len(complete_results)}\")\n",
    "\n",
    "# Display summary statistics\n",
    "successful_complete = sum(1 for r in complete_results if r.overall_success)\n",
    "print(f\"Successfully completed full pipeline: {successful_complete}/{len(complete_results)}\")\n",
    "\n",
    "# Stage-wise success rates\n",
    "verilog_success = sum(1 for r in complete_results if r.verilog_pipeline.success)\n",
    "synthesis_success = sum(1 for r in complete_results if r.synthesis_result.success)\n",
    "pnr_success = sum(1 for r in complete_results if any(p.success for p in r.parameter_results))\n",
    "\n",
    "print(f\"Verilog generation success: {verilog_success}/{len(complete_results)}\")\n",
    "print(f\"Synthesis success: {synthesis_success}/{len(complete_results)}\")\n",
    "print(f\"Parameter sweep success: {pnr_success}/{len(complete_results)}\")\n",
    "\n",
    "# Display detailed results for each file\n",
    "for result in complete_results:\n",
    "    print(f\"\\n--- {os.path.basename(result.source_file)} ---\")\n",
    "    print(f\"Overall success: {result.overall_success}\")\n",
    "    print(f\"Primary failure: {result.primary_failure_type.value}\")\n",
    "    print(f\"Total runtime: {result.total_runtime:.2f}s\")\n",
    "    \n",
    "    # Stage details\n",
    "    vp = result.verilog_pipeline\n",
    "    print(f\"  Verilog Pipeline: {'‚úì' if vp.success else '‚úó'} ({vp.runtime:.2f}s)\")\n",
    "    print(f\"    MLIR Opt: {vp.mlir_optimization_time:.2f}s\")\n",
    "    print(f\"    Loop Extract: {vp.loop_extraction_time:.2f}s\") \n",
    "    print(f\"    FUTIL Gen: {vp.futil_generation_time:.2f}s\")\n",
    "    if vp.loops_found is not None:\n",
    "        print(f\"    Loops found: {vp.loops_found}\")\n",
    "    \n",
    "    print(f\"  Synthesis: {'‚úì' if result.synthesis_result.success else '‚úó'} ({result.synthesis_result.runtime:.2f}s)\")\n",
    "    \n",
    "    if result.parameter_results:\n",
    "        successful_params = sum(1 for p in result.parameter_results if p.success)\n",
    "        print(f\"  Parameter sweep: {successful_params}/{len(result.parameter_results)} configs\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6fd61637",
   "metadata": {},
   "source": [
    "## 7. Interactive Dashboard\n",
    "\n",
    "Interactive dashboard for exploring results across different Verilog files with combined analysis and file-specific views."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "2fd0457f",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Enhanced Interactive Dashboard for Unified Pipeline\n",
    "import ipywidgets as widgets\n",
    "from IPython.display import display, clear_output\n",
    "import pandas as pd\n",
    "import matplotlib.pyplot as plt\n",
    "import seaborn as sns\n",
    "\n",
    "def create_pipeline_dashboard(complete_results: List[CompletePipelineResult]):\n",
    "    \"\"\"Enhanced dashboard for unified pipeline analysis\"\"\"\n",
    "    \n",
    "    # Create UI components\n",
    "    file_selector = widgets.Dropdown(\n",
    "        options=[(os.path.basename(r.source_file), i) for i, r in enumerate(complete_results)],\n",
    "        description='MLIR File:',\n",
    "        style={'description_width': 'initial'}\n",
    "    )\n",
    "    \n",
    "    view_selector = widgets.Dropdown(\n",
    "        options=[\n",
    "            ('Pipeline Overview', 'overview'),\n",
    "            ('Stage Details', 'stages'),\n",
    "            ('Parameter Analysis', 'parameters'),\n",
    "            ('Performance Metrics', 'performance'),\n",
    "            ('Failure Analysis', 'failures')\n",
    "        ],\n",
    "        description='View:',\n",
    "        value='overview'\n",
    "    )\n",
    "    \n",
    "    output_area = widgets.Output()\n",
    "    \n",
    "    def update_display(change=None):\n",
    "        with output_area:\n",
    "            clear_output(wait=True)\n",
    "            \n",
    "            selected_idx = file_selector.value\n",
    "            view_type = view_selector.value\n",
    "            result = complete_results[selected_idx]\n",
    "            \n",
    "            if view_type == 'overview':\n",
    "                display_pipeline_overview(result)\n",
    "            elif view_type == 'stages':\n",
    "                display_stage_details(result)\n",
    "            elif view_type == 'parameters':\n",
    "                display_parameter_analysis(result)\n",
    "            elif view_type == 'performance':\n",
    "                display_performance_metrics(result)\n",
    "            elif view_type == 'failures':\n",
    "                display_failure_analysis(result)\n",
    "    \n",
    "    # Connect event handlers\n",
    "    file_selector.observe(update_display, names='value')\n",
    "    view_selector.observe(update_display, names='value')\n",
    "    \n",
    "    # Display dashboard\n",
    "    dashboard = widgets.VBox([\n",
    "        widgets.HBox([file_selector, view_selector]),\n",
    "        output_area\n",
    "    ])\n",
    "    display(dashboard)\n",
    "    \n",
    "    # Initial display\n",
    "    update_display()\n",
    "\n",
    "def display_pipeline_overview(result: CompletePipelineResult):\n",
    "    \"\"\"Display high-level pipeline overview\"\"\"\n",
    "    print(f\"=== Pipeline Overview: {os.path.basename(result.source_file)} ===\")\n",
    "    print(f\"Overall Success: {'‚úì PASS' if result.overall_success else '‚úó FAIL'}\")\n",
    "    print(f\"Primary Failure Type: {result.primary_failure_type.value}\")\n",
    "    print(f\"Total Runtime: {result.total_runtime:.2f}s\")\n",
    "    print()\n",
    "    \n",
    "    # Stage success summary\n",
    "    vp = result.verilog_pipeline\n",
    "    stages = [\n",
    "        (\"Verilog Pipeline\", vp.success),\n",
    "        (\"Synthesis\", result.synthesis_result.success),\n",
    "    ]\n",
    "    \n",
    "    print(\"Stage Success Summary:\")\n",
    "    for stage_name, success in stages:\n",
    "        status = \"‚úì PASS\" if success else \"‚úó FAIL\"\n",
    "        print(f\"  {stage_name:20} {status}\")\n",
    "    \n",
    "    if result.parameter_results:\n",
    "        successful_params = sum(1 for p in result.parameter_results if p.success)\n",
    "        print(f\"  Parameter Sweep     {successful_params}/{len(result.parameter_results)} configs passed\")\n",
    "    \n",
    "    # Detailed Verilog pipeline breakdown\n",
    "    if not vp.success and vp.failure_stage:\n",
    "        print(f\"\\nVerilog Pipeline failed at: {vp.failure_stage.value}\")\n",
    "    else:\n",
    "        print(f\"\\nVerilog Pipeline stages:\")\n",
    "        print(f\"  MLIR Optimization: {vp.mlir_optimization_time:.2f}s\")\n",
    "        print(f\"  Loop Extraction: {vp.loop_extraction_time:.2f}s\")\n",
    "        print(f\"  FUTIL Generation: {vp.futil_generation_time:.2f}s\")\n",
    "        if vp.loops_found is not None:\n",
    "            print(f\"  Loops found: {vp.loops_found}\")\n",
    "    \n",
    "    # Create visual pipeline flow\n",
    "    fig, ax = plt.subplots(1, 1, figsize=(10, 3))\n",
    "    stage_names = [s[0] for s in stages]\n",
    "    stage_status = [1 if s[1] else 0 for s in stages]\n",
    "    \n",
    "    colors = ['green' if s else 'red' for s in stage_status]\n",
    "    bars = ax.barh(range(len(stage_names)), [1]*len(stage_names), color=colors, alpha=0.7)\n",
    "    \n",
    "    ax.set_yticks(range(len(stage_names)))\n",
    "    ax.set_yticklabels(stage_names)\n",
    "    ax.set_xlim(0, 1)\n",
    "    ax.set_xlabel('Pipeline Flow')\n",
    "    ax.set_title(f'Pipeline Stages: {os.path.basename(result.source_file)}')\n",
    "    \n",
    "    for i, (bar, success) in enumerate(zip(bars, stage_status)):\n",
    "        ax.text(0.5, i, '‚úì' if success else '‚úó', ha='center', va='center', \n",
    "                fontsize=12, fontweight='bold', color='white')\n",
    "    \n",
    "    plt.tight_layout()\n",
    "    plt.show()\n",
    "\n",
    "def display_stage_details(result: CompletePipelineResult):\n",
    "    \"\"\"Display detailed information for each stage\"\"\"\n",
    "    print(f\"=== Stage Details: {os.path.basename(result.source_file)} ===\")\n",
    "    \n",
    "    vp = result.verilog_pipeline\n",
    "    \n",
    "    # Verilog Pipeline Details\n",
    "    print(\"1. Verilog Generation Pipeline:\")\n",
    "    print(f\"   Overall Success: {'‚úì' if vp.success else '‚úó'}\")\n",
    "    print(f\"   Total Runtime: {vp.runtime:.2f}s\")\n",
    "    print(f\"   MLIR Optimization: {vp.mlir_optimization_time:.2f}s\")\n",
    "    print(f\"   Loop Extraction: {vp.loop_extraction_time:.2f}s\")\n",
    "    print(f\"   FUTIL Generation: {vp.futil_generation_time:.2f}s\")\n",
    "    \n",
    "    if vp.loops_found is not None:\n",
    "        print(f\"   Loops Found: {vp.loops_found}\")\n",
    "    if vp.optimized_mlir_file:\n",
    "        print(f\"   Optimized MLIR: {os.path.basename(vp.optimized_mlir_file)}\")\n",
    "    if vp.futil_file:\n",
    "        print(f\"   FUTIL File: {os.path.basename(vp.futil_file)}\")\n",
    "    if vp.verilog_files:\n",
    "        print(f\"   Verilog Files: {len(vp.verilog_files)} generated\")\n",
    "        for vf in vp.verilog_files:\n",
    "            print(f\"     - {os.path.basename(vf)}\")\n",
    "    \n",
    "    if not vp.success:\n",
    "        print(f\"   Failure Stage: {vp.failure_stage.value if vp.failure_stage else 'unknown'}\")\n",
    "        if vp.error_message:\n",
    "            print(f\"   Error: {vp.error_message}\")\n",
    "    print()\n",
    "    \n",
    "    # Synthesis Details\n",
    "    print(\"2. Synthesis (FABulous):\")\n",
    "    print(f\"   Success: {'‚úì' if result.synthesis_result.success else '‚úó'}\")\n",
    "    print(f\"   Runtime: {result.synthesis_result.runtime:.2f}s\")\n",
    "    if result.synthesis_result.verilog_file:\n",
    "        print(f\"   Processed Verilog: {os.path.basename(result.synthesis_result.verilog_file)}\")\n",
    "    if result.synthesis_result.error_message:\n",
    "        print(f\"   Error: {result.synthesis_result.error_message}\")\n",
    "\n",
    "def display_parameter_analysis(result: CompletePipelineResult):\n",
    "    \"\"\"Display parameter sweep analysis\"\"\"\n",
    "    if not result.parameter_results:\n",
    "        print(\"No parameter sweep results available\")\n",
    "        return\n",
    "        \n",
    "    print(f\"=== Parameter Analysis: {os.path.basename(result.source_file)} ===\")\n",
    "    \n",
    "    # Convert to DataFrame for analysis\n",
    "    param_data = []\n",
    "    for param_result in result.parameter_results:\n",
    "        row = {\n",
    "            'config_id': param_result.config_id,\n",
    "            'success': param_result.success,\n",
    "            'runtime': param_result.runtime,\n",
    "            'failure_type': param_result.failure_type.value if param_result.failure_type else 'none'\n",
    "        }\n",
    "        \n",
    "        # Add placement/routing metrics if available\n",
    "        if param_result.placement_info:\n",
    "            row.update(param_result.placement_info)\n",
    "        if param_result.routing_info:\n",
    "            row.update(param_result.routing_info)\n",
    "            \n",
    "        param_data.append(row)\n",
    "    \n",
    "    df = pd.DataFrame(param_data)\n",
    "    \n",
    "    # Summary statistics\n",
    "    total_configs = len(df)\n",
    "    successful_configs = df['success'].sum()\n",
    "    print(f\"Total Configurations: {total_configs}\")\n",
    "    print(f\"Successful Configurations: {successful_configs}\")\n",
    "    print(f\"Success Rate: {successful_configs/total_configs*100:.1f}%\")\n",
    "    print()\n",
    "    \n",
    "    # Failure analysis\n",
    "    if successful_configs < total_configs:\n",
    "        print(\"Failure Types:\")\n",
    "        failure_counts = df[~df['success']]['failure_type'].value_counts()\n",
    "        for failure_type, count in failure_counts.items():\n",
    "            print(f\"  {failure_type}: {count}\")\n",
    "        print()\n",
    "    \n",
    "    # Performance analysis for successful configs\n",
    "    if successful_configs > 0:\n",
    "        successful_df = df[df['success']]\n",
    "        print(\"Performance Statistics (Successful Configs):\")\n",
    "        print(f\"  Average Runtime: {successful_df['runtime'].mean():.2f}s\")\n",
    "        print(f\"  Runtime Range: {successful_df['runtime'].min():.2f}s - {successful_df['runtime'].max():.2f}s\")\n",
    "        \n",
    "        # Plot runtime distribution\n",
    "        fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(12, 4))\n",
    "        \n",
    "        # Success rate pie chart\n",
    "        ax1.pie([successful_configs, total_configs - successful_configs], \n",
    "                labels=['Success', 'Failure'], autopct='%1.1f%%',\n",
    "                colors=['green', 'red'], alpha=0.7)\n",
    "        ax1.set_title('Configuration Success Rate')\n",
    "        \n",
    "        # Runtime histogram\n",
    "        if successful_configs > 1:\n",
    "            ax2.hist(successful_df['runtime'], bins=min(10, successful_configs), \n",
    "                    alpha=0.7, color='blue')\n",
    "            ax2.set_xlabel('Runtime (seconds)')\n",
    "            ax2.set_ylabel('Count')\n",
    "            ax2.set_title('Runtime Distribution (Successful Configs)')\n",
    "        \n",
    "        plt.tight_layout()\n",
    "        plt.show()\n",
    "\n",
    "def display_performance_metrics(result: CompletePipelineResult):\n",
    "    \"\"\"Display performance metrics across all stages\"\"\"\n",
    "    print(f\"=== Performance Metrics: {os.path.basename(result.source_file)} ===\")\n",
    "    \n",
    "    vp = result.verilog_pipeline\n",
    "    \n",
    "    # Collect stage runtimes\n",
    "    stage_runtimes = {\n",
    "        'MLIR Optimization': vp.mlir_optimization_time,\n",
    "        'Loop Extraction': vp.loop_extraction_time,\n",
    "        'FUTIL Generation': vp.futil_generation_time,\n",
    "        'Synthesis': result.synthesis_result.runtime,\n",
    "    }\n",
    "    \n",
    "    if result.parameter_results:\n",
    "        param_runtimes = [p.runtime for p in result.parameter_results if p.success]\n",
    "        if param_runtimes:\n",
    "            stage_runtimes['Parameter Sweep (avg)'] = sum(param_runtimes) / len(param_runtimes)\n",
    "    \n",
    "    print(\"Stage Runtimes:\")\n",
    "    total_time = sum(stage_runtimes.values())\n",
    "    for stage, runtime in stage_runtimes.items():\n",
    "        percentage = (runtime / total_time) * 100 if total_time > 0 else 0\n",
    "        print(f\"  {stage:25} {runtime:6.2f}s ({percentage:4.1f}%)\")\n",
    "    \n",
    "    print(f\"\\nTotal Pipeline Time: {result.total_runtime:.2f}s\")\n",
    "    \n",
    "    # Create performance visualization\n",
    "    fig, (ax1, ax2) = plt.subplots(1, 2, figsize=(14, 5))\n",
    "    \n",
    "    # Stage runtime bar chart\n",
    "    stages = list(stage_runtimes.keys())\n",
    "    runtimes = list(stage_runtimes.values())\n",
    "    \n",
    "    bars = ax1.bar(range(len(stages)), runtimes, alpha=0.7)\n",
    "    ax1.set_xticks(range(len(stages)))\n",
    "    ax1.set_xticklabels(stages, rotation=45, ha='right')\n",
    "    ax1.set_ylabel('Runtime (seconds)')\n",
    "    ax1.set_title('Stage Runtimes')\n",
    "    \n",
    "    # Add value labels on bars\n",
    "    for bar, runtime in zip(bars, runtimes):\n",
    "        height = bar.get_height()\n",
    "        ax1.text(bar.get_x() + bar.get_width()/2., height,\n",
    "                f'{runtime:.2f}s', ha='center', va='bottom')\n",
    "    \n",
    "    # Runtime pie chart\n",
    "    ax2.pie(runtimes, labels=stages, autopct='%1.1f%%', startangle=90)\n",
    "    ax2.set_title('Runtime Distribution')\n",
    "    \n",
    "    plt.tight_layout()\n",
    "    plt.show()\n",
    "\n",
    "def display_failure_analysis(result: CompletePipelineResult):\n",
    "    \"\"\"Display detailed failure analysis\"\"\"\n",
    "    print(f\"=== Failure Analysis: {os.path.basename(result.source_file)} ===\")\n",
    "    \n",
    "    if result.overall_success:\n",
    "        print(\"‚úì Pipeline completed successfully - no failures to analyze\")\n",
    "        return\n",
    "    \n",
    "    print(f\"Primary Failure Type: {result.primary_failure_type.value}\")\n",
    "    print()\n",
    "    \n",
    "    # Verilog pipeline failure analysis\n",
    "    vp = result.verilog_pipeline\n",
    "    if not vp.success:\n",
    "        print(\"Verilog Pipeline Failure:\")\n",
    "        print(f\"  Failed at stage: {vp.failure_stage.value if vp.failure_stage else 'unknown'}\")\n",
    "        if vp.error_message:\n",
    "            print(f\"  Error: {vp.error_message}\")\n",
    "        print(f\"  Runtime before failure: {vp.runtime:.2f}s\")\n",
    "        print()\n",
    "    \n",
    "    # Synthesis failure analysis\n",
    "    if not result.synthesis_result.success:\n",
    "        print(\"Synthesis Failure:\")\n",
    "        if result.synthesis_result.error_message:\n",
    "            print(f\"  Error: {result.synthesis_result.error_message}\")\n",
    "        print(f\"  Runtime: {result.synthesis_result.runtime:.2f}s\")\n",
    "        print()\n",
    "    \n",
    "    # Parameter sweep failures\n",
    "    if result.parameter_results:\n",
    "        failed_params = [p for p in result.parameter_results if not p.success]\n",
    "        if failed_params:\n",
    "            print(f\"Parameter Sweep Failures: {len(failed_params)}/{len(result.parameter_results)} configs\")\n",
    "            \n",
    "            # Group by failure type\n",
    "            failure_groups = {}\n",
    "            for param in failed_params:\n",
    "                failure_type = param.failure_type.value if param.failure_type else 'unknown'\n",
    "                if failure_type not in failure_groups:\n",
    "                    failure_groups[failure_type] = []\n",
    "                failure_groups[failure_type].append(param)\n",
    "            \n",
    "            for failure_type, params in failure_groups.items():\n",
    "                print(f\"  {failure_type}: {len(params)} configs\")\n",
    "                if params[0].error_message:\n",
    "                    print(f\"    Example error: {params[0].error_message[:100]}...\")\n",
    "\n",
    "# Create the enhanced dashboard\n",
    "if 'complete_results' in globals() and complete_results:\n",
    "    print(\"Creating Enhanced Pipeline Dashboard...\")\n",
    "    create_pipeline_dashboard(complete_results)\n",
    "else:\n",
    "    print(\"No complete pipeline results available. Run the pipeline first.\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "FABulous_fork",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
