Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 14:59:22 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    97 |
|    Minimum number of control sets                        |    97 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    97 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    82 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           23 |
| Yes          | No                    | No                     |            2505 |          633 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------+-------------------+------------------+----------------+
| Clock Signal |               Enable Signal              |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------+-------------------+------------------+----------------+
|  clk         | fsm5/fsm5_write_en                       |                   |                2 |              2 |
|  clk         | fsm1/fsm1_write_en                       |                   |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                       |                   |                1 |              2 |
|  clk         | fsm/fsm_write_en                         |                   |                1 |              2 |
|  clk         | fsm6/out[1]_i_1__8_n_0                   |                   |                1 |              2 |
|  clk         | fsm8/out[2]_i_1__5_n_0                   |                   |                2 |              3 |
|  clk         | fsm3/out[2]_i_1__3_n_0                   |                   |                1 |              3 |
|  clk         | fsm7/fsm7_write_en                       |                   |                1 |              3 |
|  clk         | fsm4/fsm4_write_en                       |                   |                1 |              3 |
|  clk         | fsm2/fsm2_write_en                       |                   |                1 |              3 |
|  clk         | fsm8/E[0]                                |                   |                1 |              4 |
|  clk         | fsm4/done_reg[0]                         |                   |                1 |              4 |
|  clk         | fsm4/E[0]                                |                   |                2 |              4 |
|  clk         | fsm8/out_reg[1]_1[0]                     |                   |                1 |              4 |
|  clk         | fsm0/i0_write_en                         | fsm0/done_reg     |                2 |              4 |
|  clk         | fsm5/out_reg[0]_20                       |                   |               30 |             32 |
|  clk         | fsm5/out_reg[0]_19                       |                   |               32 |             32 |
|  clk         | fsm5/out_reg[0]_15                       |                   |               32 |             32 |
|  clk         | fsm5/out_reg[0]_18                       |                   |               29 |             32 |
|  clk         | fsm5/out_reg[0]_17                       |                   |               29 |             32 |
|  clk         | fsm5/out_reg[0]_16                       |                   |               31 |             32 |
|  clk         | fsm5/out_reg[1]_6                        |                   |               31 |             32 |
|  clk         | fsm5/out_reg[0]_21                       |                   |               30 |             32 |
|  clk         | fsm5/out_reg[0]_22                       |                   |               32 |             32 |
|  clk         | fsm5/out_reg[0]_6                        |                   |               31 |             32 |
|  clk         | fsm5/out_reg[0]_7                        |                   |               30 |             32 |
|  clk         | fsm5/out_reg[0]_8                        |                   |               31 |             32 |
|  clk         | fsm5/out_reg[0]_9                        |                   |               32 |             32 |
|  clk         | fsm5/out_reg[1]_10                       |                   |               30 |             32 |
|  clk         | fsm5/out_reg[1]_3                        |                   |               32 |             32 |
|  clk         | fsm5/out_reg[1]_4                        |                   |               29 |             32 |
|  clk         | fsm5/out_reg[1]_5                        |                   |               29 |             32 |
|  clk         | fsm5/out_reg[2]_0                        |                   |               30 |             32 |
|  clk         | fsm1/x0_write_en                         |                   |                2 |             32 |
|  clk         | par_done_reg/y0_write_en                 |                   |                2 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en          |                   |                7 |             32 |
|  clk         | A_read1_0/A_read1_0_write_en             |                   |               17 |             32 |
|  clk         | x_int_read0_0/x_int_read0_0_write_en     |                   |                7 |             32 |
|  clk         | tmp_int_read0_0/tmp_int_read0_0_write_en |                   |               11 |             32 |
|  clk         | x_sh_read0_0/x_sh_read0_0_write_en       |                   |                7 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en          |                   |               12 |             32 |
|  clk         | fsm/A_int_read0_0_write_en               |                   |               25 |             32 |
|  clk         | fsm5/out_reg[0]_13                       |                   |               28 |             32 |
|  clk         | fsm2/A_read0_0_write_en                  |                   |               19 |             32 |
|  clk         | fsm2/out_reg[0]_4                        |                   |               10 |             32 |
|  clk         | fsm2/x_read0_0_write_en                  |                   |                8 |             32 |
|  clk         | fsm3/y0_0_write_en                       |                   |               13 |             32 |
|  clk         | fsm5/A_sh_read0_0_write_en               |                   |                9 |             32 |
|  clk         | fsm5/out_reg[0]_10                       |                   |               30 |             32 |
|  clk         | fsm5/out_reg[0]_11                       |                   |               31 |             32 |
|  clk         | fsm5/out_reg[0]_12                       |                   |               32 |             32 |
|  clk         | fsm5/out_reg[3]_20                       |                   |               31 |             32 |
|  clk         | fsm5/out_reg[3]_11                       |                   |               30 |             32 |
|  clk         | fsm5/out_reg[3]_12                       |                   |               29 |             32 |
|  clk         | fsm5/out_reg[3]_13                       |                   |               31 |             32 |
|  clk         | fsm5/out_reg[3]_14                       |                   |               31 |             32 |
|  clk         | fsm5/out_reg[3]_15                       |                   |               31 |             32 |
|  clk         | fsm5/out_reg[3]_16                       |                   |               31 |             32 |
|  clk         | fsm5/out_reg[3]_17                       |                   |               30 |             32 |
|  clk         | fsm5/out_reg[3]_18                       |                   |               29 |             32 |
|  clk         | fsm5/out_reg[3]_19                       |                   |               26 |             32 |
|  clk         | fsm5/out_reg[3]_2                        |                   |               30 |             32 |
|  clk         | fsm5/out_reg[1]_8                        |                   |               27 |             32 |
|  clk         | fsm5/out_reg[3]_21                       |                   |               30 |             32 |
|  clk         | fsm5/out_reg[3]_22                       |                   |               30 |             32 |
|  clk         | fsm5/out_reg[3]_3                        |                   |               30 |             32 |
|  clk         | fsm5/out_reg[3]_4                        |                   |               29 |             32 |
|  clk         | fsm5/out_reg[3]_5                        |                   |               30 |             32 |
|  clk         | fsm5/out_reg[3]_6                        |                   |               28 |             32 |
|  clk         | fsm5/out_reg[3]_7                        |                   |               29 |             32 |
|  clk         | fsm5/out_reg[3]_8                        |                   |               32 |             32 |
|  clk         | fsm5/out_reg[3]_9                        |                   |               30 |             32 |
|  clk         | fsm7/y_sh_read0_0_write_en               |                   |                9 |             32 |
|  clk         | fsm5/out_reg[3]_1                        |                   |               29 |             32 |
|  clk         | fsm5/out_reg[1]_7                        |                   |               31 |             32 |
|  clk         | fsm5/out_reg[1]_9                        |                   |               27 |             32 |
|  clk         | fsm5/out_reg[2]_1                        |                   |               30 |             32 |
|  clk         | fsm5/out_reg[2]_10                       |                   |               30 |             32 |
|  clk         | fsm5/out_reg[2]_11                       |                   |               30 |             32 |
|  clk         | fsm5/out_reg[2]_12                       |                   |               27 |             32 |
|  clk         | fsm5/out_reg[2]_13                       |                   |               31 |             32 |
|  clk         | fsm5/out_reg[2]_14                       |                   |               30 |             32 |
|  clk         | fsm5/out_reg[2]_15                       |                   |               27 |             32 |
|  clk         | fsm5/out_reg[2]_2                        |                   |               31 |             32 |
|  clk         | fsm5/out_reg[2]_3                        |                   |               29 |             32 |
|  clk         | fsm5/out_reg[2]_4                        |                   |               30 |             32 |
|  clk         | fsm5/out_reg[2]_5                        |                   |               30 |             32 |
|  clk         | fsm5/out_reg[2]_6                        |                   |               31 |             32 |
|  clk         | fsm5/out_reg[2]_7                        |                   |               31 |             32 |
|  clk         | fsm5/out_reg[2]_8                        |                   |               31 |             32 |
|  clk         | fsm5/out_reg[2]_9                        |                   |               29 |             32 |
|  clk         | fsm5/out_reg[3]                          |                   |               30 |             32 |
|  clk         | fsm5/out_reg[3]_0                        |                   |               31 |             32 |
|  clk         | fsm5/out_reg[3]_10                       |                   |               28 |             32 |
|  clk         |                                          | mult_pipe0/p_0_in |               14 |             51 |
|  clk         |                                          | mult_pipe1/p_0_in |                9 |             51 |
|  clk         |                                          |                   |               30 |             62 |
+--------------+------------------------------------------+-------------------+------------------+----------------+


