<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: Class Index</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.5</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classes.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">Class Index</div></div>
</div><!--header-->
<div class="contents">
<div class="qindex"><a class="qindex" href="#letter_A">A</a>&#160;|&#160;<a class="qindex" href="#letter_B">B</a>&#160;|&#160;<a class="qindex" href="#letter_C">C</a>&#160;|&#160;<a class="qindex" href="#letter_D">D</a>&#160;|&#160;<a class="qindex" href="#letter_E">E</a>&#160;|&#160;<a class="qindex" href="#letter_F">F</a>&#160;|&#160;<a class="qindex" href="#letter_G">G</a>&#160;|&#160;<a class="qindex" href="#letter_I">I</a>&#160;|&#160;<a class="qindex" href="#letter_K">K</a>&#160;|&#160;<a class="qindex" href="#letter_L">L</a>&#160;|&#160;<a class="qindex" href="#letter_M">M</a>&#160;|&#160;<a class="qindex" href="#letter_N">N</a>&#160;|&#160;<a class="qindex" href="#letter_P">P</a>&#160;|&#160;<a class="qindex" href="#letter_Q">Q</a>&#160;|&#160;<a class="qindex" href="#letter_R">R</a>&#160;|&#160;<a class="qindex" href="#letter_S">S</a>&#160;|&#160;<a class="qindex" href="#letter_T">T</a>&#160;|&#160;<a class="qindex" href="#letter_U">U</a>&#160;|&#160;<a class="qindex" href="#letter_W">W</a>&#160;|&#160;<a class="qindex" href="#letter_X">X</a></div>
<div class="classindex">
<dl class="classindex even">
<dt class="alphachar"><a id="letter_A" name="letter_A">A</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1arch__attr__t_3_01gpu__arch_1_1Xe_01_4.html">arch_attr_t&lt; gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01arch__tag___01_4_005391a9a4952ed415a4e9242642e12322.html">epilogue_t&lt; epilogue_policy_default&lt; arch_tag_ &gt;, tile_shape_, mem_desc_c_t_, std::enable_if_t&lt;((arch_tag_==gpu_arch::Xe))&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_8eb7326f9d8da73bac3d150095054c82.html">epilogue_t&lt; epilogue_policy_quant_op&lt; tile_op_t_, quant_op_t_, arch_tag_ &gt;, tile_shape_, mem_desc_c_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_0de348bda25f9da25bf3eca93c0832150.html">epilogue_t&lt; epilogue_policy_tile_op&lt; tile_op_t_, arch_tag_ &gt;, tile_shape_, mem_desc_c_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__unaligned_3_01arch__tag___01_4_38e79df152c7ddfc78719e1921bd3b2d.html">epilogue_t&lt; epilogue_policy_unaligned&lt; arch_tag_ &gt;, tile_shape_, mem_desc_c_t_, std::enable_if_t&lt;((arch_tag_==gpu_arch::Xe))&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00_b6781e6821f4c914e56c1ef267ea713c.html">gemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, arch_tag_ &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00_599262ccf18f04e133d74c4a974d06bd.html">gemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, arch_tag_ &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__int4__dequantize__xmx_3_01compute__acf9b43220207453ad713d63892782860.html">gemm_t&lt; compute_policy_int4_dequantize_xmx&lt; compute_attr_, perf_tuning_knob_, dtype_scale_, dtype_zero_pt_, dequant_s_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__unaligned__xmx_3_01compute__attr___0e0b9f20f2dabdde1eb2e8bb82097ad05.html">gemm_t&lt; compute_policy_unaligned_xmx&lt; compute_attr_, perf_tuning_knob_, arch_tag_ &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1mask__gen__t_1_1arguments__t.html">mask_gen_t::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01arch__tag_00_0af1fbee22a074994eb57529cdcce6689.html">pre_processing_default_t&lt; tile_shape_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01arch8e8f3aba7375a1b9c9a97fefe152c2b5.html">pre_processing_matA_neg_filter_t&lt; tile_shape_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__aaf2e5f57374d834d9b2f561be05ddd8c.html">softmax_t&lt; softmax_policy_bwd&lt; dtype_in_, dtype_acc_, gpu_arch::Xe &gt;, tile_shape_ &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arc1ca9e3f8a02e7a4314cb145131d3c75.html">softmax_t&lt; softmax_policy_fwd&lt; dtype_acc_, gpu_arch::Xe &gt;, tile_shape_ &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1batch__gemm__t_1_1arguments__t.html">batch_gemm_t::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__block_3_01wg__num__n___d1b29b02735459ddd3d8f4d9fabc49d6.html">gemm_universal_t&lt; dispatch_policy_block&lt; wg_num_n_, arch_tag_ &gt;, gemm_t_, epilogue_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__default_3_01arch__tag__bd52a277943595c6da3a6ccdd95221c7.html">gemm_universal_t&lt; dispatch_policy_default&lt; arch_tag_ &gt;, gemm_t_, epilogue_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__int4__dequantize__kslic145ab1e0d8e7d3b79b0efcf6282af327.html">gemm_universal_t&lt; dispatch_policy_int4_dequantize_kslicing&lt; num_global_kslicing_, num_local_kslicing_, gpu_arch::Xe &gt;, gemm_t_, epilogue_t_ &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__kslicing_3_01num__globa1fdc35b3a7d351203962b58c0b2b4043.html">gemm_universal_t&lt; dispatch_policy_kslicing&lt; num_global_kslicing_, num_local_kslicing_, arch_tag_ &gt;, gemm_t_, epilogue_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__streamK_3_01gpu__arch_173a0e6728b2be9708191d190fc20e1d8.html">gemm_universal_t&lt; dispatch_policy_streamK&lt; gpu_arch::Xe &gt;, gemm_t_, epilogue_t_ &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w8c870e0747f737257129382bb64d56e0.html">layer_norm_bwd_t&lt; dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe, ln_bwd_fused_op_ &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w678e01627b39f80350d654b1d9c8f6b0.html">layer_norm_fwd_t&lt; dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, store_for_bwd_, gpu_arch::Xe, ln_fwd_fused_op_ &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01eee9a0dbc5ed89980f008e699edc33af.html">xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t_1_1arguments__t.html">xetla_mha_attn_reg_bwd_t::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t_1_1arguments__t.html">xetla_mha_attn_reg_fwd_t::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html">xetla_mha_core_attn_bwd_t::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html">xetla_mha_core_attn_fwd_t::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01d703f0733f6648ba84e612999daf0ef3.html">xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1780afa17fdc1174e36f76b2920619d92.html">bias_add_op_t&lt; dtype_bias_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask___00_01arch__tag_00_01std_1_1enee3539dc232fdf3c036b2069fe05d30e.html">dropout_op_t&lt; dtype_mask_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__streamK__t_3_01reduce__kind___00_01dtype19cd1fffc43084cc1c789f2e9a43a36e.html">elemwise_reduce_op_streamK_t&lt; reduce_kind_, dtype_in_, gpu_arch::Xe &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind___00_01dtype__in___00e5d4cfd1e9512cdc150f925b7deaf77d.html">elemwise_reduce_op_t&lt; reduce_kind_, dtype_in_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in___00_01arch__tag_00_01std_1_1en6f092fcc213242e930c3bf7c4b2329ca.html">gelu_bwd_op_t&lt; dtype_in_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__op__t_1_1arguments__t.html">gelu_fwd_op_t::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out___00_01arch__tag_00_01std_1b84f1cfce7b1a04d642ee38a73b86d2e.html">gelu_fwd_w_op_t&lt; dtype_out_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1none__op__t_1_1arguments__t.html">none_op_t::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1polynomial__op__t_1_1arguments__t.html">polynomial_op_t::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale___00_01arch__tag_00_01ste43d019284433d0f70dab6bb837a3837.html">quant_op_t&lt; dtype_offset_scale_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1relu__op__t_1_1arguments__t.html">relu_op_t::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask___00_01arch__tag_00_01std_12ae25cb8dba0afb7827e00dc697e3c7.html">rng_dropout_op_t&lt; dtype_mask_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in___00_01arch__tag_00_01std_1_18b6b54ab4a0ba5cab369b7bde94a97e3.html">scalar_mul_op_t&lt; dtype_in_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1sigmoid__op__t_1_1arguments__t.html">sigmoid_op_t::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tanh__op__t_1_1arguments__t.html">tanh_op_t::arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structxetla__softmax__fwd__t_1_1arguments__t.html">xetla_softmax_fwd_t::arguments_t</a></dd></dl>
<dl class="classindex odd">
<dt class="alphachar"><a id="letter_B" name="letter_B">B</a></dt>
<dd><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1batch__gemm__t.html">batch_gemm_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t.html">bias_add_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1bias__add__op__t_3_01dtype__bias___00_01arch__tag_00_01std_1_1dbcaa0c9d44a4c7046d7d326c9a41dfd.html">bias_add_op_t&lt; dtype_bias_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1core_1_1block__2d.html">block_2d</a> (<a class="el" href="namespacegpu_1_1xetla_1_1core.html">gpu::xetla::core</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1block__2d.html">block_2d</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1core_1_1block__2d_3_01gpu__arch_1_1Xe_00_01T_01_4.html">block_2d&lt; gpu_arch::Xe, T &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1core.html">gpu::xetla::core</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1block__2d_3_01gpu__arch_1_1Xe_00_01T_01_4.html">block_2d&lt; gpu_arch::Xe, T &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd></dl>
<dl class="classindex even">
<dt class="alphachar"><a id="letter_C" name="letter_C">C</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t.html">chained_tile_op_arg_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1chained__tile__op__arg__t_3_01idx_00_01curr__args__t_00_01remain__args__t_8_8_8_01_4.html">chained_tile_op_arg_t&lt; idx, curr_args_t, remain_args_t... &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1chained__tile__op__t.html">chained_tile_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1detail_1_1check__2d__block__pitch__alignment.html">check_2d_block_pitch_alignment</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group_1_1detail.html">gpu::xetla::group::detail</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm_3_01gpu__arch_1_1Xe_01_4_1_1default__fpu_1_1check__dtype__default.html">gemm&lt; gpu_arch::Xe &gt;::default_fpu::check_dtype_default</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm_3_01gpu__arch_1_1Xe_01_4_1_1default__xmx_1_1check__dtype__default.html">gemm&lt; gpu_arch::Xe &gt;::default_xmx::check_dtype_default</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__load.html">check_load</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__load_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4.html">check_load&lt; gpu_arch::Xe, dtype, mem_dtype &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1check__load__type.html">check_load_type</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup_1_1detail.html">gpu::xetla::subgroup::detail</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm_3_01gpu__arch_1_1Xe_01_4_1_1default__fpu_1_1check__memory__default.html">gemm&lt; gpu_arch::Xe &gt;::default_fpu::check_memory_default</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm_3_01gpu__arch_1_1Xe_01_4_1_1default__xmx_1_1check__memory__default.html">gemm&lt; gpu_arch::Xe &gt;::default_xmx::check_memory_default</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1check__prefetch__type.html">check_prefetch_type</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup_1_1detail.html">gpu::xetla::subgroup::detail</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__store.html">check_store</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__store_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4.html">check_store&lt; gpu_arch::Xe, dtype, mem_dtype &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1check__store__type.html">check_store_type</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup_1_1detail.html">gpu::xetla::subgroup::detail</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm_3_01gpu__arch_1_1Xe_01_4_1_1default__fpu_1_1check__tile__size__default.html">gemm&lt; gpu_arch::Xe &gt;::default_fpu::check_tile_size_default</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm_3_01gpu__arch_1_1Xe_01_4_1_1default__xmx_1_1check__tile__size__default.html">gemm&lt; gpu_arch::Xe &gt;::default_xmx::check_tile_size_default</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">compute_attr_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu.html">compute_policy_default_fpu</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__fpu_3_01compute__attr___00_01perf__tuni47256acf2d5985beff28b2772c102b96.html">compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">compute_policy_default_xmx</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_3_01compute__attr___00_01perf__tuni99772a0774107d5e4cbc4d748cebc11b.html">compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__int4__dequantize__xmx.html">compute_policy_int4_dequantize_xmx</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__int4__dequantize__xmx_3_01compute__attr___00_01p7b1e16dedc509103289b93f481925e4b.html">compute_policy_int4_dequantize_xmx&lt; compute_attr_, perf_tuning_knob_, dtype_scale_, dtype_zero_pt_, dequant_s_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__unaligned__xmx.html">compute_policy_unaligned_xmx</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1compute__policy__unaligned__xmx_3_01compute__attr___00_01perf__tu74fed7bc368edfe05fa7510f4b2e2cd3.html">compute_policy_unaligned_xmx&lt; compute_attr_, perf_tuning_knob_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t.html">cooperative_reduce_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01maf870da62a66a97645bea3be36350f7fb.html">cooperative_reduce_t&lt; reduce_kind, tile_shape_, matAcc_t, 1, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1cooperative__reduce__t_3_01reduce__kind_00_01tile__shape___00_01mac02497fd2f41eaf843c8266c909e0dbe.html">cooperative_reduce_t&lt; reduce_kind, tile_shape_, matAcc_t, num_cooperative_wg, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd></dl>
<dl class="classindex odd">
<dt class="alphachar"><a id="letter_D" name="letter_D">D</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1data__transformer__attr__t.html">data_transformer_attr_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm_3_01gpu__arch_1_1Xe_01_4_1_1default__fpu.html">gemm&lt; gpu_arch::Xe &gt;::default_fpu</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm_3_01gpu__arch_1_1Xe_01_4_1_1default__xmx.html">gemm&lt; gpu_arch::Xe &gt;::default_xmx</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__block.html">dispatch_policy_block</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__default.html">dispatch_policy_default</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__int4__dequantize__kslicing.html">dispatch_policy_int4_dequantize_kslicing</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__kslicing.html">dispatch_policy_kslicing</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1dispatch__policy__streamK.html">dispatch_policy_streamK</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1dropout__fwd__t.html">dropout_fwd_t</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1dropout__op__t.html">dropout_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1dropout__op__t_3_01dtype__mask___00_01arch__tag_00_01std_1_1en135ff9b7c867d5db3c53e2c26e85a94f.html">dropout_op_t&lt; dtype_mask_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd></dl>
<dl class="classindex even">
<dt class="alphachar"><a id="letter_E" name="letter_E">E</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__streamK__t.html">elemwise_reduce_op_streamK_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__streamK__t_3_01reduce__kind___00_01dtype48504cd0c44b0af3c32097feb528bd67.html">elemwise_reduce_op_streamK_t&lt; reduce_kind_, dtype_in_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t.html">elemwise_reduce_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__t_3_01reduce__kind___00_01dtype__in___0000aff90b87f89c56f96d72d3fdd6c878.html">elemwise_reduce_op_t&lt; reduce_kind_, dtype_in_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1epilogue__policy__default.html">epilogue_policy_default</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1epilogue__policy__quant__op.html">epilogue_policy_quant_op</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1epilogue__policy__tile__op.html">epilogue_policy_tile_op</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1epilogue__policy__unaligned.html">epilogue_policy_unaligned</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html">epilogue_streamK_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1epilogue__t.html">epilogue_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__default_3_01arch__tag___01_4_00_3da973e4eeb6c3d1f9850a29fc2742a3.html">epilogue_t&lt; epilogue_policy_default&lt; arch_tag_ &gt;, tile_shape_, mem_desc_c_t_, std::enable_if_t&lt;((arch_tag_==gpu_arch::Xe))&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__quant__op_3_01tile__op__t___00_06b663aba960061f97b173f444bae37fc.html">epilogue_t&lt; epilogue_policy_quant_op&lt; tile_op_t_, quant_op_t_, arch_tag_ &gt;, tile_shape_, mem_desc_c_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__tile__op_3_01tile__op__t___00_012baad58cf2049dd9c5a08e4c33c824b1.html">epilogue_t&lt; epilogue_policy_tile_op&lt; tile_op_t_, arch_tag_ &gt;, tile_shape_, mem_desc_c_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1epilogue__t_3_01epilogue__policy__unaligned_3_01arch__tag___01_4_0f9b8db79e061048fa53f846a863429de.html">epilogue_t&lt; epilogue_policy_unaligned&lt; arch_tag_ &gt;, tile_shape_, mem_desc_c_t_, std::enable_if_t&lt;((arch_tag_==gpu_arch::Xe))&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd></dl>
<dl class="classindex odd">
<dt class="alphachar"><a id="letter_F" name="letter_F">F</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1FastDivMod.html">FastDivMod</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structfused__config__t.html">fused_config_t</a></dd></dl>
<dl class="classindex even">
<dt class="alphachar"><a id="letter_G" name="letter_G">G</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd.html">gcd</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup_1_1detail.html">gpu::xetla::subgroup::detail</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1gcd_3_01a_00_010_01_4.html">gcd&lt; a, 0 &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup_1_1detail.html">gpu::xetla::subgroup::detail</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t.html">gelu_bwd_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__bwd__op__t_3_01dtype__in___00_01arch__tag_00_01std_1_1en7672939b47ac8b17b06b2adf4cf43de8.html">gelu_bwd_op_t&lt; dtype_in_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__op__t.html">gelu_fwd_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t.html">gelu_fwd_w_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1gelu__fwd__w__op__t_3_01dtype__out___00_01arch__tag_00_01std_11f174e6062044376a8645efcfbb1d883.html">gelu_fwd_w_op_t&lt; dtype_out_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm.html">gemm</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1gemm_3_01gpu__arch_1_1Xe_01_4.html">gemm&lt; gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__selector__t.html">gemm_selector_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_00be636de447c4242c4fe7bd43a434215.html">gemm_selector_t&lt; dtype_a, dtype_b, mem_layout_a, mem_layout_b, mem_space_a, mem_space_b, alignment_a, alignment_b, dtype_acc, tile_shape, k_stride, mma_engine::fpu, arch_tag, stages, sync_freq, std::enable_if_t&lt; detail::check_2d_block_pitch_alignment&lt; dtype_a, dtype_b, alignment_a, alignment_b, arch_tag &gt;::value &gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_079b8d9560755178dd2907ce4c8205666.html">gemm_selector_t&lt; dtype_a, dtype_b, mem_layout_a, mem_layout_b, mem_space_a, mem_space_b, alignment_a, alignment_b, dtype_acc, tile_shape, k_stride, mma_engine::xmx, arch_tag, stages, sync_freq, std::enable_if_t&lt; detail::check_2d_block_pitch_alignment&lt; dtype_a, dtype_b, alignment_a, alignment_b, arch_tag &gt;::value &gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__selector__t_3_01dtype__a_00_01dtype__b_00_01mem__layout__a_0488ec0a0d1bc71533b403702f23930d3.html">gemm_selector_t&lt; dtype_a, dtype_b, mem_layout_a, mem_layout_b, mem_space_a, mem_space_b, alignment_a, alignment_b, dtype_acc, tile_shape, k_stride, mma_engine::xmx, arch_tag, stages, sync_freq, std::enable_if_t&lt;!detail::check_2d_block_pitch_alignment&lt; dtype_a, dtype_b, alignment_a, alignment_b, arch_tag &gt;::value &gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t.html">gemm_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__default__fpu_3_01compute__attr___00_0607d15755d432fd8d4c7e418a2e9cbf4.html">gemm_t&lt; compute_policy_default_fpu&lt; compute_attr_, perf_tuning_knob_, arch_tag_ &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__default__xmx_3_01compute__attr___00_0d5831ad38f25a1b5f2e834de3d6956d5.html">gemm_t&lt; compute_policy_default_xmx&lt; compute_attr_, perf_tuning_knob_, arch_tag_ &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__int4__dequantize__xmx_3_01compute__at39fee55bd55562861c58529b7fe30902.html">gemm_t&lt; compute_policy_int4_dequantize_xmx&lt; compute_attr_, perf_tuning_knob_, dtype_scale_, dtype_zero_pt_, dequant_s_, gpu_arch::Xe &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_ &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1gemm__t_3_01compute__policy__unaligned__xmx_3_01compute__attr___001f70dc8874f6d153a9abd6d3c8897351.html">gemm_t&lt; compute_policy_unaligned_xmx&lt; compute_attr_, perf_tuning_knob_, arch_tag_ &gt;, tile_shape_, mem_desc_a_t_, mem_desc_b_t_, pre_processing_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t.html">gemm_universal_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__block_3_01wg__num__n___094f72e349d4f5fdee43630290c55ffc2.html">gemm_universal_t&lt; dispatch_policy_block&lt; wg_num_n_, arch_tag_ &gt;, gemm_t_, epilogue_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__default_3_01arch__tag___ff84390f2fc708b1e0c9f9866e201133.html">gemm_universal_t&lt; dispatch_policy_default&lt; arch_tag_ &gt;, gemm_t_, epilogue_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__int4__dequantize__kslicib2baf49ff827fd0dcc8b538d67ba0277.html">gemm_universal_t&lt; dispatch_policy_int4_dequantize_kslicing&lt; num_global_kslicing_, num_local_kslicing_, gpu_arch::Xe &gt;, gemm_t_, epilogue_t_ &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__kslicing_3_01num__globaladc6b615b75ea587a2e6de4e1736d7d2.html">gemm_universal_t&lt; dispatch_policy_kslicing&lt; num_global_kslicing_, num_local_kslicing_, arch_tag_ &gt;, gemm_t_, epilogue_t_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__streamK_3_01gpu__arch_1_9738749912effa36ab82eb302cae7288.html">gemm_universal_t&lt; dispatch_policy_streamK&lt; gpu_arch::Xe &gt;, gemm_t_, epilogue_t_ &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1core_1_1general__1d.html">general_1d</a> (<a class="el" href="namespacegpu_1_1xetla_1_1core.html">gpu::xetla::core</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1general__1d.html">general_1d</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1core_1_1general__1d_3_01gpu__arch_1_1Xe_00_01T_01_4.html">general_1d&lt; gpu_arch::Xe, T &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1core.html">gpu::xetla::core</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1kernel_1_1general__1d_3_01gpu__arch_1_1Xe_00_01T_01_4.html">general_1d&lt; gpu_arch::Xe, T &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__ab5a920ee52ce6ba0689e24d1285f5566.html">softmax_t&lt; softmax_policy_bwd&lt; dtype_in_, dtype_acc_, gpu_arch::Xe &gt;, tile_shape_ &gt;::get_barrier_count</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__ar7588689606780024e885d76ccdd3efc5.html">softmax_t&lt; softmax_policy_fwd&lt; dtype_acc_, gpu_arch::Xe &gt;, tile_shape_ &gt;::get_barrier_count</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wc6027ac29965333ffa97f8b5703c2982.html">layer_norm_bwd_t&lt; dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe, ln_bwd_fused_op_ &gt;::get_barrier_count</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wd08696fa56c321e029984c701d4f5730.html">layer_norm_fwd_t&lt; dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, store_for_bwd_, gpu_arch::Xe, ln_fwd_fused_op_ &gt;::get_barrier_count</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_015454549f3796976cb10fe3722d61088d.html">xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt;::get_barrier_count</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01ef61a28dd8e024a554c3d6b6a7c91b5a.html">xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;::get_barrier_count</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1get__load__block__size__auto.html">get_load_block_size_auto</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1get__load__block__size__auto_3_01dtype_00_01tile__size__x_00_043561ddbe884fdfdc5805813b0293052.html">get_load_block_size_auto&lt; dtype, tile_size_x, tile_size_y, gpu_arch::Xe, mem_layout::row_major, reg_layout::tiled &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__a41429c63d93cb078a73a411866c2d1db.html">softmax_t&lt; softmax_policy_bwd&lt; dtype_in_, dtype_acc_, gpu_arch::Xe &gt;, tile_shape_ &gt;::get_slm_size</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__ara933eeb15d678005bf66882086c74f5d.html">softmax_t&lt; softmax_policy_fwd&lt; dtype_acc_, gpu_arch::Xe &gt;, tile_shape_ &gt;::get_slm_size</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wd8d91116cddf28aca893d04fd21e65d8.html">layer_norm_bwd_t&lt; dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe, ln_bwd_fused_op_ &gt;::get_slm_size</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w1fae1b1d7e31ebc935e4665707a2f860.html">layer_norm_fwd_t&lt; dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, store_for_bwd_, gpu_arch::Xe, ln_fwd_fused_op_ &gt;::get_slm_size</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_01999440d6b40b8e03d91fb5048cb93856.html">xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt;::get_slm_size</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_012cbcb158999a8b0a10ed2f46addec6df.html">xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;::get_slm_size</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1get__store__block__size__auto.html">get_store_block_size_auto</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1get__store__block__size__auto_3_01dtype_00_01tile__size__x_00_7188bde0744e02dc2363bd5e8a330d24.html">get_store_block_size_auto&lt; dtype, tile_size_x, tile_size_y, gpu_arch::Xe, mem_layout::row_major, reg_layout::tiled &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1get__uint__type.html">get_uint_type</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__load_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4_1_1global__1d.html">check_load&lt; gpu_arch::Xe, dtype, mem_dtype &gt;::global_1d</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__store_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4_1_1global__1d.html">check_store&lt; gpu_arch::Xe, dtype, mem_dtype &gt;::global_1d</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__load_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4_1_1global__2d.html">check_load&lt; gpu_arch::Xe, dtype, mem_dtype &gt;::global_2d</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__store_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4_1_1global__2d.html">check_store&lt; gpu_arch::Xe, dtype, mem_dtype &gt;::global_2d</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__store_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4_1_1global__atomic.html">check_store&lt; gpu_arch::Xe, dtype, mem_dtype &gt;::global_atomic</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1global__atomic__oob__check__off__tag.html">global_atomic_oob_check_off_tag</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1global__atomic__oob__check__on__tag.html">global_atomic_oob_check_on_tag</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1global__reduce__t.html">global_reduce_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1global__reduce__t_3_01reduce__op_1_1sum_00_01tile__shape__acc___0020b1b0c7949684410e683d16f56c4ce4.html">global_reduce_t&lt; reduce_op::sum, tile_shape_acc_, tile_shape_cnt_, mem_desc_acc_t_, mem_desc_cnt_t_, 1, counter_size_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1global__reduce__t_3_01reduce__op_1_1sum_00_01tile__shape__acc___0028bb5985022f807549f0ba9db49ff505.html">global_reduce_t&lt; reduce_op::sum, tile_shape_acc_, tile_shape_cnt_, mem_desc_acc_t_, mem_desc_cnt_t_, num_group_reduction, counter_size, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t.html">group_reduce_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_011_00_01is__all91388879f880ff2671715a7c4fe8af7c.html">group_reduce_t&lt; T, SZ, N, Op, 1, is_all_reduce, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__reduce__t_3_01T_00_01SZ_00_01N_00_01Op_00_01N__SG_00_01is_312e6f1fad2d403551d4a5a4b4ddfc07.html">group_reduce_t&lt; T, SZ, N, Op, N_SG, is_all_reduce, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t.html">group_row_reduce_store_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01d1fe9e626bc4adc90fe46288676b32cb.html">group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, 1, max_simd_len, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1group__row__reduce__store__t_3_01dtype__acc_00_01dtype__out_00_01f2ea596db41d958c37b7a7a52caa0906.html">group_row_reduce_store_t&lt; dtype_acc, dtype_out, row_size, wg_size_x, wg_size_y, max_simd_len, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgru__config__t.html">gru_config_t</a></dd><dd><a class="el" href="structgru__layer.html">gru_layer</a></dd></dl>
<dl class="classindex odd">
<dt class="alphachar"><a id="letter_I" name="letter_I">I</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1int4x2.html">int4x2</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structsycl_1_1is__device__copyable_3_01T_00_01std_1_1enable__if__t_3_01gpu_1_1xetla_1_1is__host_cf13af5cc49ff51c2d56dc67f2e77257.html">is_device_copyable&lt; T, std::enable_if_t&lt; gpu::xetla::is_host_callable&lt; T &gt;::value &gt; &gt;</a> (<a class="el" href="namespacesycl.html">sycl</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1is__host__callable.html">is_host_callable</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1is__host__callable_3_01T_00_01std_1_1enable__if__t_3_01T_1_1host__callable_0a_0atrue_01_4_01_4.html">is_host_callable&lt; T, std::enable_if_t&lt; T::host_callable==true &gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1is__internal__type.html">is_internal_type</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1is__internal__type_3_01int4x2_01_4.html">is_internal_type&lt; int4x2 &gt;</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd></dl>
<dl class="classindex even">
<dt class="alphachar"><a id="letter_K" name="letter_K">K</a></dt>
<dd><a class="el" href="structkernel__xcoder__gru__fusion.html">kernel_xcoder_gru_fusion</a></dd></dl>
<dl class="classindex odd">
<dt class="alphachar"><a id="letter_L" name="letter_L">L</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__attr__t.html">layer_norm_attr_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t.html">layer_norm_bwd_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__bwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w5e223ea0bd3a3851e47c460f10bccc84.html">layer_norm_bwd_t&lt; dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe, ln_bwd_fused_op_ &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t.html">layer_norm_fwd_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__wf6b635a4d65490f92949ed8f8e6c9766.html">layer_norm_fwd_t&lt; dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, store_for_bwd_, gpu_arch::Xe, ln_fwd_fused_op_ &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__arguments__t.html">ln_bwd_fused_op_arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t.html">ln_bwd_fused_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1bias__dropout__cb4d0474e0a28c140fa444d1da09a494.html">ln_bwd_fused_op_t&lt; ln_bwd_fused_kind::bias_dropout_resAdd_ln, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout_00_85855d35f221cf3a31c3a01f77253cdf.html">ln_bwd_fused_op_t&lt; ln_bwd_fused_kind::ln_dropout, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__bwd__fused__kind_1_1ln__dropout__gra92c7b1e7d0db3d047617e99aa09b9df.html">ln_bwd_fused_op_t&lt; ln_bwd_fused_kind::ln_dropout_gradAdd, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__bwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___b59b7c4dd4da8b28b7c493261d10e46c.html">ln_bwd_fused_op_t&lt; ln_fused_op_kind_, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__arguments__t.html">ln_fwd_fused_op_arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t.html">ln_fwd_fused_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fused__op__kind___00_01dtype__in___d9ef3e21b9ea10bf2a0134a87c3add4a.html">ln_fwd_fused_op_t&lt; ln_fused_op_kind_, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__dropout__7bd6ac5d5274c089bfc0bfda44480c4d.html">ln_fwd_fused_op_t&lt; ln_fwd_fused_kind::bias_dropout_resAdd_ln, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1bias__rng__dropf3eeeee8529b0a6363a01d09fe71097b.html">ln_fwd_fused_op_t&lt; ln_fwd_fused_kind::bias_rng_dropout_resAdd_ln, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__dropout_00_34050c7e3cd4aeb73d90116cb43adeb3.html">ln_fwd_fused_op_t&lt; ln_fwd_fused_kind::ln_dropout, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1ln__fwd__fused__op__t_3_01ln__fwd__fused__kind_1_1ln__rng__dropou7cd6e677abcfc7a2bed3e7feb170def7.html">ln_fwd_fused_op_t&lt; ln_fwd_fused_kind::ln_rng_dropout, dtype_in_, dtype_out_, dtype_acc_, layer_norm_attr_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1load__store__attr__t.html">load_store_attr_t</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1load__store__attr__t_3_01msg__type_1_1block__2d_00_01gpu__arch_1_1Xe_01_4.html">load_store_attr_t&lt; msg_type::block_2d, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__load_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4_1_1local__1d.html">check_load&lt; gpu_arch::Xe, dtype, mem_dtype &gt;::local_1d</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__store_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4_1_1local__1d.html">check_store&lt; gpu_arch::Xe, dtype, mem_dtype &gt;::local_1d</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__load_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4_1_1local__scatter.html">check_load&lt; gpu_arch::Xe, dtype, mem_dtype &gt;::local_scatter</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__store_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4_1_1local__scatter.html">check_store&lt; gpu_arch::Xe, dtype, mem_dtype &gt;::local_scatter</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__store_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4_1_1local__scatter__vnni__col.html">check_store&lt; gpu_arch::Xe, dtype, mem_dtype &gt;::local_scatter_vnni_col</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd></dl>
<dl class="classindex even">
<dt class="alphachar"><a id="letter_M" name="letter_M">M</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1mask__gen__t.html">mask_gen_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1mem__base__t.html">mem_base_t</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1global_01_4.html">mem_base_t&lt; dtype_, mem_space::global &gt;</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1mem__base__t_3_01dtype___00_01mem__space_1_1local_01_4.html">mem_base_t&lt; dtype_, mem_space::local &gt;</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1mem__coord__t.html">mem_coord_t</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1mem__coord__t_3_012_01_4.html">mem_coord_t&lt; 2 &gt;</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1mem__desc__t_3_01dtype___00_01layout___00_01space___00_012_01_4.html">mem_desc_t&lt; dtype_, layout_, space_, 2 &gt;</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">mem_payload_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1c438e86515df4bc264e46cd788a66951.html">mem_payload_t&lt; dtype_, tile_desc_, msg_type::atomic_add, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1af764f5b79b79ec089c3643c9e2efaaf.html">mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1609fac76bb4ec98fffe268fabb64ba60.html">mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_1d, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1a714a568de68751a2c1618b45d0219ea.html">mem_payload_t&lt; dtype_, tile_desc_, msg_type::block_2d, mem_layout_, mem_space::global, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_12160caa5437d2dee0f4ba40bf2822721.html">mem_payload_t&lt; dtype_, tile_desc_, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc___00_01msg__type_1200c52cffa9d26b2bbab425a56d96092.html">mem_payload_t&lt; dtype_, tile_desc_, msg_type::unaligned_2d, mem_layout::row_major, mem_space::global, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__size_db7b20d0bf35c2dd224837af6b201855.html">mem_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout::vnni_tiled_col_major &gt;, msg_type::scatter, mem_layout::row_major, mem_space::local, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1mem__shape__t.html">mem_shape_t</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1mem__shape__t_3_012_01_4.html">mem_shape_t&lt; 2 &gt;</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1mma__attr__t.html">mma_attr_t</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1mma__attr__t_3_01gpu__arch_1_1Xe_01_4.html">mma_attr_t&lt; gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1msg__type__query.html">msg_type_query</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd></dl>
<dl class="classindex odd">
<dt class="alphachar"><a id="letter_N" name="letter_N">N</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1native__type.html">native_type</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1native__type_3_01int4x2_01_4.html">native_type&lt; int4x2 &gt;</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2.html">NextPowerOf2</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup_1_1detail.html">gpu::xetla::subgroup::detail</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01false_01_4.html">NextPowerOf2&lt; N, K, false &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup_1_1detail.html">gpu::xetla::subgroup::detail</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1detail_1_1NextPowerOf2_3_01N_00_01K_00_01true_01_4.html">NextPowerOf2&lt; N, K, true &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup_1_1detail.html">gpu::xetla::subgroup::detail</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1none__op__t.html">none_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd></dl>
<dl class="classindex even">
<dt class="alphachar"><a id="letter_P" name="letter_P">P</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w1874b19073e1f423699cbfc0c66a9c60.html">layer_norm_fwd_t&lt; dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, store_for_bwd_, gpu_arch::Xe, ln_fwd_fused_op_ &gt;::parallel_mu_m2_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1layer__norm__fwd__t_3_01dtype__x___00_01dtype__y___00_01dtype__w34b86ab2795b16851d713a3deae4a27a.html">layer_norm_fwd_t&lt; dtype_x_, dtype_y_, dtype_weight_, dtype_acc_, layer_norm_attr_, store_for_bwd_, gpu_arch::Xe, ln_fwd_fused_op_ &gt;::parallel_mu_m2_t&lt; T, 1, N &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">perf_tuning_knob_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1polynomial__op__t.html">polynomial_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_default_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1pre__processing__default__t_3_01tile__shape___00_01arch__tag_00_013e7e9287cf4e42f53915424921bb2256.html">pre_processing_default_t&lt; tile_shape_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">pre_processing_matA_neg_filter_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_3_01tile__shape___00_01arch_3f269232e8814e5747b4e6ab262f8b4f.html">pre_processing_matA_neg_filter_t&lt; tile_shape_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t.html">prefetch_payload_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc___00_01mem__l56f08d7503a8802aa8699f083e97ab7a.html">prefetch_payload_t&lt; dtype_, tile_desc_, mem_layout_, mem_space::local, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__29f9c05dca72a8cf396a7d9515729ff5.html">prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, 1, block_size_x_, 1, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1prefetch__payload__t_3_01dtype___00_01tile__desc__t_3_01tile__8127dc13de69bdcf85d9743a98c4d20a.html">prefetch_payload_t&lt; dtype_, tile_desc_t&lt; tile_size_x_, tile_size_y_, block_size_x_, block_size_y_, reg_layout_ &gt;, mem_layout_, mem_space::global, num_coop_sg_, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd></dl>
<dl class="classindex odd">
<dt class="alphachar"><a id="letter_Q" name="letter_Q">Q</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1quant__op__t.html">quant_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1quant__op__t_3_01dtype__offset__scale___00_01arch__tag_00_01stfeac1ceeca115b5addb31791534a9f6a.html">quant_op_t&lt; dtype_offset_scale_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd></dl>
<dl class="classindex even">
<dt class="alphachar"><a id="letter_R" name="letter_R">R</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1register__attr__t.html">register_attr_t</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1register__attr__t_3_01grf__num__mode_00_01gpu__arch_1_1Xe_01_4.html">register_attr_t&lt; grf_num_mode, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1relu__op__t.html">relu_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t.html">rng_dropout_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1rng__dropout__op__t_3_01dtype__mask___00_01arch__tag_00_01std_98ef1dfaa7ec5ca2453d42b15a92962d.html">rng_dropout_op_t&lt; dtype_mask_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1row__reduction__attr__t.html">row_reduction_attr_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t.html">row_reduction_fused_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01fused__op__kind___00_01dtype__inf93d2b0c91f6c4d3d0687dc6743768bc.html">row_reduction_fused_op_t&lt; fused_op_kind_, dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__6377f80bb195328d444af2dd5e7849c7.html">row_reduction_fused_op_t&lt; reduction_fused_kind::bias_dropout_bwd, dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1row__reduction__fused__op__t_3_01reduction__fused__kind_1_1bias__c0f9f338d5e993265bcff2430f6030ee.html">row_reduction_fused_op_t&lt; reduction_fused_kind::bias_gelu_w_bwd, dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd></dl>
<dl class="classindex odd">
<dt class="alphachar"><a id="letter_S" name="letter_S">S</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t.html">scalar_mul_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1scalar__mul__op__t_3_01dtype__in___00_01arch__tag_00_01std_1_13caec7b7690d37ec3ee7910311eb7560.html">scalar_mul_op_t&lt; dtype_in_, arch_tag, std::enable_if_t&lt;(arch_tag==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1sigmoid__op__t.html">sigmoid_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1softmax__policy__bwd.html">softmax_policy_bwd</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1softmax__policy__fwd.html">softmax_policy_fwd</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1softmax__t.html">softmax_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__bwd_3_01dtype__in___00_01dtype__acda1a271441348bf3d3e23aa53bad6eb9.html">softmax_t&lt; softmax_policy_bwd&lt; dtype_in_, dtype_acc_, gpu_arch::Xe &gt;, tile_shape_ &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1group_1_1softmax__t_3_01softmax__policy__fwd_3_01dtype__acc___00_01gpu__arc90582f6f8cb5a09b900a35996a4b06fd.html">softmax_t&lt; softmax_policy_fwd&lt; dtype_acc_, gpu_arch::Xe &gt;, tile_shape_ &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd></dl>
<dl class="classindex even">
<dt class="alphachar"><a id="letter_T" name="letter_T">T</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tanh__op__t.html">tanh_op_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">tile_desc_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__div.html">tile_div</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__minus.html">tile_minus</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t.html">tile_mma_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01m06b88c4e579b298664a350bfbec02f8f.html">tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::fpu, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__mma__t_3_01matAcc__dst__t___00_01matAcc__src__t___00_01mf2b8fccee2805b888b5b9c50ef3404e9.html">tile_mma_t&lt; matAcc_dst_t_, matAcc_src_t_, matB_t_, matA_t_, mma_engine::xmx, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__op__arg__helper__t.html">tile_op_arg_helper_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">tile_shape_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">tile_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1gemm__universal__t_3_01dispatch__policy__streamK_3_01gpu__arch_117337bebbdab2e4d7df2b8a7f075b2df.html">gemm_universal_t&lt; dispatch_policy_streamK&lt; gpu_arch::Xe &gt;, gemm_t_, epilogue_t_ &gt;::TileWorkDesc</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd></dl>
<dl class="classindex odd">
<dt class="alphachar"><a id="letter_U" name="letter_U">U</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1uint__type.html">uint_type</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__load_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4_1_1unaligned__2d.html">check_load&lt; gpu_arch::Xe, dtype, mem_dtype &gt;::unaligned_2d</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1check__store_3_01gpu__arch_1_1Xe_00_01dtype_00_01mem__dtype_01_4_1_1unaligned__2d.html">check_store&lt; gpu_arch::Xe, dtype, mem_dtype &gt;::unaligned_2d</a> (<a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">gpu::xetla::subgroup</a>)</dd></dl>
<dl class="classindex even">
<dt class="alphachar"><a id="letter_W" name="letter_W">W</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1work__group__t.html">work_group_t</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1WorkgroupSplitStreamK__t.html">WorkgroupSplitStreamK_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd></dl>
<dl class="classindex odd">
<dt class="alphachar"><a id="letter_X" name="letter_X">X</a></dt>
<dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer.html">xetla_data_transformer</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__data__transformer_3_01dtype__in___00_01dtype__out___00_014a477369ffef328160ffcdf09316fb24.html">xetla_data_transformer&lt; dtype_in_, dtype_out_, dtype_compute_, data_transformer_attr_, mem_layout_in_, need_fp8_op, gpu_arch::Xe &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__bwd__t.html">xetla_mha_attn_reg_bwd_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">xetla_mha_attn_reg_fwd_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">xetla_mha_core_attn_bwd_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">xetla_mha_core_attn_fwd_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1xetla__rand__t.html">xetla_rand_t</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1group_1_1xetla__row__reduction__fused__op__arguments__t.html">xetla_row_reduction_fused_op_arguments_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t.html">xetla_row_reduction_t</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__row__reduction__t_3_01dtype__in___00_01dtype__out___00_01cd72c8b824c01ad6c9039a9957986bd1.html">xetla_row_reduction_t&lt; dtype_in_, dtype_out_, dtype_acc_, reduction_attr_, gpu_arch::Xe, fused_op_t_ &gt;</a> (<a class="el" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1xetla__saturation__off__tag.html">xetla_saturation_off_tag</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="classgpu_1_1xetla_1_1xetla__saturation__on__tag.html">xetla_saturation_on_tag</a> (<a class="el" href="namespacegpu_1_1xetla.html">gpu::xetla</a>)</dd><dd><a class="el" href="structxetla__softmax__fwd__t.html">xetla_softmax_fwd_t</a></dd></dl>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
