
*** Running vivado
    with args -log shifter2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source shifter2.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shifter2.tcl -notrace
Command: link_design -top shifter2 -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shuhangtan/Ece_498/Practice/shifter2/shifter2.srcs/constrs_1/imports/constrs_1/imports/new/chip_constraint.xdc]
Finished Parsing XDC File [/home/shuhangtan/Ece_498/Practice/shifter2/shifter2.srcs/constrs_1/imports/constrs_1/imports/new/chip_constraint.xdc]
Parsing XDC File [/home/shuhangtan/Ece_498/Practice/shifter2/shifter2.srcs/constrs_1/imports/constrs_1/new/barrel_shifter.xdc]
Finished Parsing XDC File [/home/shuhangtan/Ece_498/Practice/shifter2/shifter2.srcs/constrs_1/imports/constrs_1/new/barrel_shifter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1894.176 ; gain = 0.000 ; free physical = 2141 ; free virtual = 184670
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1898.180 ; gain = 428.797 ; free physical = 2140 ; free virtual = 184669
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1990.215 ; gain = 84.035 ; free physical = 2135 ; free virtual = 184664

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17fa995db

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2543.027 ; gain = 552.812 ; free physical = 1659 ; free virtual = 184188

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17fa995db

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2621.027 ; gain = 0.004 ; free physical = 1590 ; free virtual = 184119
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17fa995db

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2621.027 ; gain = 0.004 ; free physical = 1590 ; free virtual = 184119
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17fa995db

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2621.027 ; gain = 0.004 ; free physical = 1590 ; free virtual = 184119
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17fa995db

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2621.027 ; gain = 0.004 ; free physical = 1590 ; free virtual = 184119
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17fa995db

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2621.027 ; gain = 0.004 ; free physical = 1589 ; free virtual = 184118
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17fa995db

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2621.027 ; gain = 0.004 ; free physical = 1589 ; free virtual = 184118
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.027 ; gain = 0.000 ; free physical = 1589 ; free virtual = 184118
Ending Logic Optimization Task | Checksum: 17fa995db

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2621.027 ; gain = 0.004 ; free physical = 1589 ; free virtual = 184118

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17fa995db

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2621.027 ; gain = 0.000 ; free physical = 1589 ; free virtual = 184118

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17fa995db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.027 ; gain = 0.000 ; free physical = 1589 ; free virtual = 184118

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.027 ; gain = 0.000 ; free physical = 1589 ; free virtual = 184118
Ending Netlist Obfuscation Task | Checksum: 17fa995db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.027 ; gain = 0.000 ; free physical = 1589 ; free virtual = 184118
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2621.027 ; gain = 722.848 ; free physical = 1589 ; free virtual = 184118
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.027 ; gain = 0.000 ; free physical = 1589 ; free virtual = 184118
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2653.043 ; gain = 0.004 ; free physical = 1583 ; free virtual = 184115
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2653.043 ; gain = 0.000 ; free physical = 1585 ; free virtual = 184116
INFO: [Common 17-1381] The checkpoint '/home/shuhangtan/Ece_498/Practice/shifter2/shifter2.runs/impl_1/shifter2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file shifter2_drc_opted.rpt -pb shifter2_drc_opted.pb -rpx shifter2_drc_opted.rpx
Command: report_drc -file shifter2_drc_opted.rpt -pb shifter2_drc_opted.pb -rpx shifter2_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shuhangtan/Ece_498/Practice/shifter2/shifter2.runs/impl_1/shifter2_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2741.090 ; gain = 88.043 ; free physical = 1541 ; free virtual = 184070
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1547 ; free virtual = 184076
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11bd8105a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1547 ; free virtual = 184076
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1547 ; free virtual = 184076

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b2cd0b0b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1520 ; free virtual = 184049

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cc46aeaf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1533 ; free virtual = 184062

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cc46aeaf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1533 ; free virtual = 184062
Phase 1 Placer Initialization | Checksum: cc46aeaf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1533 ; free virtual = 184062

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d4f7e6a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1516 ; free virtual = 184046

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1468 ; free virtual = 183997

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12d650ebd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1468 ; free virtual = 183997
Phase 2 Global Placement | Checksum: e3ac3a7b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1466 ; free virtual = 183996

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e3ac3a7b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1466 ; free virtual = 183996

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 181b62b01

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1463 ; free virtual = 183992

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18493bbca

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1462 ; free virtual = 183992

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cb192286

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1462 ; free virtual = 183992

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c29b623b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1451 ; free virtual = 183981

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13d519b18

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1451 ; free virtual = 183981

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 184daffd4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1451 ; free virtual = 183981
Phase 3 Detail Placement | Checksum: 184daffd4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2741.090 ; gain = 0.000 ; free physical = 1451 ; free virtual = 183981

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cfce2cce

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: cfce2cce

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2749.344 ; gain = 8.254 ; free physical = 1451 ; free virtual = 183980
INFO: [Place 30-746] Post Placement Timing Summary WNS=18.440. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11458e8f3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2749.344 ; gain = 8.254 ; free physical = 1451 ; free virtual = 183980
Phase 4.1 Post Commit Optimization | Checksum: 11458e8f3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2749.344 ; gain = 8.254 ; free physical = 1451 ; free virtual = 183980

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11458e8f3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2750.344 ; gain = 9.254 ; free physical = 1462 ; free virtual = 183991

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11458e8f3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2750.344 ; gain = 9.254 ; free physical = 1462 ; free virtual = 183991

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.344 ; gain = 0.000 ; free physical = 1462 ; free virtual = 183991
Phase 4.4 Final Placement Cleanup | Checksum: 135315189

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2750.344 ; gain = 9.254 ; free physical = 1462 ; free virtual = 183991
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 135315189

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2750.344 ; gain = 9.254 ; free physical = 1462 ; free virtual = 183991
Ending Placer Task | Checksum: b783ea8a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2750.344 ; gain = 9.254 ; free physical = 1540 ; free virtual = 184069
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2750.344 ; gain = 9.254 ; free physical = 1540 ; free virtual = 184069
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.344 ; gain = 0.000 ; free physical = 1540 ; free virtual = 184069
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.344 ; gain = 0.000 ; free physical = 1540 ; free virtual = 184071
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2750.344 ; gain = 0.000 ; free physical = 1538 ; free virtual = 184070
INFO: [Common 17-1381] The checkpoint '/home/shuhangtan/Ece_498/Practice/shifter2/shifter2.runs/impl_1/shifter2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file shifter2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2750.348 ; gain = 0.000 ; free physical = 1501 ; free virtual = 184031
INFO: [runtcl-4] Executing : report_utilization -file shifter2_utilization_placed.rpt -pb shifter2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file shifter2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.348 ; gain = 0.000 ; free physical = 1539 ; free virtual = 184070
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 33612f05 ConstDB: 0 ShapeSum: 8422bb85 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bf6445bb

Time (s): cpu = 00:01:34 ; elapsed = 00:01:01 . Memory (MB): peak = 3107.305 ; gain = 324.941 ; free physical = 1181 ; free virtual = 183711
Post Restoration Checksum: NetGraph: 1b04a6d1 NumContArr: a45f9eea Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bf6445bb

Time (s): cpu = 00:01:34 ; elapsed = 00:01:01 . Memory (MB): peak = 3121.305 ; gain = 338.941 ; free physical = 1150 ; free virtual = 183681

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bf6445bb

Time (s): cpu = 00:01:34 ; elapsed = 00:01:02 . Memory (MB): peak = 3172.977 ; gain = 390.613 ; free physical = 1096 ; free virtual = 183627

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bf6445bb

Time (s): cpu = 00:01:34 ; elapsed = 00:01:02 . Memory (MB): peak = 3172.977 ; gain = 390.613 ; free physical = 1096 ; free virtual = 183627
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 162c4cc68

Time (s): cpu = 00:01:35 ; elapsed = 00:01:03 . Memory (MB): peak = 3212.711 ; gain = 430.348 ; free physical = 1086 ; free virtual = 183616
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.384 | TNS=0.000  | WHS=-0.046 | THS=-0.232 |

Phase 2 Router Initialization | Checksum: 15edf3903

Time (s): cpu = 00:01:35 ; elapsed = 00:01:03 . Memory (MB): peak = 3212.711 ; gain = 430.348 ; free physical = 1081 ; free virtual = 183611

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 153aca6de

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1075 ; free virtual = 183606

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.254 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 158d22bd3

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1066 ; free virtual = 183597
Phase 4 Rip-up And Reroute | Checksum: 158d22bd3

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1066 ; free virtual = 183597

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 158d22bd3

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1064 ; free virtual = 183595

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 158d22bd3

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1064 ; free virtual = 183594
Phase 5 Delay and Skew Optimization | Checksum: 158d22bd3

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1064 ; free virtual = 183594

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 129787af6

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1061 ; free virtual = 183592
INFO: [Route 35-416] Intermediate Timing Summary | WNS=18.339 | TNS=0.000  | WHS=0.170  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 129787af6

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1061 ; free virtual = 183592
Phase 6 Post Hold Fix | Checksum: 129787af6

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1061 ; free virtual = 183591

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0179077 %
  Global Horizontal Routing Utilization  = 0.0226543 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a33c6588

Time (s): cpu = 00:01:39 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1070 ; free virtual = 183601

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a33c6588

Time (s): cpu = 00:01:39 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1069 ; free virtual = 183600

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10d42c170

Time (s): cpu = 00:01:39 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1069 ; free virtual = 183600

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=18.339 | TNS=0.000  | WHS=0.170  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10d42c170

Time (s): cpu = 00:01:39 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1072 ; free virtual = 183602
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:39 ; elapsed = 00:01:05 . Memory (MB): peak = 3221.754 ; gain = 439.391 ; free physical = 1144 ; free virtual = 183674

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:14 . Memory (MB): peak = 3221.754 ; gain = 471.406 ; free physical = 1144 ; free virtual = 183674
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3221.754 ; gain = 0.000 ; free physical = 1144 ; free virtual = 183674
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3221.754 ; gain = 0.000 ; free physical = 1137 ; free virtual = 183670
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3221.754 ; gain = 0.000 ; free physical = 1141 ; free virtual = 183674
INFO: [Common 17-1381] The checkpoint '/home/shuhangtan/Ece_498/Practice/shifter2/shifter2.runs/impl_1/shifter2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file shifter2_drc_routed.rpt -pb shifter2_drc_routed.pb -rpx shifter2_drc_routed.rpx
Command: report_drc -file shifter2_drc_routed.rpt -pb shifter2_drc_routed.pb -rpx shifter2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shuhangtan/Ece_498/Practice/shifter2/shifter2.runs/impl_1/shifter2_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3309.797 ; gain = 88.039 ; free physical = 1144 ; free virtual = 183674
INFO: [runtcl-4] Executing : report_methodology -file shifter2_methodology_drc_routed.rpt -pb shifter2_methodology_drc_routed.pb -rpx shifter2_methodology_drc_routed.rpx
Command: report_methodology -file shifter2_methodology_drc_routed.rpt -pb shifter2_methodology_drc_routed.pb -rpx shifter2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/shuhangtan/Ece_498/Practice/shifter2/shifter2.runs/impl_1/shifter2_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3309.797 ; gain = 0.000 ; free physical = 1143 ; free virtual = 183674
INFO: [runtcl-4] Executing : report_power -file shifter2_power_routed.rpt -pb shifter2_power_summary_routed.pb -rpx shifter2_power_routed.rpx
Command: report_power -file shifter2_power_routed.rpt -pb shifter2_power_summary_routed.pb -rpx shifter2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file shifter2_route_status.rpt -pb shifter2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file shifter2_timing_summary_routed.rpt -pb shifter2_timing_summary_routed.pb -rpx shifter2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file shifter2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file shifter2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file shifter2_bus_skew_routed.rpt -pb shifter2_bus_skew_routed.pb -rpx shifter2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu May 27 21:12:50 2021...
