Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Oct 24 01:42:42 2017
| Host         : CHRIS-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file DemoInterconnect_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx DemoInterconnect_wrapper_timing_summary_routed.rpx
| Design       : DemoInterconnect_wrapper
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Tx_start_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_fall_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_rise_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/st_current_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/st_current_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Tx_start_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_fall_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_rise_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/st_current_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_1/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/st_current_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Tx_start_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_fall_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_rise_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/st_current_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_2/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/st_current_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Bit_Index_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/Tx_start_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_fall_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/sclk_rise_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/st_current_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DemoInterconnect_i/axi_spi_master_3/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/st_current_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3926 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.005   -22273.268                   9138                10209        0.030        0.000                      0                10161     -619.940     -619.940                       1                  4414  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk                                                                                     {0.000 5.000}        10.000          100.000         
  aclk_DemoInterconnect_clk_wiz_0_0                                                         {0.000 5.000}        10.000          100.000         
  clkfbout_DemoInterconnect_clk_wiz_0_0                                                     {0.000 5.000}        10.000          100.000         
  uart_DemoInterconnect_clk_wiz_0_0                                                         {0.000 50.000}       100.000         10.000          
sys_clk_pin                                                                                 {0.000 41.660}       83.330          12.000          
  aclk_DemoInterconnect_clk_wiz_0_0_1                                                       {0.000 41.665}       83.330          12.000          
  clkfbout_DemoInterconnect_clk_wiz_0_0_1                                                   {0.000 41.665}       83.330          12.000          
  uart_DemoInterconnect_clk_wiz_0_0_1                                                       {0.000 416.650}      833.300         1.200           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.670        0.000                      0                  923        0.076        0.000                      0                  923       15.250        0.000                       0                   480  
sys_clk                                                                                                                                                                                                                                       3.000        0.000                       0                     1  
  aclk_DemoInterconnect_clk_wiz_0_0                                                               4.985        0.000                      0                 8931        0.104        0.000                      0                 8883        3.750        0.000                       0                  3825  
  clkfbout_DemoInterconnect_clk_wiz_0_0                                                                                                                                                                                                       7.845        0.000                       0                     3  
  uart_DemoInterconnect_clk_wiz_0_0                                                              95.724        0.000                      0                  130        0.175        0.000                      0                  130       49.500        0.000                       0                   105  
sys_clk_pin                                                                                                                                                                                                                                  16.670        0.000                       0                     1  
  aclk_DemoInterconnect_clk_wiz_0_0_1                                                             8.622        0.000                      0                 8931        0.104        0.000                      0                 8883       40.415        0.000                       0                  3825  
  clkfbout_DemoInterconnect_clk_wiz_0_0_1                                                                                                                                                                                                    16.670        0.000                       0                     3  
  uart_DemoInterconnect_clk_wiz_0_0_1                                                           829.029        0.000                      0                  130        0.175        0.000                      0                  130     -619.940     -619.940                       1                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_DemoInterconnect_clk_wiz_0_0    aclk_DemoInterconnect_clk_wiz_0_0          6.539        0.000                      0                   48        0.106        0.000                      0                   48  
aclk_DemoInterconnect_clk_wiz_0_0_1  aclk_DemoInterconnect_clk_wiz_0_0         -5.005   -21644.109                   8883                 8931        0.030        0.000                      0                 8883  
uart_DemoInterconnect_clk_wiz_0_0_1  aclk_DemoInterconnect_clk_wiz_0_0         -3.357     -135.550                     48                   48        0.111        0.000                      0                   48  
aclk_DemoInterconnect_clk_wiz_0_0    uart_DemoInterconnect_clk_wiz_0_0          7.099        0.000                      0                   34        0.120        0.000                      0                   34  
aclk_DemoInterconnect_clk_wiz_0_0_1  uart_DemoInterconnect_clk_wiz_0_0         -2.881      -83.393                     34                   34        0.120        0.000                      0                   34  
uart_DemoInterconnect_clk_wiz_0_0_1  uart_DemoInterconnect_clk_wiz_0_0         -4.176     -367.018                    130                  130        0.065        0.000                      0                  130  
aclk_DemoInterconnect_clk_wiz_0_0    aclk_DemoInterconnect_clk_wiz_0_0_1       -2.075    -1801.652                   2488                 8931        0.030        0.000                      0                 8883  
uart_DemoInterconnect_clk_wiz_0_0    aclk_DemoInterconnect_clk_wiz_0_0_1        9.890        0.000                      0                   48        0.106        0.000                      0                   48  
uart_DemoInterconnect_clk_wiz_0_0_1  aclk_DemoInterconnect_clk_wiz_0_0_1       79.873        0.000                      0                   48        0.111        0.000                      0                   48  
aclk_DemoInterconnect_clk_wiz_0_0    uart_DemoInterconnect_clk_wiz_0_0_1        0.104        0.000                      0                   34        0.125        0.000                      0                   34  
uart_DemoInterconnect_clk_wiz_0_0    uart_DemoInterconnect_clk_wiz_0_0_1       25.126        0.000                      0                  130        0.065        0.000                      0                  130  
aclk_DemoInterconnect_clk_wiz_0_0_1  uart_DemoInterconnect_clk_wiz_0_0_1       80.434        0.000                      0                   34        0.125        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           aclk_DemoInterconnect_clk_wiz_0_0                                                           aclk_DemoInterconnect_clk_wiz_0_0                                                                 7.195        0.000                      0                   91        0.170        0.000                      0                   91  
**async_default**                                                                           aclk_DemoInterconnect_clk_wiz_0_0_1                                                         aclk_DemoInterconnect_clk_wiz_0_0                                                                -2.795     -166.018                     91                   91        0.096        0.000                      0                   91  
**async_default**                                                                           aclk_DemoInterconnect_clk_wiz_0_0                                                           aclk_DemoInterconnect_clk_wiz_0_0_1                                                               0.136        0.000                      0                   91        0.096        0.000                      0                   91  
**async_default**                                                                           aclk_DemoInterconnect_clk_wiz_0_0_1                                                         aclk_DemoInterconnect_clk_wiz_0_0_1                                                              80.526        0.000                      0                   91        0.170        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.732        0.000                      0                  100        0.202        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 1.627ns (25.611%)  route 4.726ns (74.389%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 36.115 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.547     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X31Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.419     3.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.376     6.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X32Y21         LUT4 (Prop_lut4_I3_O)        0.296     6.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=3, routed)           0.957     7.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X31Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.670    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.220    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.334 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.392     9.726    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X30Y22         LUT5 (Prop_lut5_I2_O)        0.124     9.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.431    36.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.361    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)        0.079    36.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.520    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                 26.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.367%)  route 0.184ns (56.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.562     1.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X35Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.184     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X38Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X38Y6          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                         clock pessimism             -0.124     1.594    
    SLICE_X38Y6          FDRE (Hold_fdre_C_CE)       -0.016     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X34Y13   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@10.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 2.321ns (51.718%)  route 2.167ns (48.282%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.554    -0.939    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y30         SRL16E                                       r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.618     0.679 f  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=2, routed)           0.590     1.269    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I1_O)        0.331     1.600 f  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.295     1.896    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.124     2.020 f  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.564     2.584    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.178     2.886    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X41Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.010 r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.539     3.549    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X41Y30         FDRE                                         r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.436     8.460    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X41Y30         FDRE                                         r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.577     9.037    
                         clock uncertainty           -0.074     8.963    
    SLICE_X41Y30         FDRE (Setup_fdre_C_R)       -0.429     8.534    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.534    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                  4.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.948%)  route 0.287ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287    -0.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.830    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk_DemoInterconnect_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y21     DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y21     DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DemoInterconnect_clk_wiz_0_0
  To Clock:  clkfbout_DemoInterconnect_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DemoInterconnect_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    DemoInterconnect_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  uart_DemoInterconnect_clk_wiz_0_0
  To Clock:  uart_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       95.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.724ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@100.000ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.704ns (21.266%)  route 2.607ns (78.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 98.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.618    -0.875    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    SLICE_X61Y65         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[7]/Q
                         net (fo=1, routed)           0.807     0.388    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg_n_0_[7]
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.512 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_3/O
                         net (fo=1, routed)           0.942     1.454    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_3_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.578 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_2/O
                         net (fo=1, routed)           0.857     2.435    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_2_n_0
    OLOGIC_X1Y84         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L17                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   101.406 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.567    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.346 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    96.933    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    97.024 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.519    98.543    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    OLOGIC_X1Y84         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg/C
                         clock pessimism              0.561    99.104    
                         clock uncertainty           -0.111    98.994    
    OLOGIC_X1Y84         FDRE (Setup_fdre_C_D)       -0.834    98.160    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         98.160    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                 95.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.568    -0.596    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X57Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/Q
                         net (fo=7, routed)           0.122    -0.332    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index[0]
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.287 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index[1]_i_1_n_0
    SLICE_X56Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.837    -0.834    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X56Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.120    -0.463    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_DemoInterconnect_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X57Y46     DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y46     DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         41.670      39.670     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         41.660      39.660     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0_1
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.622ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.045%)  route 0.682ns (61.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36                                      0.000     0.000 r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.682     1.101    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X32Y36         FDRE                                         r  DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)       -0.277     9.723    DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.723    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  8.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.948%)  route 0.287ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287    -0.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.830    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.254    -0.587    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk_DemoInterconnect_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X2Y1      DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         41.665      40.415     SLICE_X38Y29     DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_27_29/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         41.665      40.415     SLICE_X42Y21     DemoInterconnect_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DemoInterconnect_clk_wiz_0_0_1
  To Clock:  clkfbout_DemoInterconnect_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DemoInterconnect_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y3    DemoInterconnect_i/clk_wiz_0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  uart_DemoInterconnect_clk_wiz_0_0_1
  To Clock:  uart_DemoInterconnect_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack      829.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack     -619.940ns,  Total Violation     -619.940ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             829.029ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            833.300ns  (uart_DemoInterconnect_clk_wiz_0_0_1 rise@833.300ns - uart_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.704ns (21.266%)  route 2.607ns (78.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 831.843 - 833.300 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.618    -0.875    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    SLICE_X61Y65         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[7]/Q
                         net (fo=1, routed)           0.807     0.388    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg_n_0_[7]
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.512 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_3/O
                         net (fo=1, routed)           0.942     1.454    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_3_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.578 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_2/O
                         net (fo=1, routed)           0.857     2.435    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_2_n_0
    OLOGIC_X1Y84         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                    833.300   833.300 r  
    L17                                               0.000   833.300 r  sys_clk (IN)
                         net (fo=0)                   0.000   833.300    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   834.706 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   835.867    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   828.646 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   830.233    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   830.324 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.519   831.843    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    OLOGIC_X1Y84         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg/C
                         clock pessimism              0.561   832.404    
                         clock uncertainty           -0.106   832.298    
    OLOGIC_X1Y84         FDRE (Setup_fdre_C_D)       -0.834   831.464    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                        831.464    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                829.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns - uart_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.568    -0.596    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X57Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/Q
                         net (fo=7, routed)           0.122    -0.332    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index[0]
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.287 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index[1]_i_1_n_0
    SLICE_X56Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.837    -0.834    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X56Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.120    -0.463    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_DemoInterconnect_clk_wiz_0_0_1
Waveform(ns):       { 0.000 416.650 }
Period(ns):         833.300
Sources:            { DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         833.300     831.145    BUFGCTRL_X0Y1    DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       833.300     -619.940   MMCME2_ADV_X0Y0  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         416.650     416.150    SLICE_X35Y46     DemoInterconnect_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         416.650     416.150    SLICE_X51Y45     DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/FSM_sequential_r_SM_Main_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_DemoInterconnect_clk_wiz_0_0
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.539ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@10.000ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.704ns (22.529%)  route 2.421ns (77.471%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.542    -0.951    DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/i_Clk
    SLICE_X31Y81         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_DV_reg/Q
                         net (fo=3, routed)           1.730     1.235    DemoInterconnect_i/interface_axi_master_1/U0/if00_load_in
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  DemoInterconnect_i/interface_axi_master_1/U0//i___1/O
                         net (fo=2, routed)           0.691     2.050    DemoInterconnect_i/interface_axi_master_1/U0/interface2packet_inst/rx_done_reg_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.174 r  DemoInterconnect_i/interface_axi_master_1/U0/interface2packet_inst/FSM_sequential_ifcomm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.174    DemoInterconnect_i/interface_axi_master_1/U0/interface2packet_inst_n_2
    SLICE_X38Y39         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.443     8.467    DemoInterconnect_i/interface_axi_master_1/U0/m00_axi_aclk
    SLICE_X38Y39         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]/C
                         clock pessimism              0.398     8.866    
                         clock uncertainty           -0.231     8.635    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.077     8.712    DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                  6.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.758%)  route 0.573ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.568    -0.596    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X57Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.573     0.118    DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/if00_data_in[4]
    SLICE_X41Y38         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.831    -0.840    DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/m00_axi_aclk
    SLICE_X41Y38         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.231    -0.055    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.066     0.011    DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0_1
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0

Setup :         8883  Failing Endpoints,  Worst Slack       -5.005ns,  Total Violation   -21644.109ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.005ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.010ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@250.000ns - aclk_DemoInterconnect_clk_wiz_0_0_1 rise@249.990ns)
  Data Path Delay:        4.488ns  (logic 2.321ns (51.718%)  route 2.167ns (48.282%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 248.460 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 249.051 - 249.990 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                    249.990   249.990 r  
    L17                                               0.000   249.990 r  sys_clk (IN)
                         net (fo=0)                   0.000   249.990    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   251.466 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.699    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   245.734 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   247.401    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   247.497 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.554   249.051    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y30         SRL16E                                       r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.618   250.669 f  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=2, routed)           0.590   251.259    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I1_O)        0.331   251.590 f  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.295   251.886    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.124   252.010 f  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.564   252.574    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124   252.698 r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.178   252.876    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X41Y29         LUT2 (Prop_lut2_I1_O)        0.124   253.000 r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.539   253.539    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X41Y30         FDRE                                         r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                    250.000   250.000 r  
    L17                                               0.000   250.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   250.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   251.406 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   252.567    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   245.346 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   246.933    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   247.024 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.436   248.460    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X41Y30         FDRE                                         r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.577   249.037    
                         clock uncertainty           -0.074   248.963    
    SLICE_X41Y30         FDRE (Setup_fdre_C_R)       -0.429   248.534    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        248.534    
                         arrival time                        -253.539    
  -------------------------------------------------------------------
                         slack                                 -5.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.948%)  route 0.287ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287    -0.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.830    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  uart_DemoInterconnect_clk_wiz_0_0_1
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0

Setup :           48  Failing Endpoints,  Worst Slack       -3.357ns,  Total Violation     -135.550ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.357ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Destination:            DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@2500.000ns - uart_DemoInterconnect_clk_wiz_0_0_1 rise@2499.900ns)
  Data Path Delay:        3.125ns  (logic 0.704ns (22.529%)  route 2.421ns (77.471%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 2498.468 - 2500.000 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 2498.949 - 2499.900 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                   2499.900  2499.900 r  
    L17                                               0.000  2499.900 r  sys_clk (IN)
                         net (fo=0)                   0.000  2499.900    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2501.376 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2502.609    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965  2495.645 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666  2497.311    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  2497.407 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.542  2498.949    DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/i_Clk
    SLICE_X31Y81         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.456  2499.405 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_DV_reg/Q
                         net (fo=3, routed)           1.730  2501.135    DemoInterconnect_i/interface_axi_master_1/U0/if00_load_in
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.124  2501.259 r  DemoInterconnect_i/interface_axi_master_1/U0//i___1/O
                         net (fo=2, routed)           0.691  2501.950    DemoInterconnect_i/interface_axi_master_1/U0/interface2packet_inst/rx_done_reg_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124  2502.074 r  DemoInterconnect_i/interface_axi_master_1/U0/interface2packet_inst/FSM_sequential_ifcomm_state[0]_i_1/O
                         net (fo=1, routed)           0.000  2502.074    DemoInterconnect_i/interface_axi_master_1/U0/interface2packet_inst_n_2
    SLICE_X38Y39         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                   2500.000  2500.000 r  
    L17                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406  2501.406 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2502.567    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  2495.346 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587  2496.933    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2497.024 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.443  2498.468    DemoInterconnect_i/interface_axi_master_1/U0/m00_axi_aclk
    SLICE_X38Y39         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]/C
                         clock pessimism              0.398  2498.866    
                         clock uncertainty           -0.226  2498.640    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.077  2498.717    DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]
  -------------------------------------------------------------------
                         required time                       2498.717    
                         arrival time                       -2502.074    
  -------------------------------------------------------------------
                         slack                                 -3.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Destination:            DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - uart_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.758%)  route 0.573ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.568    -0.596    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X57Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.573     0.118    DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/if00_data_in[4]
    SLICE_X41Y38         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.831    -0.840    DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/m00_axi_aclk
    SLICE_X41Y38         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.226    -0.059    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.066     0.007    DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0
  To Clock:  uart_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/ss_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@100.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@90.000ns)
  Data Path Delay:        2.262ns  (logic 0.642ns (28.384%)  route 1.620ns (71.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 98.518 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 89.120 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     90.000    90.000 r  
    L17                                               0.000    90.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    90.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    91.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    92.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    85.744 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    87.411    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    87.507 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.613    89.120    DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/m00_axi_aclk
    SLICE_X60Y69         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/ss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518    89.638 f  DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/ss_o_reg/Q
                         net (fo=2, routed)           0.976    90.614    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_TX_Load
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124    90.738 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data[7]_i_1/O
                         net (fo=8, routed)           0.643    91.382    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data[7]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    L17                                               0.000   100.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   100.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   101.406 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.567    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    95.346 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587    96.933    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    97.024 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.494    98.518    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_Clk
    SLICE_X58Y72         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]/C
                         clock pessimism              0.398    98.916    
                         clock uncertainty           -0.231    98.686    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.205    98.481    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         98.481    
                         arrival time                         -91.382    
  -------------------------------------------------------------------
                         slack                                  7.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/ss_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.642%)  route 0.441ns (70.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.588    -0.576    DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/m00_axi_aclk
    SLICE_X59Y64         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/ss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/ss_o_reg/Q
                         net (fo=2, routed)           0.190    -0.245    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_TX_Load
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.045    -0.200 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data[7]_i_1/O
                         net (fo=8, routed)           0.251     0.052    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data[7]_i_1_n_0
    SLICE_X61Y65         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.855    -0.815    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    SLICE_X61Y65         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]/C
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.231    -0.030    
    SLICE_X61Y65         FDRE (Hold_fdre_C_CE)       -0.039    -0.069    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0_1
  To Clock:  uart_DemoInterconnect_clk_wiz_0_0

Setup :           34  Failing Endpoints,  Worst Slack       -2.881ns,  Total Violation      -83.393ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.881ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/ss_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@500.000ns - aclk_DemoInterconnect_clk_wiz_0_0_1 rise@499.980ns)
  Data Path Delay:        2.262ns  (logic 0.642ns (28.384%)  route 1.620ns (71.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 498.518 - 500.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 499.100 - 499.980 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                    499.980   499.980 r  
    L17                                               0.000   499.980 r  sys_clk (IN)
                         net (fo=0)                   0.000   499.980    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   501.456 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   502.689    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   495.724 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   497.391    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   497.487 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.613   499.100    DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/m00_axi_aclk
    SLICE_X60Y69         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/ss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518   499.618 f  DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/ss_o_reg/Q
                         net (fo=2, routed)           0.976   500.594    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_TX_Load
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124   500.718 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data[7]_i_1/O
                         net (fo=8, routed)           0.643   501.362    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data[7]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    L17                                               0.000   500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   500.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   501.406 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   502.567    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   495.346 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   496.933    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   497.024 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.494   498.518    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_Clk
    SLICE_X58Y72         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]/C
                         clock pessimism              0.398   498.916    
                         clock uncertainty           -0.231   498.686    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.205   498.481    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                        498.481    
                         arrival time                        -501.362    
  -------------------------------------------------------------------
                         slack                                 -2.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/ss_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.642%)  route 0.441ns (70.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.588    -0.576    DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/m00_axi_aclk
    SLICE_X59Y64         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/ss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/ss_o_reg/Q
                         net (fo=2, routed)           0.190    -0.245    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_TX_Load
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.045    -0.200 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data[7]_i_1/O
                         net (fo=8, routed)           0.251     0.052    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data[7]_i_1_n_0
    SLICE_X61Y65         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.855    -0.815    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    SLICE_X61Y65         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]/C
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.231    -0.030    
    SLICE_X61Y65         FDRE (Hold_fdre_C_CE)       -0.039    -0.069    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  uart_DemoInterconnect_clk_wiz_0_0_1
  To Clock:  uart_DemoInterconnect_clk_wiz_0_0

Setup :          130  Failing Endpoints,  Worst Slack       -4.176ns,  Total Violation     -367.018ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.176ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@2500.000ns - uart_DemoInterconnect_clk_wiz_0_0_1 rise@2499.900ns)
  Data Path Delay:        3.311ns  (logic 0.704ns (21.266%)  route 2.607ns (78.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 2498.543 - 2500.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 2499.025 - 2499.900 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                   2499.900  2499.900 r  
    L17                                               0.000  2499.900 r  sys_clk (IN)
                         net (fo=0)                   0.000  2499.900    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  2501.376 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2502.609    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965  2495.645 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666  2497.311    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  2497.407 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.618  2499.025    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    SLICE_X61Y65         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.456  2499.481 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[7]/Q
                         net (fo=1, routed)           0.807  2500.288    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg_n_0_[7]
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124  2500.412 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_3/O
                         net (fo=1, routed)           0.942  2501.354    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_3_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124  2501.478 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_2/O
                         net (fo=1, routed)           0.857  2502.336    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_2_n_0
    OLOGIC_X1Y84         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                   2500.000  2500.000 r  
    L17                                               0.000  2500.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  2500.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406  2501.406 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2502.567    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  2495.346 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587  2496.933    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2497.024 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.519  2498.543    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    OLOGIC_X1Y84         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg/C
                         clock pessimism              0.561  2499.104    
                         clock uncertainty           -0.111  2498.994    
    OLOGIC_X1Y84         FDRE (Setup_fdre_C_D)       -0.834  2498.160    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                       2498.160    
                         arrival time                       -2502.335    
  -------------------------------------------------------------------
                         slack                                 -4.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - uart_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.568    -0.596    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X57Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/Q
                         net (fo=7, routed)           0.122    -0.332    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index[0]
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.287 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index[1]_i_1_n_0
    SLICE_X56Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.837    -0.834    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X56Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.111    -0.472    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.120    -0.352    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0_1

Setup :         2488  Failing Endpoints,  Worst Slack       -2.075ns,  Total Violation    -1801.652ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.075ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.940ns  (aclk_DemoInterconnect_clk_wiz_0_0_1 rise@9832.940ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@9830.000ns)
  Data Path Delay:        4.488ns  (logic 2.321ns (51.718%)  route 2.167ns (48.282%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 9831.400 - 9832.940 ) 
    Source Clock Delay      (SCD):    -0.939ns = ( 9829.062 - 9830.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                   9830.000  9830.000 r  
    L17                                               0.000  9830.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  9830.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  9831.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  9832.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  9825.744 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666  9827.410    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  9827.506 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.554  9829.061    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y30         SRL16E                                       r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.618  9830.679 f  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/Q
                         net (fo=2, routed)           0.590  9831.269    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4_n_0
    SLICE_X43Y30         LUT4 (Prop_lut4_I1_O)        0.331  9831.600 f  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5/O
                         net (fo=1, routed)           0.295  9831.895    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_5_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.124  9832.019 f  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0/O
                         net (fo=1, routed)           0.564  9832.583    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2__0_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.124  9832.707 r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=7, routed)           0.178  9832.885    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X41Y29         LUT2 (Prop_lut2_I1_O)        0.124  9833.009 r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.539  9833.548    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X41Y30         FDRE                                         r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                   9832.940  9832.940 r  
    L17                                               0.000  9832.940 r  sys_clk (IN)
                         net (fo=0)                   0.000  9832.940    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406  9834.346 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9835.508    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  9828.286 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587  9829.873    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  9829.964 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.436  9831.400    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X41Y30         FDRE                                         r  DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.577  9831.978    
                         clock uncertainty           -0.074  9831.903    
    SLICE_X41Y30         FDRE (Setup_fdre_C_R)       -0.429  9831.475    DemoInterconnect_i/interconnect/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                       9831.474    
                         arrival time                       -9833.549    
  -------------------------------------------------------------------
                         slack                                 -2.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.948%)  route 0.287ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.562    -0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.287    -0.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X38Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.830    -0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y10         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.074    -0.512    
    SLICE_X38Y10         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  uart_DemoInterconnect_clk_wiz_0_0
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.890ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.351ns  (aclk_DemoInterconnect_clk_wiz_0_0_1 rise@82913.352ns - uart_DemoInterconnect_clk_wiz_0_0 rise@82900.000ns)
  Data Path Delay:        3.125ns  (logic 0.704ns (22.529%)  route 2.421ns (77.471%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 82911.820 - 82913.352 ) 
    Source Clock Delay      (SCD):    -0.951ns = ( 82899.047 - 82900.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                  82900.000 82900.000 r  
    L17                                               0.000 82900.000 r  sys_clk (IN)
                         net (fo=0)                   0.000 82900.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 82901.477 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 82902.711    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 82895.750 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 82897.414    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 82897.508 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.542 82899.047    DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/i_Clk
    SLICE_X31Y81         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.456 82899.500 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_DV_reg/Q
                         net (fo=3, routed)           1.730 82901.227    DemoInterconnect_i/interface_axi_master_1/U0/if00_load_in
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.124 82901.352 r  DemoInterconnect_i/interface_axi_master_1/U0//i___1/O
                         net (fo=2, routed)           0.691 82902.039    DemoInterconnect_i/interface_axi_master_1/U0/interface2packet_inst/rx_done_reg_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124 82902.164 r  DemoInterconnect_i/interface_axi_master_1/U0/interface2packet_inst/FSM_sequential_ifcomm_state[0]_i_1/O
                         net (fo=1, routed)           0.000 82902.164    DemoInterconnect_i/interface_axi_master_1/U0/interface2packet_inst_n_2
    SLICE_X38Y39         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                  82913.352 82913.352 r  
    L17                                               0.000 82913.352 r  sys_clk (IN)
                         net (fo=0)                   0.000 82913.352    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 82914.758 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 82915.922    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 82908.703 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587 82910.289    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 82910.383 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.443 82911.828    DemoInterconnect_i/interface_axi_master_1/U0/m00_axi_aclk
    SLICE_X38Y39         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]/C
                         clock pessimism              0.398 82912.227    
                         clock uncertainty           -0.231 82911.992    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.077 82912.070    DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]
  -------------------------------------------------------------------
                         required time                      82912.063    
                         arrival time                       -82902.172    
  -------------------------------------------------------------------
                         slack                                  9.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.758%)  route 0.573ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.568    -0.596    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X57Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.573     0.118    DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/if00_data_in[4]
    SLICE_X41Y38         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.831    -0.840    DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/m00_axi_aclk
    SLICE_X41Y38         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.231    -0.055    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.066     0.011    DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  uart_DemoInterconnect_clk_wiz_0_0_1
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.873ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Destination:            DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (aclk_DemoInterconnect_clk_wiz_0_0_1 rise@83.330ns - uart_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.704ns (22.529%)  route 2.421ns (77.471%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 81.797 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.542    -0.951    DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/i_Clk
    SLICE_X31Y81         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_rx_inst/r_RX_DV_reg/Q
                         net (fo=3, routed)           1.730     1.235    DemoInterconnect_i/interface_axi_master_1/U0/if00_load_in
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.124     1.359 r  DemoInterconnect_i/interface_axi_master_1/U0//i___1/O
                         net (fo=2, routed)           0.691     2.050    DemoInterconnect_i/interface_axi_master_1/U0/interface2packet_inst/rx_done_reg_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.174 r  DemoInterconnect_i/interface_axi_master_1/U0/interface2packet_inst/FSM_sequential_ifcomm_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.174    DemoInterconnect_i/interface_axi_master_1/U0/interface2packet_inst_n_2
    SLICE_X38Y39         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sys_clk (IN)
                         net (fo=0)                   0.000    83.330    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    78.676 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    80.263    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    80.354 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.443    81.797    DemoInterconnect_i/interface_axi_master_1/U0/m00_axi_aclk
    SLICE_X38Y39         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]/C
                         clock pessimism              0.398    82.196    
                         clock uncertainty           -0.226    81.970    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.077    82.047    DemoInterconnect_i/interface_axi_master_1/U0/FSM_sequential_ifcomm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         82.047    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                 79.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Destination:            DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             aclk_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns - uart_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.758%)  route 0.573ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.568    -0.596    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X57Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.573     0.118    DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/if00_data_in[4]
    SLICE_X41Y38         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.831    -0.840    DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/m00_axi_aclk
    SLICE_X41Y38         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]/C
                         clock pessimism              0.555    -0.285    
                         clock uncertainty            0.226    -0.059    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.066     0.007    DemoInterconnect_i/interface_axi_master_0/U0/interface2packet_inst/shift_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0
  To Clock:  uart_DemoInterconnect_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/ss_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (uart_DemoInterconnect_clk_wiz_0_0_1 rise@8333.001ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@8330.000ns)
  Data Path Delay:        2.262ns  (logic 0.642ns (28.384%)  route 1.620ns (71.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8331.519 - 8333.001 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 8329.120 - 8330.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                   8330.000  8330.000 r  
    L17                                               0.000  8330.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  8330.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  8331.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  8332.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  8325.744 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666  8327.410    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  8327.506 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.613  8329.119    DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/m00_axi_aclk
    SLICE_X60Y69         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/ss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518  8329.637 f  DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/ss_o_reg/Q
                         net (fo=2, routed)           0.976  8330.613    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_TX_Load
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124  8330.737 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data[7]_i_1/O
                         net (fo=8, routed)           0.643  8331.381    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data[7]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                   8333.001  8333.001 r  
    L17                                               0.000  8333.001 r  sys_clk (IN)
                         net (fo=0)                   0.000  8333.001    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406  8334.406 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  8335.568    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221  8328.347 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587  8329.934    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  8330.024 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.494  8331.519    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_Clk
    SLICE_X58Y72         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]/C
                         clock pessimism              0.398  8331.917    
                         clock uncertainty           -0.226  8331.691    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.205  8331.486    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                       8331.485    
                         arrival time                       -8331.382    
  -------------------------------------------------------------------
                         slack                                  0.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/ss_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.642%)  route 0.441ns (70.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.588    -0.576    DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/m00_axi_aclk
    SLICE_X59Y64         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/ss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/ss_o_reg/Q
                         net (fo=2, routed)           0.190    -0.245    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_TX_Load
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.045    -0.200 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data[7]_i_1/O
                         net (fo=8, routed)           0.251     0.052    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data[7]_i_1_n_0
    SLICE_X61Y65         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.855    -0.815    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    SLICE_X61Y65         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]/C
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.226    -0.034    
    SLICE_X61Y65         FDRE (Hold_fdre_C_CE)       -0.039    -0.073    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  uart_DemoInterconnect_clk_wiz_0_0
  To Clock:  uart_DemoInterconnect_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.126ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.402ns  (uart_DemoInterconnect_clk_wiz_0_0_1 rise@98329.398ns - uart_DemoInterconnect_clk_wiz_0_0 rise@98300.000ns)
  Data Path Delay:        3.311ns  (logic 0.704ns (21.266%)  route 2.607ns (78.734%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 98327.945 - 98329.398 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 98299.125 - 98300.000 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                  98300.000 98300.000 r  
    L17                                               0.000 98300.000 r  sys_clk (IN)
                         net (fo=0)                   0.000 98300.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 98301.477 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 98302.711    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 98295.750 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.666 98297.414    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096 98297.508 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.618 98299.125    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    SLICE_X61Y65         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.456 98299.578 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[7]/Q
                         net (fo=1, routed)           0.807 98300.383    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg_n_0_[7]
    SLICE_X58Y65         LUT6 (Prop_lut6_I0_O)        0.124 98300.508 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_3/O
                         net (fo=1, routed)           0.942 98301.453    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_3_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124 98301.578 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_2/O
                         net (fo=1, routed)           0.857 98302.438    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_i_2_n_0
    OLOGIC_X1Y84         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                  98329.398 98329.398 r  
    L17                                               0.000 98329.398 r  sys_clk (IN)
                         net (fo=0)                   0.000 98329.398    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 98330.805 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 98331.969    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 98324.750 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587 98326.336    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 98326.430 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.519 98327.945    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    OLOGIC_X1Y84         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg/C
                         clock pessimism              0.561 98328.508    
                         clock uncertainty           -0.111 98328.398    
    OLOGIC_X1Y84         FDRE (Setup_fdre_C_D)       -0.834 98327.563    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                      98327.563    
                         arrival time                       -98302.438    
  -------------------------------------------------------------------
                         slack                                 25.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns - uart_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.568    -0.596    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X57Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[0]/Q
                         net (fo=7, routed)           0.122    -0.332    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index[0]
    SLICE_X56Y46         LUT6 (Prop_lut6_I0_O)        0.045    -0.287 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index[1]_i_1_n_0
    SLICE_X56Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.837    -0.834    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/i_Clk
    SLICE_X56Y46         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.111    -0.472    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.120    -0.352    DemoInterconnect_i/uart_transceiver_0/U0/uart_rx_inst/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0_1
  To Clock:  uart_DemoInterconnect_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.434ns  (required time - arrival time)
  Source:                 DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/ss_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (uart_DemoInterconnect_clk_wiz_0_0_1 rise@833.300ns - aclk_DemoInterconnect_clk_wiz_0_0_1 rise@749.970ns)
  Data Path Delay:        2.262ns  (logic 0.642ns (28.384%)  route 1.620ns (71.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 831.818 - 833.300 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 749.090 - 749.970 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                    749.970   749.970 r  
    L17                                               0.000   749.970 r  sys_clk (IN)
                         net (fo=0)                   0.000   749.970    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   751.446 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   752.679    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   745.714 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   747.381    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   747.477 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.613   749.090    DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/m00_axi_aclk
    SLICE_X60Y69         FDRE                                         r  DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/ss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518   749.608 f  DemoInterconnect_i/interface_axi_master_1/U0/packet2interface_inst/ss_o_reg/Q
                         net (fo=2, routed)           0.976   750.584    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_TX_Load
    SLICE_X58Y70         LUT4 (Prop_lut4_I2_O)        0.124   750.708 r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data[7]_i_1/O
                         net (fo=8, routed)           0.643   751.352    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data[7]_i_1_n_0
    SLICE_X58Y72         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                    833.300   833.300 r  
    L17                                               0.000   833.300 r  sys_clk (IN)
                         net (fo=0)                   0.000   833.300    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   834.706 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   835.867    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   828.646 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.587   830.233    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   830.324 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.494   831.818    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/i_Clk
    SLICE_X58Y72         FDRE                                         r  DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]/C
                         clock pessimism              0.398   832.216    
                         clock uncertainty           -0.226   831.990    
    SLICE_X58Y72         FDRE (Setup_fdre_C_CE)      -0.205   831.785    DemoInterconnect_i/uart_transceiver_1/U0/uart_tx_inst/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                        831.785    
                         arrival time                        -751.352    
  -------------------------------------------------------------------
                         slack                                 80.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/ss_o_reg/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uart_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@416.650ns period=833.300ns})
  Path Group:             uart_DemoInterconnect_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.642%)  route 0.441ns (70.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.588    -0.576    DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/m00_axi_aclk
    SLICE_X59Y64         FDRE                                         r  DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/ss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.435 f  DemoInterconnect_i/interface_axi_master_0/U0/packet2interface_inst/ss_o_reg/Q
                         net (fo=2, routed)           0.190    -0.245    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_TX_Load
    SLICE_X58Y65         LUT4 (Prop_lut4_I2_O)        0.045    -0.200 r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data[7]_i_1/O
                         net (fo=8, routed)           0.251     0.052    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data[7]_i_1_n_0
    SLICE_X61Y65         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/uart_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.855    -0.815    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/i_Clk
    SLICE_X61Y65         FDRE                                         r  DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]/C
                         clock pessimism              0.555    -0.260    
                         clock uncertainty            0.226    -0.034    
    SLICE_X61Y65         FDRE (Hold_fdre_C_CE)       -0.039    -0.073    DemoInterconnect_i/uart_transceiver_0/U0/uart_tx_inst/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@10.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.773ns (33.188%)  route 1.556ns (66.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.565    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.795     0.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.295     0.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.761     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X29Y12         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587     6.933    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.024 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.443     8.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.563     9.030    
                         clock uncertainty           -0.074     8.956    
    SLICE_X29Y12         FDPE (Recov_fdpe_C_PRE)     -0.359     8.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  7.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.338%)  route 0.200ns (58.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X36Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.828    -0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X36Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.502    -0.341    
    SLICE_X36Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0_1
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0

Setup :           91  Failing Endpoints,  Worst Slack       -2.795ns,  Total Violation     -166.018ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.795ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.010ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@250.000ns - aclk_DemoInterconnect_clk_wiz_0_0_1 rise@249.990ns)
  Data Path Delay:        2.329ns  (logic 0.773ns (33.188%)  route 1.556ns (66.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 248.467 - 250.000 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 249.062 - 249.990 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                    249.990   249.990 r  
    L17                                               0.000   249.990 r  sys_clk (IN)
                         net (fo=0)                   0.000   249.990    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   251.466 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   252.699    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   245.734 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666   247.401    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   247.497 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.565   249.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.478   249.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.795   250.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.295   250.630 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.761   251.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X29Y12         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                    250.000   250.000 r  
    L17                                               0.000   250.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   250.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   251.406 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   252.567    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   245.346 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587   246.933    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   247.024 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.443   248.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.563   249.030    
                         clock uncertainty           -0.074   248.956    
    SLICE_X29Y12         FDPE (Recov_fdpe_C_PRE)     -0.359   248.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        248.597    
                         arrival time                        -251.391    
  -------------------------------------------------------------------
                         slack                                 -2.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.338%)  route 0.200ns (58.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X36Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.828    -0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X36Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.502    -0.341    
                         clock uncertainty            0.074    -0.266    
    SLICE_X36Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.940ns  (aclk_DemoInterconnect_clk_wiz_0_0_1 rise@9832.940ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@9830.000ns)
  Data Path Delay:        2.329ns  (logic 0.773ns (33.188%)  route 1.556ns (66.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 9831.408 - 9832.940 ) 
    Source Clock Delay      (SCD):    -0.928ns = ( 9829.072 - 9830.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                   9830.000  9830.000 r  
    L17                                               0.000  9830.000 r  sys_clk (IN)
                         net (fo=0)                   0.000  9830.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476  9831.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  9832.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965  9825.744 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666  9827.410    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  9827.506 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.565  9829.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.478  9829.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.795  9830.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.295  9830.639 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.761  9831.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X29Y12         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                   9832.940  9832.940 r  
    L17                                               0.000  9832.940 r  sys_clk (IN)
                         net (fo=0)                   0.000  9832.940    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406  9834.346 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  9835.508    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221  9828.286 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587  9829.873    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  9829.964 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.443  9831.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.563  9831.970    
                         clock uncertainty           -0.074  9831.896    
    SLICE_X29Y12         FDPE (Recov_fdpe_C_PRE)     -0.359  9831.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       9831.537    
                         arrival time                       -9831.401    
  -------------------------------------------------------------------
                         slack                                  0.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by aclk_DemoInterconnect_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.338%)  route 0.200ns (58.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X36Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.828    -0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X36Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.502    -0.341    
                         clock uncertainty            0.074    -0.266    
    SLICE_X36Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aclk_DemoInterconnect_clk_wiz_0_0_1
  To Clock:  aclk_DemoInterconnect_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.526ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (aclk_DemoInterconnect_clk_wiz_0_0_1 rise@83.330ns - aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.773ns (33.188%)  route 1.556ns (66.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 81.797 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.666    -2.589    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.493 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.565    -0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X14Y12         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.478    -0.450 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.795     0.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X14Y12         LUT2 (Prop_lut2_I1_O)        0.295     0.640 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.761     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X29Y12         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sys_clk (IN)
                         net (fo=0)                   0.000    83.330    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    78.676 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.587    80.263    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    80.354 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        1.443    81.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.563    82.360    
                         clock uncertainty           -0.074    82.287    
    SLICE_X29Y12         FDPE (Recov_fdpe_C_PRE)     -0.359    81.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         81.928    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 80.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock aclk_DemoInterconnect_clk_wiz_0_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns - aclk_DemoInterconnect_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.338%)  route 0.200ns (58.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.489    -1.189    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.163 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.560    -0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y12         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.463 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.200    -0.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X36Y12         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aclk_DemoInterconnect_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    DemoInterconnect_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  DemoInterconnect_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    DemoInterconnect_i/clk_wiz_0/inst/clk_in1_DemoInterconnect_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  DemoInterconnect_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.534    -1.700    DemoInterconnect_i/clk_wiz_0/inst/aclk_DemoInterconnect_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.671 r  DemoInterconnect_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3814, routed)        0.828    -0.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X36Y12         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.502    -0.341    
    SLICE_X36Y12         FDCE (Remov_fdce_C_CLR)     -0.092    -0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.021ns (21.243%)  route 3.785ns (78.757%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.854     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.547     3.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X30Y23         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478     3.975 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=3, routed)           0.828     4.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.295     5.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.988     6.086    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.014     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X28Y13         LUT1 (Prop_lut1_I0_O)        0.124     7.349 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.955     8.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.593    34.593    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.446    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.346    36.476    
                         clock uncertainty           -0.035    36.441    
    SLICE_X29Y8          FDCE (Recov_fdce_C_CLR)     -0.405    36.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.036    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 27.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.589%)  route 0.234ns (62.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.561     1.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X35Y8          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.234     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X37Y8          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.831     1.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X37Y8          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.124     1.593    
    SLICE_X37Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.202    





