
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-9NPFMK2

Implementation : counter_impl

# Written on Sat Sep 19 22:53:02 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start       Requested     Requested     Clock        Clock                     Clock
Level     Clock       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------
0 -       led|clk     635.5 MHz     1.574         inferred     Autoconstr_clkgroup_0     3    
==============================================================================================


Clock Load Summary
******************

            Clock     Source        Clock Pin        Non-clock Pin     Non-clock Pin
Clock       Load      Pin           Seq Example      Seq Example       Comb Example 
------------------------------------------------------------------------------------
led|clk     3         clk(port)     count[1:0].C     -                 -            
====================================================================================
