{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/192-US8,169,201(active).pdf"}, "page_content": "Furthermore, the first and second examples of a voltage/ current regulator in accordance with the invention provide at least a regulator comprising: a power conversion stage; a controller circuit having means for sensing an output signal of the regulator and comparing it to a reference signal of the regulator to generate a control signal for controlling the power conversion stage so as to regulate the output signal of the regulator to converge to a level of the reference signal; and a compensator circuit having: means for sensing an output signal at a passive component at the output of the regulator; means for generating a compensating signal based on a dif- ference signal, said difference signal comprising a difference\n\nFIG. 8 shows the small-signal model of the system. G,,AS) and H(S) are the control-to-output transfer function of the PCS 114 and transfer function of the controller stage 116 in the voltage regulator 110. Z,(S) and G,,(S) are the open-loop output impedance and input-to-output transfer function of the PCS 114, respectively. 1,(S) is the small-signal output current disturbance.\n\nThe transfer characteristics of the system can be shown to be equal to:\n\ni,.\n\nthe by\n\nIn the improved current regulator arrangement of FIG. 4,\n\ntor 210 to quickly and stably converge to the level of the current reference signal Ver\n\n25\n\n35\n\n40\n\n45\n\n50\n\n55\n\nto\n\nput\n\nfirst\n\nas\n\nto\n\nthe\n\nv,,.\n\nVorVort\u00a5o2)\n\nUS 8,169,201 B2\n\n11\n\n12\n\npresent in the output Voltage signal in the absence of any\n\napplication of a compensation signal from the compensator\n\n$o (S) =\n\n(1)\n\ncircuit 122.\n\nTi(S)\n\nGyi (S)\n\nZo (S) a\n\n1\n\n,\n\n, , (s) + 1 .\n\n. .(s) + 1 .\n\n, i.(s) + 1 .\n\n. .(s)\n\nOne skilled in the art will recognize that FIG. depicts a\n\ntypical buck voltage regulator circuit and therefore FIG. 10\n\ndepicts a typical buck regulator circuit modified to include a\n\nwhere T, (S)=G, (S)H(S)[1+G.(S)+G.(S)G, (S) is the loop\n\ncompensator circuit according to the invention. As such, a\n\ngain of the system.", "type": "Document"}}