
AVRASM ver. 2.2.8  C:\Users\ferch\OneDrive\Documentos\GitHub\Laboratorio\Proyecto1\Proyecto1\main.asm Thu Mar 14 13:52:08 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\ferch\OneDrive\Documentos\GitHub\Laboratorio\Proyecto1\Proyecto1\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\ferch\OneDrive\Documentos\GitHub\Laboratorio\Proyecto1\Proyecto1\main.asm(11): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 //********************************************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 // Universidad del Valle de Guatemala
                                 // IE2023: Programacin de microcontroladores
                                 // Autor: Mara Andrade
                                 // Proyecto: Reloj
                                 // Archivo: Proyecto1.asm
                                 // Hardware: ATMEGA328P
                                 // Created: 21/02/2024 8:06:46
                                 //********************************************
                                 // Encabezado -------------------------------------------------------
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .cseg 
                                 // Interrupt Vectors ------------------------------------------------
                                 .org 0x00						;Reset
000000 940c 001e                 	JMP START
                                 .org 0x0006						;Pin Change Interrupt Request 0
000006 940c 02eb                 	JMP PCINT0_INT
                                 .org 0x0016						;Compare Match A Timer1
000016 940c 0343                 	JMP TIMER1_COMPA
                                 .org 0x001C						;Compare Match A Timer0
00001c 940c 0341                 	JMP TIMER0_COMPA
                                 // Reset --------------------------------------------------------- //
                                 START:
                                 // Stack Pointer ----------------------------------------------------
00001e ef0f                      LDI R16, LOW(RAMEND)
00001f bf0d                      OUT SPL, R16
000020 e018                      LDI R17, HIGH(RAMEND)
000021 bf1e                      OUT SPH, R17
                                 //Functional Registers ----------------------------------------------
                                 .def resmode= R0
                                 .def ahours	= R1
                                 .def amins	= R2
                                 .def asecs	= R3
                                 .def aday	= R4
                                 .def amonth	= R5
                                 .def ayear	= R6
                                 .def shours	= R7
                                 .def smins	= R8
                                 .def ssecs	= R9
                                 .def sdays	= R10
                                 .def smonth	= R11
                                 .def syear	= R12
                                 .def btndel = R13
                                 .def display= R14
                                 .def movdsl = R15
                                 .def hours	= R18
                                 .def minutes= R19
                                 .def seconds= R20
                                 .def day	= R21
                                 .def month	= R22
                                 .def year	= R23
                                 .def mode	= R24
                                 .def dissel = R25
                                 //General Settings --------------------------------------------------
                                 Setup:
                                 	//PinChange
000022 e001                      	LDI R16, (1<<PCIE0)
000023 9300 0068                 	STS PCICR, R16				;Enable Pin Change Interrupt for PORTB
000025 e10c                      	LDI R16, (1<<PCINT4)|(1<<PCINT3)|(1<<PCINT2)
000026 9300 006b                 	STS PCMSK0, R16				;Enable Pin Change on PB4, PB3 and PB2
                                 	//Timer0
000028 e002                      	LDI R16, (1<<OCIE0A)	
000029 9300 006e                 	STS TIMSK0, R16				;Enable Interrupt Mask for Compare Match A Timer0
00002b bd04                      	OUT TCCR0A, R16				;Timer0 mode >> CTC Mode
00002c e207                      	LDI R16, 0x27
00002d bd07                      	OUT OCR0A, R16				;Max for CTC Mode Timer0 >> Generates interrrupt0
00002e e005                      	LDI R16, (1<<CS02)|(1<<CS00)
00002f bd05                      	OUT TCCR0B, R16				;Timer0 clock selected >> Prescaler at 1024
                                 	//Timer1
000030 e002                      	LDI R16, (1<<OCIE1A)	
000031 9300 006f                 	STS TIMSK1, R16				;Enable Interrupt Mask for Compare Match A Timer1
000033 e10e                      	LDI R16, 0x1E
000034 9300 0089                 	STS OCR1AH, R16				;Max for CTC Mode Low Timer1 >> Generates interrrupt1
000036 e805                      	LDI R16, 0x85 
000037 9300 0088                 	STS OCR1AL, R16				;Max for CTC Mode High Timer1 >> Generates interrrupt1
000039 2700                      	CLR R16
00003a 9300 0080                 	STS TCCR1A, R16				;Timer1 mode >> CTC Mode
00003c e00d                      	LDI R16, (1<<WGM12)|(1<<CS12)|(1<<CS10)
00003d 9300 0081                 	STS TCCR1B, R16				;Timer1 Prescaler at 1024 and CTC Settings
00003f 9478                      	SEI							;Enable all interruptions
                                 	//Inputs and outputs
000040 2700                      	CLR R16
000041 9300 00c1                 	STS	UCSR0B, R16				;Unable RX y TX for communication
000043 e30f                      	LDI R16, 0x3F
000044 b907                      	OUT DDRC, R16				;Set all available PortC as output
000045 ef0f                      	LDI R16, 0xFF
000046 b90a                      	OUT DDRD, R16				;Set all PortD as output
000047 e203                      	LDI R16, 0x23
000048 b904                      	OUT DDRB, R16				;Set as outputs PB0&PB1&PB5 for led mode
000049 e10c                      	LDI R16, 0x1C					
00004a b905                      	OUT PORTB, R16				;Buttons pull-ups			
                                 	//Setting initial values
00004b e540                      	LDI seconds, 0x50
00004c e539                      	LDI minutes, 0x59
00004d e223                      	LDI hours, 0x23
00004e e258                      	LDI day, 0x28
00004f e062                      	LDI month, 2
000050 e274                      	LDI year, 0x24
000051 e098                      	LDI dissel, 0x08
000052 2700                      	CLR R16
000053 2e10                      	MOV ahours, R16
000054 2e20                      	MOV amins, R16
000055 2e30                      	MOV asecs, R16
000056 e209                      	LDI R16, 0x29
000057 2e40                      	MOV aday, R16
000058 e005                      	LDI R16, 5
000059 2e50                      	MOV amonth, R16
00005a e108                      	LDI R16, 24
00005b 2e60                      	MOV ayear, R16
00005c e001                      	LDI R16, 1
00005d 24ff                      	CLR movdsl
00005e 24dd                      	CLR btndel
                                 //Main loop ---------------------------------------------------------
                                 Loop:
                                 //Settings of Mode
00005f ff93                      	SBRS dissel, 3				;Check change of display
000060 940c 005f                 	JMP Loop
000062 7097                      	CBR dissel, 0xF8			;Display selector
000063 e0fc                      	LDI ZH, HIGH(modejumps<<1)	;Redirect to mode jump's table
000064 e0ee                      	LDI ZL, LOW(modejumps<<1)
000065 0fe8                      	ADD ZL, mode
000066 91e4                      	LPM R30, Z
000067 3084                      	CPI mode, 4
000068 f414                      	BRGE doublebyte
000069 27ff                      	CLR R31
00006a 9409                      	IJMP
                                 doublebyte:
00006b e0f1                      	LDI R31, 1
00006c 9409                      	IJMP
                                 //Enable buttons
                                 enablebtns:
00006d b103                      	IN R16, PINB
00006e 710c                      	CBR R16, 0xE3
00006f 310c                      	CPI R16, 0x1C
000070 f439                      	BRNE continuedisplayset
000071 e10c                      	LDI R16, (1<<PCINT4)|(1<<PCINT3)|(1<<PCINT2)
000072 9300 006b                 	STS PCMSK0, R16
000074 940c 0078                 	JMP continuedisplayset
                                 //Display assign of selector and value
                                 display_settings:
000076 3095                      	CPI dissel, 5
000077 f3a9                      	BREQ enablebtns
                                 continuedisplayset:
000078 e0fc                      	LDI ZH, HIGH(selector<<1)	;Redirect to selector's values table
000079 e1e8                      	LDI ZL, LOW(selector<<1)
00007a 0fe9                      	ADD ZL, dissel
00007b 9104                      	LPM R16, Z
00007c b908                      	OUT PORTC, R16
00007d 3090                      	CPI dissel, 0
00007e f041                      	BREQ noblink
00007f 3095                      	CPI dissel, 5
000080 f031                      	BREQ noblink
000081 2d0d                      	MOV R16, btndel
000082 7001                      	CBR R16, 0xFE
000083 0ee0                      	ADD display, R16
000084 b8eb                      	OUT PORTD, display		
000085 940c 008a                 	JMP completedisplay
                                 noblink:
000087 b8eb                      	OUT PORTD, display		
000088 940c 008a                 	JMP completedisplay
                                 completedisplay:
00008a 3095                      	CPI dissel, 5
00008b f019                      	BREQ reset
00008c 9593                      	INC dissel
00008d 940c 005f                 	JMP Loop
                                 reset:
00008f 2799                      	CLR dissel
000090 940c 005f                 	JMP Loop
                                 //Modes
                                 MST:							;Mode >> Show Time
000092 9a28                      	SBI PORTB, PB0
000093 3092                      	CPI dissel, 2
000094 f068                      	BRLO hours_settings
000095 f089                      	BREQ minutes1
000096 3093                      	CPI dissel, 3
000097 f0a1                      	BREQ minutes0
000098 2f04                      	MOV R16, seconds
000099 fd90                      	SBRC dissel, 0
00009a 940c 00b1                 	JMP seconds0
                                 	//seconds1
00009c 9502                      	SWAP R16
00009d 700f                      	CBR R16, 0xF0
00009e 940e 02ce                 	CALL D4_D5
0000a0 940c 0076                 	JMP display_settings
                                 	hours_settings:
0000a2 2f02                      		MOV R16, hours
0000a3 940e 02b9                 		CALL D0_D1
0000a5 940c 0076                 		JMP display_settings
                                 	minutes1:
0000a7 2f03                      		MOV R16, minutes
0000a8 940e 02c1                 		CALL D2
0000aa 940c 0076                 		JMP display_settings
                                 	minutes0:
0000ac 2f03                      		MOV R16, minutes
0000ad 940e 02c8                 		CALL D3
0000af 940c 0076                 		JMP display_settings	
                                 	seconds0:
0000b1 700f                      		CBR R16, 0xF0
0000b2 940e 02ce                 		CALL D4_D5
0000b4 940c 0076                 		JMP display_settings
                                 SDM:							;Mode >> Show Date
0000b6 9a2d                      	SBI PORTB, PB5
0000b7 3092                      	CPI dissel, 2
0000b8 f068                      	BRLO days_settings
0000b9 f089                      	BREQ month1
0000ba 3093                      	CPI dissel, 3
0000bb f0a1                      	BREQ month0
0000bc 2f07                      	MOV R16, year
0000bd fd90                      	SBRC dissel, 0
0000be 940c 00d5                 	JMP year0
                                 	//year1
0000c0 9502                      	SWAP R16
0000c1 700f                      	CBR R16, 0xF0
0000c2 940e 02ce                 	CALL D4_D5
0000c4 940c 0076                 	JMP display_settings
                                 	days_settings:
0000c6 2f05                      		MOV R16, day
0000c7 940e 02b9                 		CALL D0_D1
0000c9 940c 0076                 		JMP display_settings
                                 	month1:
0000cb 2f06                      		MOV R16, month
0000cc 940e 02c1                 		CALL D2
0000ce 940c 0076                 		JMP display_settings
                                 	month0:
0000d0 2f06                      		MOV R16, month
0000d1 940e 02c8                 		CALL D3
0000d3 940c 0076                 		JMP display_settings	
                                 	year0:
0000d5 700f                      		CBR R16, 0xF0
0000d6 940e 02ce                 		CALL D4_D5
0000d8 940c 0076                 		JMP display_settings
                                 ATM:							;Mode >> Show Alarm Time
0000da 9a28                      	SBI PORTB, PB0
0000db 9a2d                      	SBI PORTB, PB5
0000dc 3092                      	CPI dissel, 2
0000dd f068                      	BRLO ahours_settings
0000de f089                      	BREQ amins1
0000df 3093                      	CPI dissel, 3
0000e0 f0a1                      	BREQ amins0
0000e1 2d03                      	MOV R16, asecs
0000e2 fd90                      	SBRC dissel, 0
0000e3 940c 00fa                 	JMP aseconds0
                                 	//seconds1
0000e5 9502                      	SWAP R16
0000e6 700f                      	CBR R16, 0xF0
0000e7 940e 02ce                 	CALL D4_D5
0000e9 940c 0076                 	JMP display_settings
                                 	ahours_settings:
0000eb 2d01                      		MOV R16, ahours
0000ec 940e 02b9                 		CALL D0_D1
0000ee 940c 0076                 		JMP display_settings
                                 	amins1:
0000f0 2d02                      		MOV R16, amins
0000f1 940e 02c1                 		CALL D2
0000f3 940c 0076                 		JMP display_settings
                                 	amins0:
0000f5 2d02                      		MOV R16, amins
0000f6 940e 02c8                 		CALL D3
0000f8 940c 0076                 		JMP display_settings	
                                 	aseconds0:
0000fa 700f                      		CBR R16, 0xF0
0000fb 940e 02ce                 		CALL D4_D5
0000fd 940c 0076                 		JMP display_settings
                                 ADM:							;Mode >> Show Alarm Date
0000ff 9a28                      	SBI PORTB, PB0
000100 9a2d                      	SBI PORTB, PB5
000101 3092                      	CPI dissel, 2
000102 f068                      	BRLO adays_settings
000103 f089                      	BREQ amonth1
000104 3093                      	CPI dissel, 3
000105 f0a1                      	BREQ amonth0
000106 2d06                      	MOV R16, ayear
000107 fd90                      	SBRC dissel, 0
000108 940c 011f                 	JMP ayear0
                                 	//year1
00010a 9502                      	SWAP R16
00010b 700f                      	CBR R16, 0xF0
00010c 940e 02ce                 	CALL D4_D5
00010e 940c 0076                 	JMP display_settings
                                 	adays_settings:
000110 2d04                      		MOV R16, aday
000111 940e 02b9                 		CALL D0_D1
000113 940c 0076                 		JMP display_settings
                                 	amonth1:
000115 2d05                      		MOV R16, amonth
000116 940e 02c1                 		CALL D2
000118 940c 0076                 		JMP display_settings
                                 	amonth0:
00011a 2d05                      		MOV R16, amonth
00011b 940e 02c8                 		CALL D3
00011d 940c 0076                 		JMP display_settings	
                                 	ayear0:
00011f 700f                      		CBR R16, 0xF0
000120 940e 02ce                 		CALL D4_D5
000122 940c 0076                 		JMP display_settings
                                 TA_S:								;Mode >> Time or Alarm Settings
000124 fed0                      	SBRS btndel, 0
000125 9828                      	CBI PORTB, PB0
000126 fcd0                      	SBRC btndel, 0
000127 9a28                      	SBI PORTB, PB0
000128 2d1d                      	MOV R17, btndel
000129 fd13                      	SBRC R17, PB3
00012a 940c 019c                 	JMP DEC_LEFTm
00012c fd14                      	SBRC R17, PB4
00012d 940c 015e                 	JMP INC_RIGHTm
                                 showdsptimeset:
00012f 3092                      	CPI dissel, 2
000130 f080                      	BRLO shours_settings
000131 f0b9                      	BREQ sminutes1
000132 3093                      	CPI dissel, 3
000133 f0e9                      	BREQ sminutes0
000134 ff81                      	SBRS mode, 1
000135 2d09                      	MOV R16, ssecs
000136 fd81                      	SBRC mode, 1
000137 2d03                      	MOV R16, asecs
000138 fd90                      	SBRC dissel, 0
000139 940c 0159                 	JMP sseconds0
                                 	//seconds1
00013b 9502                      	SWAP R16
00013c 700f                      	CBR R16, 0xF0
00013d 940e 02ce                 	CALL D4_D5
00013f 940c 0076                 	JMP display_settings
                                 	shours_settings:
000141 ff81                      		SBRS mode, 1
000142 2d07                      		MOV R16, shours
000143 fd81                      		SBRC mode, 1
000144 2d01                      		MOV R16, ahours
000145 940e 02b9                 		CALL D0_D1
000147 940c 0076                 		JMP display_settings
                                 	sminutes1:
000149 ff81                      		SBRS mode, 1
00014a 2d08                      		MOV R16, smins
00014b fd81                      		SBRC mode, 1
00014c 2d02                      		MOV R16, amins
00014d 940e 02c1                 		CALL D2
00014f 940c 0076                 		JMP display_settings
                                 	sminutes0:
000151 ff81                      		SBRS mode, 1
000152 2d08                      		MOV R16, smins
000153 fd81                      		SBRC mode, 1
000154 2d02                      		MOV R16, amins
000155 940e 02c8                 		CALL D3
000157 940c 0076                 		JMP display_settings	
                                 	sseconds0:
000159 700f                      		CBR R16, 0xF0
00015a 940e 02ce                 		CALL D4_D5
00015c 940c 0076                 		JMP display_settings
                                 INC_RIGHTm:
00015e fd12                      	SBRC R17, PB2
00015f 940c 012f                 	JMP showdsptimeset
000161 2d0f                      	MOV R16, movdsl
000162 3000                      	CPI R16, 0
000163 f059                      	BREQ incrementShours
000164 3001                      	CPI R16, 1
000165 f0c1                      	BREQ incrementSminutes
000166 3002                      	CPI R16, 2
000167 f129                      	BREQ incrementSseconds
000168 940c 012f                 	JMP showdsptimeset
                                 confirminctm:
00016a 2d1d                      	MOV R17, btndel
00016b 7e1f                      	CBR R17, 0x10
00016c 2ed1                      	MOV btndel, R17
00016d 940c 012f                 	JMP showdsptimeset
                                 incrementShours:
00016f ff81                      	SBRS mode, 1
000170 2d07                      	MOV R16, shours 
000171 fd81                      	SBRC mode, 1
000172 2d01                      	MOV R16, ahours 
000173 940e 02d3                 	CALL time_inc
000175 3204                      	CPI R16, 0x24
000176 f409                      	BRNE offbuttoninch
000177 2700                      	CLR R16
                                 offbuttoninch:
000178 ff81                      	SBRS mode, 1
000179 2e70                      	MOV shours, R16
00017a fd81                      	SBRC mode, 1
00017b 2e10                      	MOV ahours, R16
00017c 940c 016a                 	JMP confirminctm
                                 incrementSminutes:
00017e ff81                      	SBRS mode, 1
00017f 2d08                      	MOV R16, smins 
000180 fd81                      	SBRC mode, 1
000181 2d02                      	MOV R16, amins 
000182 940e 02d3                 	CALL time_inc
000184 3600                      	CPI R16, 0x60
000185 f409                      	BRNE offbuttonincm
000186 2700                      	CLR R16
                                 offbuttonincm:
000187 ff81                      	SBRS mode, 1
000188 2e80                      	MOV smins, R16
000189 fd81                      	SBRC mode, 1
00018a 2e20                      	MOV amins, R16
00018b 940c 016a                 	JMP confirminctm
                                 incrementSseconds:
00018d ff81                      	SBRS mode, 1
00018e 2d09                      	MOV R16, ssecs 
00018f fd81                      	SBRC mode, 1
000190 2d03                      	MOV R16, asecs 
000191 940e 02d3                 	CALL time_inc
000193 3600                      	CPI R16, 0x60
000194 f409                      	BRNE offbuttonincs
000195 2700                      	CLR R16
                                 offbuttonincs:
000196 ff81                      	SBRS mode, 1
000197 2e90                      	MOV ssecs, R16
000198 fd81                      	SBRC mode, 1
000199 2e30                      	MOV asecs, R16
00019a 940c 016a                 	JMP confirminctm
                                 DEC_LEFTm:
00019c fd12                      	SBRC R17, PB2
00019d 940c 012f                 	JMP showdsptimeset
00019f 2d0f                      	MOV R16, movdsl
0001a0 3000                      	CPI R16, 0
0001a1 f059                      	BREQ decrementShours
0001a2 3001                      	CPI R16, 1
0001a3 f0d1                      	BREQ decrementSminutes
0001a4 3002                      	CPI R16, 2
0001a5 f149                      	BREQ decrementSseconds
0001a6 940c 012f                 	JMP showdsptimeset
                                 confirmdectm:
0001a8 2d1d                      	MOV R17, btndel
0001a9 7f17                      	CBR R17, 0x08
0001aa 2ed1                      	MOV btndel, R17
0001ab 940c 012f                 	JMP showdsptimeset
                                 decrementShours:
0001ad ff81                      	SBRS mode, 1
0001ae 2d07                      	MOV R16, shours 
0001af fd81                      	SBRC mode, 1
0001b0 2d01                      	MOV R16, ahours
0001b1 3000                      	CPI R16, 0
0001b2 f021                      	BREQ underflowh
0001b3 940e 02de                 	CALL time_dec
0001b5 940c 01b8                 	JMP finaldech
                                 underflowh:
0001b7 e203                      	LDI R16, 0x23
                                 finaldech:
0001b8 ff81                      	SBRS mode, 1
0001b9 2e70                      	MOV shours, R16
0001ba fd81                      	SBRC mode, 1
0001bb 2e10                      	MOV ahours, R16
0001bc 940c 01a8                 	JMP confirmdectm
                                 decrementSminutes:
0001be ff81                      	SBRS mode, 1
0001bf 2d08                      	MOV R16, smins 
0001c0 fd81                      	SBRC mode, 1
0001c1 2d02                      	MOV R16, amins
0001c2 3000                      	CPI R16, 0
0001c3 f021                      	BREQ underflowm
0001c4 940e 02de                 	CALL time_dec
0001c6 940c 01c9                 	JMP finaldecm
                                 underflowm:
0001c8 e509                      	LDI R16, 0x59
                                 finaldecm:
0001c9 ff81                      	SBRS mode, 1
0001ca 2e80                      	MOV smins, R16
0001cb fd81                      	SBRC mode, 1
0001cc 2e20                      	MOV amins, R16
0001cd 940c 01a8                 	JMP confirmdectm
                                 decrementSseconds:
0001cf ff81                      	SBRS mode, 1
0001d0 2d09                      	MOV R16, ssecs 
0001d1 fd81                      	SBRC mode, 1
0001d2 2d03                      	MOV R16, asecs 
0001d3 3000                      	CPI R16, 0
0001d4 f021                      	BREQ underflows
0001d5 940e 02de                 	CALL time_dec
0001d7 940c 01da                 	JMP finaldecs
                                 underflows:
0001d9 e203                      	LDI R16, 0x23
                                 finaldecs:
0001da ff81                      	SBRS mode, 1
0001db 2e90                      	MOV ssecs, R16
0001dc fd81                      	SBRC mode, 1
0001dd 2e30                      	MOV asecs, R16
0001de 940c 01a8                 	JMP confirmdectm
                                 
                                 DASM:							;Mode >> Date or Alarm Date Settings
0001e0 fed0                      	SBRS btndel, 0
0001e1 982d                      	CBI PORTB, PB5
0001e2 fcd0                      	SBRC btndel, 0
0001e3 9a2d                      	SBI PORTB, PB5
0001e4 2d1d                      	MOV R17, btndel
0001e5 fd13                      	SBRC R17, PB3
0001e6 940c 026a                 	JMP DEC_LEFTd
0001e8 fd14                      	SBRC R17, PB4
0001e9 940c 021a                 	JMP INC_RIGHTd
                                 showdspdateset:
0001eb 3092                      	CPI dissel, 2
0001ec f080                      	BRLO sdays_settings				;Days settings jump
0001ed f0b9                      	BREQ smonth1					;Month firstbit jump
0001ee 3093                      	CPI dissel, 3
0001ef f0e9                      	BREQ smonth0					;Month lsbit jump		
0001f0 ff81                      	SBRS mode, 1
0001f1 2d0c                      	MOV R16, syear
0001f2 fd81                      	SBRC mode, 1
0001f3 2d06                      	MOV R16, ayear
0001f4 fd90                      	SBRC dissel, 0
0001f5 940c 0215                 	JMP syears0						;Year lsbit jump
                                 	//year1
0001f7 9502                      	SWAP R16
0001f8 700f                      	CBR R16, 0xF0
0001f9 940e 02ce                 	CALL D4_D5
0001fb 940c 0076                 	JMP display_settings
                                 	sdays_settings:					;Days settings
0001fd ff81                      		SBRS mode, 1
0001fe 2d0a                      		MOV R16, sdays
0001ff fd81                      		SBRC mode, 1
000200 2d04                      		MOV R16, aday
000201 940e 02b9                 		CALL D0_D1
000203 940c 0076                 		JMP display_settings
                                 	smonth1:						;Month firstbit
000205 ff81                      		SBRS mode, 1
000206 2d0b                      		MOV R16, smonth
000207 fd81                      		SBRC mode, 1
000208 2d05                      		MOV R16, amonth
000209 940e 02c1                 		CALL D2
00020b 940c 0076                 		JMP display_settings
                                 	smonth0:						;Month lsbit
00020d ff81                      		SBRS mode, 1
00020e 2d0b                      		MOV R16, smonth
00020f fd81                      		SBRC mode, 1
000210 2d05                      		MOV R16, amonth
000211 940e 02c8                 		CALL D3
000213 940c 0076                 		JMP display_settings	
                                 	syears0:						;Year lsbit
000215 700f                      		CBR R16, 0xF0
000216 940e 02ce                 		CALL D4_D5
000218 940c 0076                 		JMP display_settings
                                 INC_RIGHTd:
00021a fd12                      	SBRC R17, PB2
00021b 940c 01eb                 	JMP showdspdateset
00021d 2d0f                      	MOV R16, movdsl
00021e 3002                      	CPI R16, 2
00021f f059                      	BREQ incrementSdays
000220 3001                      	CPI R16, 1
000221 f1a9                      	BREQ incrementSmonths
000222 3000                      	CPI R16, 0
000223 f111                      	BREQ incrementSyears
000224 940c 01eb                 	JMP showdspdateset
                                 confirmincdt:
000226 2d1d                      	MOV R17, btndel
000227 7e1f                      	CBR R17, 0x10
000228 2ed1                      	MOV btndel, R17
000229 940c 01eb                 	JMP showdspdateset
                                 incrementSdays:
00022b ff81                      	SBRS mode, 1
00022c 2d0a                      	MOV R16, sdays
00022d fd81                      	SBRC mode, 1
00022e 2d04                      	MOV R16, aday 
00022f e0fc                      	LDI ZH, HIGH(days_month<<1)	;Redirect to days of month table
000230 e0e0                      	LDI ZL, LOW(days_month<<1)
000231 ff81                      	SBRS mode, 1
000232 0deb                      	ADD ZL, smonth				;Correct to the actual month
000233 fd81                      	SBRC mode, 1
000234 0de5                      	ADD ZL, amonth				;Correct to the actual month
000235 9114                      	LPM R17, Z					;Max day of month
000236 1701                      	CP R16, R17
000237 f431                      	BRNE incrementday
000238 ff81                      	SBRS mode, 1
000239 e001                      	LDI R16, 1
00023a fd81                      	SBRC mode, 1
00023b 2700                      	CLR R16
00023c 940c 0240                 	JMP setnewday
                                 incrementday:
00023e 940e 02d3                 	CALL time_inc
                                 setnewday:
000240 ff81                      	SBRS mode, 1
000241 2ea0                      	MOV sdays, R16
000242 fd81                      	SBRC mode, 1
000243 2e40                      	MOV aday, R16
000244 940c 0226                 	JMP confirmincdt
                                 incrementSyears:
000246 ff81                      	SBRS mode, 1
000247 2d0c                      	MOV R16, syear
000248 fd81                      	SBRC mode, 1
000249 2d06                      	MOV R16, ayear 
00024a 3909                      	CPI R16, 0x99
00024b f419                      	BRNE incrementyear
00024c 2700                      	CLR R16
00024d 940c 0251                 	JMP setnewyeari
                                 incrementyear:
00024f 940e 02d3                 	CALL time_inc
                                 setnewyeari:
000251 ff81                      	SBRS mode, 1
000252 2ec0                      	MOV syear, R16
000253 fd81                      	SBRC mode, 1
000254 2e60                      	MOV ayear, R16
000255 940c 0226                 	JMP confirmincdt
                                 incrementSmonths:
000257 ff81                      	SBRS mode, 1
000258 2d0b                      	MOV R16, smonth 
000259 fd81                      	SBRC mode, 1
00025a 2d05                      	MOV R16, amonth
00025b 300c                      	CPI R16, 12
00025c f431                      	BRNE incrementmonth
00025d ff81                      	SBRS mode, 1
00025e e001                      	LDI R16, 1
00025f fd81                      	SBRC mode, 1
000260 2700                      	CLR R16
000261 940c 0264                 	JMP setnewmonth
                                 incrementmonth:
000263 9503                      	INC R16
                                 setnewmonth:
000264 ff81                      	SBRS mode, 1
000265 2e80                      	MOV smins, R16
000266 fd81                      	SBRC mode, 1
000267 2e20                      	MOV amins, R16
000268 940c 0226                 	JMP confirmincdt
                                 DEC_LEFTd:
00026a fd12                      	SBRC R17, PB2
00026b 940c 01eb                 	JMP showdspdateset
00026d 3000                      	CPI R16, 0
00026e f1b9                      	BREQ decrementSyears
00026f 3001                      	CPI R16, 1
000270 f111                      	BREQ decrementSmonths
000271 2d0f                      	MOV R16, movdsl
000272 3002                      	CPI R16, 2
000273 f039                      	BREQ decrementSdays
000274 940c 01eb                 	JMP showdspdateset
                                 confirmdecdt:
000276 2d1d                      	MOV R17, btndel
000277 7f17                      	CBR R17, 0x08
000278 2ed1                      	MOV btndel, R17
000279 940c 01eb                 	JMP showdspdateset
                                 decrementSdays:
00027b ff81                      	SBRS mode, 1
00027c 2d0a                      	MOV R16, sdays
00027d fd81                      	SBRC mode, 1
00027e 2d04                      	MOV R16, aday 
00027f e0fc                      	LDI ZH, HIGH(days_month<<1)	;Redirect to days of month table
000280 e0e0                      	LDI ZL, LOW(days_month<<1)
000281 ff81                      	SBRS mode, 1
000282 0deb                      	ADD ZL, smonth				;Correct to the actual month
000283 fd81                      	SBRC mode, 1
000284 0de5                      	ADD ZL, amonth				;Correct to the actual month
000285 9114                      	LPM R17, Z					;Max day of month
000286 3000                      	CPI R16, 0
000287 f419                      	BRNE decrementday
000288 2f01                      	MOV R16, R17
000289 940c 028d                 	JMP setnewdayd
                                 decrementday:
00028b 940e 02de                 	CALL time_dec
                                 setnewdayd:
00028d ff81                      	SBRS mode, 1
00028e 2ea0                      	MOV sdays, R16
00028f fd81                      	SBRC mode, 1
000290 2e40                      	MOV aday, R16
000291 940c 0276                 	JMP confirmdecdt
                                 decrementSmonths:
000293 ff81                      	SBRS mode, 1
000294 2d0b                      	MOV R16, smonth 
000295 fd81                      	SBRC mode, 1
000296 2d05                      	MOV R16, amonth
000297 ff81                      	SBRS mode, 1
000298 3001                      	CPI R16, 1
000299 fd81                      	SBRC mode, 1
00029a 3000                      	CPI R16, 0
00029b f419                      	BRNE decrementmonth
00029c e00c                      	LDI R16, 12
00029d 940c 02a0                 	JMP setnewmonthd
                                 decrementmonth:
00029f 9503                      	INC R16
                                 setnewmonthd:
0002a0 ff81                      	SBRS mode, 1
0002a1 2e80                      	MOV smins, R16
0002a2 fd81                      	SBRC mode, 1
0002a3 2e20                      	MOV amins, R16
0002a4 940c 0276                 	JMP confirmdecdt
                                 decrementSyears:
0002a6 ff81                      	SBRS mode, 1
0002a7 2d0c                      	MOV R16, syear
0002a8 fd81                      	SBRC mode, 1
0002a9 2d06                      	MOV R16, ayear 
0002aa 3000                      	CPI R16, 0
0002ab f419                      	BRNE decrementyear
0002ac e909                      	LDI R16, 0x99
0002ad 940c 02b1                 	JMP setnewyeard
                                 decrementyear:
0002af 940e 02d3                 	CALL time_inc
                                 setnewyeard:
0002b1 ff81                      	SBRS mode, 1
0002b2 2ec0                      	MOV syear, R16
0002b3 fd81                      	SBRC mode, 1
0002b4 2e60                      	MOV ayear, R16
0002b5 940c 0276                 	JMP confirmdecdt
                                 
                                 AAM:
0002b7 940c 005f                 	JMP Loop
                                 //Subroutines
                                 D0_D1:
0002b9 ff90                      	SBRS dissel, 0
0002ba 9502                      	SWAP R16
0002bb 700f                      	CBR R16, 0xF0
0002bc e0fc                      	LDI ZH, HIGH(show2nm<<1)	;Redirect to displayed value
0002bd e1ee                      	LDI ZL, LOW(show2nm<<1)
0002be 0fe0                      	ADD ZL, R16
0002bf 90e4                      	LPM display, Z
0002c0 9508                      	RET
                                 D2:
0002c1 9502                      	SWAP R16
0002c2 700f                      	CBR R16, 0xF0
0002c3 e0fc                      	LDI ZH, HIGH(showupdown<<1)	;Redirect to displayed value
0002c4 e2e8                      	LDI ZL, LOW(showupdown<<1)
0002c5 0fe0                      	ADD ZL, R16
0002c6 90e4                      	LPM display, Z
0002c7 9508                      	RET
                                 D3:
0002c8 700f                      	CBR R16, 0xF0
0002c9 e0fc                      	LDI ZH, HIGH(shownormal<<1)	;Redirect to displayed value
0002ca e3e2                      	LDI ZL, LOW(shownormal<<1)
0002cb 0fe0                      	ADD ZL, R16
0002cc 90e4                      	LPM display, Z
0002cd 9508                      	RET
                                 D4_D5:
0002ce e0fc                      	LDI ZH, HIGH(show2updown<<1);Redirect to displayed value
0002cf e3ec                      	LDI ZL, LOW(show2updown<<1)
0002d0 0fe0                      	ADD ZL, R16
0002d1 90e4                      	LPM display, Z
0002d2 9508                      	RET	
                                 //Time automatic incrementers
                                 time_inc:
0002d3 2f10                      	MOV R17, R16
0002d4 701f                      	CBR R17, 0xF0
0002d5 3019                      	CPI R17, 9
0002d6 f429                      	BRNE normal_increment
0002d7 9502                      	SWAP R16
0002d8 700f                      	CBR R16, 0xF0
0002d9 9503                      	INC R16
0002da 9502                      	SWAP R16
0002db 9508                      	RET
                                 normal_increment:
0002dc 9503                      	INC R16
0002dd 9508                      	RET
                                 //Time automatic decrementers
                                 time_dec:
0002de 2f10                      	MOV R17, R16
0002df 701f                      	CBR R17, 0xF0
0002e0 3010                      	CPI R17, 0
0002e1 f439                      	BRNE normal_decrement
0002e2 9502                      	SWAP R16
0002e3 700f                      	CBR R16, 0xF0
0002e4 950a                      	DEC R16
0002e5 9502                      	SWAP R16
0002e6 e019                      	LDI R17, 0x09
0002e7 0f01                      	ADD R16, R17
0002e8 9508                      	RET
                                 normal_decrement:
0002e9 950a                      	DEC R16
0002ea 9508                      	RET
                                 //BUTTONS PIN CHANGE ---------------------------------------------- //
                                 PCINT0_INT:
0002eb 930f                      	PUSH R16					;Save initial conditions
0002ec 931f                      	PUSH R17
0002ed 9100 003f                 	LDS R16, SREG
0002ef 930f                      	PUSH R16
0002f0 b103                      	IN R16, PINB				
0002f1 710c                      	CBR R16, 0xE3
0002f2 310c                      	CPI R16, 0x1C
0002f3 f1c1                      	BREQ completepcint
0002f4 3084                      	CPI mode, 4
0002f5 f008                      	BRLO changemodes
0002f6 f55c                      	BRGE setnewvalues
                                 changemodes:
0002f7 ff04                      	SBRS R16, PB4
0002f8 940c 032c                 	JMP completepcint
0002fa ff03                      	SBRS R16, PB3
0002fb 940c 0300                 	JMP changeshownmode
0002fd ff02                      	SBRS R16, PB2
0002fe 940c 030c                 	JMP intosettings
                                 changeshownmode:
000300 9828                      	CBI PORTB, PB0
000301 9829                      	CBI PORTB, PB1
000302 982d                      	CBI PORTB, PB5
000303 2799                      	CLR dissel
000304 3083                      	CPI mode, 3
000305 f019                      	BREQ resetmode
000306 9583                      	INC mode
000307 940c 032c                 	JMP completepcint
                                 resetmode:
000309 2788                      	CLR mode
00030a 940c 032c                 	JMP completepcint
                                 intosettings:
00030c 9828                      	CBI PORTB, PB0
00030d 9829                      	CBI PORTB, PB1
00030e 982d                      	CBI PORTB, PB5
00030f e014                      	LDI R17, 4 
000310 0f81                      	ADD mode, R17
000311 708f                      	CBR mode, 0xF0
000312 3084                      	CPI mode, 4
000313 f021                      	BREQ copytime
000314 3085                      	CPI mode, 5
000315 f039                      	BREQ copydate
000316 940c 032c                 	JMP completepcint
                                 copytime:
000318 2e72                      	MOV shours, hours
000319 2e83                      	MOV smins, minutes
00031a 2e94                      	MOV ssecs, seconds
00031b 940c 032c                 	JMP completepcint
                                 copydate:
00031d 2ea5                      	MOV sdays, day
00031e 2eb6                      	MOV smonth, month
00031f 2ec7                      	MOV syear, year
000320 940c 032c                 	JMP completepcint
                                 setnewvalues:
000322 2d1d                      	MOV R17, btndel
000323 7011                      	CBR R17, 0xFE
000324 ff04                      	SBRS R16, PB4
000325 6110                      	SBR R17, 0x10
000326 ff03                      	SBRS R16, PB3
000327 6018                      	SBR R17, 0x08
000328 ff02                      	SBRS R16, PB2
000329 940c 0335                 	JMP exitsettings
00032b 2ed1                      	MOV btndel, R17
                                 completepcint:
00032c 2700                      	CLR R16
00032d 9300 006b                 	STS PCMSK0, R16				;Disable Pin Change on PB4, PB3 and PB2
00032f 910f                      	POP R16
000330 9300 003f                 	STS SREG, R16
000332 911f                      	POP R17
000333 910f                      	POP R16	
000334 9518                      	RETI	
                                 exitsettings:	
000335 2d0f                      	MOV R16, movdsl
000336 9503                      	INC R16
000337 2ef0                      	MOV movdsl, R16
000338 3003                      	CPI R16, 3
000339 f791                      	BRNE completepcint
00033a 24ff                      	CLR movdsl
00033b 5084                      	SUBI mode, 4
00033c 2d27                      	MOV hours, shours
00033d 2d38                      	MOV minutes, smins
00033e 2d49                      	MOV seconds, ssecs
00033f 940c 032c                 	JMP completepcint
                                 //CTC TIMER0 ----------------------------------------------------- //
                                 TIMER0_COMPA:
000341 6098                      	SBR dissel, 0x08			;2.5ms delay
000342 9518                      	RETI
                                 TIMER1_COMPA:
000343 930f                      	PUSH R16					;Save initial conditions
000344 931f                      	PUSH R17
000345 9100 003f                 	LDS R16, SREG
000347 930f                      	PUSH R16
000348 2d0d                      	MOV R16, btndel
000349 9503                      	INC R16
00034a 7001                      	CBR R16, 0xFE
00034b 2ed0                      	MOV btndel, R16
00034c 3000                      	CPI R16, 0
00034d f5b1                      	BRNE completetimer1int
00034e 2f04                      	MOV R16, seconds
00034f 940e 02d3                 	CALL time_inc
000351 2f40                      	MOV seconds, R16
000352 3640                      	CPI seconds, 0x60			;Seconds completes 1 min
000353 f581                      	BRNE completetimer1int
000354 2744                      	CLR seconds					;Restart seconds
000355 2f03                      	MOV R16, minutes
000356 940e 02d3                 	CALL time_inc
000358 2f30                      	MOV minutes, R16
000359 3630                      	CPI minutes, 0x60			;Seconds completes 1 hour
00035a f549                      	BRNE completetimer1int
00035b 2733                      	CLR minutes					;Restart minutes
00035c 2f02                      	MOV R16, hours
00035d 940e 02d3                 	CALL time_inc
00035f 2f20                      	MOV hours, R16
000360 3224                      	CPI hours, 0x24				;Day complete
000361 f511                      	BRNE completetimer1int
000362 2722                      	CLR hours					;Restart hours
000363 e0fc                      	LDI ZH, HIGH(days_month<<1)	;Redirect to days of month table
000364 e0e0                      	LDI ZL, LOW(days_month<<1)
000365 0fe6                      	ADD ZL, month				;Correct to the actual month
000366 9104                      	LPM R16, Z					;Max day of month
000367 3062                      	CPI month, 2
000368 f429                      	BRNE checkmaxofmonth
000369 2f17                      	MOV R17, year
00036a 7013                      	CBR R17, 0xFC				;Conserve less 2 significant bits
00036b 3010                      	CPI R17, 0					;Check if the number is multiple of four
00036c f409                      	BRNE checkmaxofmonth
00036d e209                      	LDI R16, 41					;Max of february/leap_year * 0x29
                                 checkmaxofmonth:
00036e 1705                      	CP R16, day					;Compare day to max of each month
00036f f031                      	BREQ aincrementmonth
000370 2f05                      	MOV R16, day
000371 940e 02d3                 	CALL time_inc
000373 2f50                      	MOV day, R16				;Day increment
000374 940c 0384                 	JMP completetimer1int
                                 aincrementmonth:
000376 e051                      	LDI day, 1					;Start of month
000377 306c                      	CPI month, 12
000378 f019                      	BREQ aincrementyear
000379 9563                      	INC month
00037a 940c 0384                 	JMP completetimer1int
                                 aincrementyear:
00037c e061                      	LDI month, 1				;Start of the year
00037d 2f07                      	MOV R16, year
00037e 940e 02d3                 	CALL time_inc
000380 2f70                      	MOV year, R16
000381 3a70                      	CPI year, 0xA0				;Max of 2 digits years shown
000382 f409                      	BRNE completetimer1int
000383 2777                      	CLR year
                                 completetimer1int:
000384 910f                      	POP R16
000385 9300 003f                 	STS SREG, R16
000387 911f                      	POP R17
000388 910f                      	POP R16	
000389 9518                      	RETI
                                 // Data Tables --------------------------------------------------- //
                                 .org 0x600
000600 3100
000601 3128
000602 3130
000603 3130
000604 3031
000605 3031
000606 0031                      	days_month:	.DB 0,49,40,49,48,49,48,49,49,48,49,48,49,0
000607 b692
000608 ffda
000609 e024
00060a e024
00060b 00b7                      	modejumps:	.DB MST,SDM,ATM,ADM,TA_S,DASM,TA_S,DASM,AAM,0
00060c 0201
00060d 0804
00060e 2010                      	selector:	.DB 1,2,4,8,16,32
00060f 88de
000610 ece6
000611 7cb8
000612 c87e
000613 fcfe                      	show2nm:	.DB 222,136,230,236,184,124,126,200,254,252
000614 42fa
000615 d6dc
000616 b666
000617 52be
000618 f6fe                      	showupdown: .DB 250,66,220,214,102,182,190,82,254,246
000619 42de
00061a 7a7c
00061b bae2
00061c 52be
00061d fafe                      	shownormal:	.DB 222,66,124,122,226,186,190,82,254,250
00061e 90fc
00061f b63e
000620 e6d2
000621 b0ee


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   9 r0 :   0 r1 :   7 r2 :  11 r3 :   7 r4 :   7 
r5 :   9 r6 :   7 r7 :   7 r8 :  10 r9 :   7 r10:   6 r11:   7 r12:   6 
r13:  20 r14:   7 r15:   8 r16: 264 r17:  50 r18:   8 r19:   9 r20:   8 
r21:   7 r22:   9 r23:   8 r24:  85 r25:  31 r26:   0 r27:   0 r28:   0 
r29:   0 r30:  21 r31:  11 
Registers used: 28 out of 35 (80.0%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  14 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  37 brge  :   2 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   7 brlt  :   0 brmi  :   0 
brne  :  20 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  45 cbi   :   8 cbr   :  31 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  21 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 cpc   :   0 
cpi   :  58 cpse  :   0 dec   :   2 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   2 in    :   2 inc   :   9 jmp   :  96 
ld    :   0 ldd   :   0 ldi   :  58 lds   :   2 lpm   :  18 lsl   :   0 
lsr   :   0 mov   : 130 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  12 pop   :   6 
push  :   6 rcall :   0 ret   :   8 reti  :   3 rjmp  :   0 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   8 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   3 sbrc  :  53 sbrs  :  47 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  13 
sub   :   0 subi  :   1 swap  :  12 tst   :   0 wdr   :   0 
Instructions used: 33 out of 113 (29.2%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000c46   1768     70   1838   32768   5.6%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
