
---------- Begin Simulation Statistics ----------
final_tick                                 8276280000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 390617                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675520                       # Number of bytes of host memory used
host_op_rate                                   743734                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.24                       # Real time elapsed on the host
host_tick_rate                            34929649272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       92450                       # Number of instructions simulated
sim_ops                                        176199                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008276                       # Number of seconds simulated
sim_ticks                                  8276280000                       # Number of ticks simulated
system.cpu.Branches                             18454                       # Number of branches fetched
system.cpu.committedInsts                       92450                       # Number of instructions committed
system.cpu.committedOps                        176199                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                       23391                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            24                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       14947                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            15                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      124606                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           106                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          8276280                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               8276279.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads                91597                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               53706                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        13379                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   5558                       # Number of float alu accesses
system.cpu.num_fp_insts                          5558                       # number of float instructions
system.cpu.num_fp_register_reads                 7476                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3842                       # number of times the floating registers were written
system.cpu.num_func_calls                        3730                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                170586                       # Number of integer alu accesses
system.cpu.num_int_insts                       170586                       # number of integer instructions
system.cpu.num_int_register_reads              331812                       # number of times the integer registers were read
system.cpu.num_int_register_writes             136522                       # number of times the integer registers were written
system.cpu.num_load_insts                       23373                       # Number of load instructions
system.cpu.num_mem_refs                         38312                       # number of memory refs
system.cpu.num_store_insts                      14939                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2798      1.59%      1.59% # Class of executed instruction
system.cpu.op_class::IntAlu                    131958     74.89%     76.48% # Class of executed instruction
system.cpu.op_class::IntMult                        9      0.01%     76.48% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.02%     76.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                     341      0.19%     76.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.01%     76.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1012      0.57%     77.28% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     77.28% # Class of executed instruction
system.cpu.op_class::SimdCvt                      568      0.32%     77.60% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1156      0.66%     78.26% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::MemRead                    22607     12.83%     91.09% # Class of executed instruction
system.cpu.op_class::MemWrite                   13647      7.75%     98.83% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 766      0.43%     99.27% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1292      0.73%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     176204                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1836                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1520                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1231                       # Transaction distribution
system.membus.trans_dist::ReadExReq               289                       # Transaction distribution
system.membus.trans_dist::ReadExResp              289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1231                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         3040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         3040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        97280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        97280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   97280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1520                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1520000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            8159250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8276280000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1244                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               302                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                289                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               289                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1244                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2400                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          969                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3369                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        67392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    98176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1533                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1533    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1533                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              1838000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1440000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3159000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8276280000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst       123553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           123553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       123553                       # number of overall hits
system.cpu.icache.overall_hits::total          123553                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1053                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1053                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1053                       # number of overall misses
system.cpu.icache.overall_misses::total          1053                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    140445000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140445000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    140445000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140445000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       124606                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       124606                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       124606                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       124606                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008451                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008451                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008451                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008451                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 133376.068376                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 133376.068376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 133376.068376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 133376.068376                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1053                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1053                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1053                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1053                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    138339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    138339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    138339000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    138339000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008451                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008451                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008451                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008451                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 131376.068376                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 131376.068376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 131376.068376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 131376.068376                       # average overall mshr miss latency
system.cpu.icache.replacements                    294                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       123553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          123553                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1053                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1053                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    140445000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140445000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       124606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       124606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 133376.068376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 133376.068376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1053                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    138339000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    138339000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 131376.068376                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 131376.068376                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8276280000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           534.867388                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              124606                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1053                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.334283                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            137000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   534.867388                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.522331                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.522331                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          759                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          593                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.741211                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            250265                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           250265                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8276280000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8276280000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8276280000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        37853                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37853                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37853                       # number of overall hits
system.cpu.dcache.overall_hits::total           37853                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          480                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            480                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          480                       # number of overall misses
system.cpu.dcache.overall_misses::total           480                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     66814000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     66814000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     66814000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     66814000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        38333                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        38333                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        38333                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        38333                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012522                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012522                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012522                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 139195.833333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 139195.833333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 139195.833333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 139195.833333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data          480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          480                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65854000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65854000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65854000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65854000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012522                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012522                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 137195.833333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 137195.833333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 137195.833333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 137195.833333                       # average overall mshr miss latency
system.cpu.dcache.replacements                      9                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        23199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           23199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26146000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26146000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 136890.052356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 136890.052356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25764000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25764000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 134890.052356                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 134890.052356                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        14654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40668000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40668000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        14943                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14943                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 140719.723183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 140719.723183                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          289                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          289                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     40090000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40090000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 138719.723183                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 138719.723183                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8276280000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           352.457945                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               38333                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               480                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.860417                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            476000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   352.457945                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.344197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.344197                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.459961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             77146                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            77146                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8276280000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   8276280000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  13                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             13                       # number of overall hits
system.l2cache.overall_hits::total                 13                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1040                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           480                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1520                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1040                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          480                       # number of overall misses
system.l2cache.overall_misses::total             1520                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     84597000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     41374000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    125971000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     84597000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     41374000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    125971000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1053                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          480                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1533                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1053                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          480                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1533                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.987654                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.991520                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.987654                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.991520                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 81343.269231                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 86195.833333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82875.657895                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 81343.269231                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 86195.833333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82875.657895                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst         1040                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          480                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1520                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1040                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          480                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1520                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     63797000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     31774000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     95571000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     63797000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     31774000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     95571000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.987654                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.991520                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.987654                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.991520                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61343.269231                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 66195.833333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62875.657895                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61343.269231                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 66195.833333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62875.657895                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_misses::.cpu.data          289                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            289                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     25351000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     25351000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          289                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          289                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 87719.723183                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 87719.723183                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          289                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          289                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     19571000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     19571000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67719.723183                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67719.723183                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1040                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          191                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1231                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     84597000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     16023000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    100620000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1053                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          191                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1244                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.987654                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.989550                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 81343.269231                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83890.052356                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 81738.424045                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1040                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          191                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1231                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     63797000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     12203000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     76000000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.987654                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.989550                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61343.269231                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63890.052356                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61738.424045                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   8276280000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              991.748936                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1836                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1520                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.207895                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               116000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   633.823967                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   357.924969                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.038686                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.021846                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.060532                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1520                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1327                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.092773                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                30896                       # Number of tag accesses
system.l2cache.tags.data_accesses               30896                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8276280000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           66560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           30720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               97280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        66560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          66560                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1040                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              480                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1520                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            8042261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            3711813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               11754073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       8042261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           8042261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           8042261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           3711813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              11754073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1040.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       480.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5164                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1520                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 45                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 92                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 61                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 47                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 83                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                120                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                77                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               114                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                52                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      16351750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                     7600000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 44851750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10757.73                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29507.73                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                       808                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  53.16                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1520                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1520                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          709                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     136.755994                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    110.525190                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    102.942326                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127          351     49.51%     49.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191          162     22.85%     72.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255           73     10.30%     82.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319           62      8.74%     91.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           29      4.09%     95.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           14      1.97%     97.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511            9      1.27%     98.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575            5      0.71%     99.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639            2      0.28%     99.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-703            1      0.14%     99.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::832-895            1      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           709                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                   97280                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    97280                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         11.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      11.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.09                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.09                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     8275591000                       # Total gap between requests
system.mem_ctrl.avgGap                     5444467.76                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        66560                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        30720                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 8042260.532509774901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 3711812.553466049954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1040                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          480                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     29106500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     15745250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27987.02                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32802.60                       # Per-master read average memory access latency
system.mem_ctrl.pageHitRate                     53.16                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               2920260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               1544565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy              5976180                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      652747680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         698193000                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        2590139520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          3951521205                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         477.451368                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   6727074500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    276120000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   1273085500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               2163420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               1146090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy              4876620                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      652747680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         616465830                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2658962400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          3936362040                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         475.619728                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   6906832000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    276120000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   1093328000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   8276280000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
