DisplaySync.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.gen/sources_1/ip/Seg7_Dev_0/DisplaySync.v,
MC_14495.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.gen/sources_1/ip/Seg7_Dev_0/MC_14495.v,
Seg7_Dev.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.gen/sources_1/ip/Seg7_Dev_0/Seg7_Dev.v,
Seg7_Dev_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.gen/sources_1/ip/Seg7_Dev_0/sim/Seg7_Dev_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
