set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_17} -x 1313 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10]} -x 1294 -y 46
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0} -x 2432 -y 108
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rx_ready_sync[0]} -x 2429 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6]} -x 1503 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_o2} -x 2431 -y 117
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4]} -x 2400 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 1375 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8]} -x 1391 -y 130
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4]} -x 2428 -y 88
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[0]} -x 1208 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa} -x 1234 -y 21
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[15]} -x 1264 -y 10
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6]} -x 1175 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_RNIV7391[2]} -x 2417 -y 108
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_Z[0]} -x 1181 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0]} -x 1136 -y 22
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33]} -x 1383 -y 159
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[1]} -x 1574 -y 181
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0]} -x 2441 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1428 -y 106
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4]} -x 2417 -y 91
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4]} -x 1227 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[19]} -x 1316 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0]} -x 2319 -y 118
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/emptyilto10_5} -x 2396 -y 90
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect} -x 1717 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12]} -x 1333 -y 37
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_4[5]} -x 1271 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7]} -x 1279 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1634 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 2011 -y 117
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0]} -x 1327 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2} -x 1161 -y 15
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38]} -x 1177 -y 174
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23]} -x 1967 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 1424 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4]} -x 1386 -y 127
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7]} -x 1196 -y 18
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[3]} -x 2438 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1631 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_RNO_0} -x 1263 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st_RNIUD2U[2]} -x 2440 -y 114
set_location -inst_name {Controler_0/Reset_Controler_0/un20_write_signal_0_a2} -x 1233 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1994 -y 118
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12]} -x 1288 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[2]} -x 1283 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 2148 -y 136
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4]} -x 1376 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2]} -x 1607 -y 64
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[1]} -x 2209 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/puls[7]} -x 2457 -y 79
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[12]} -x 1297 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 1498 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4]} -x 2007 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5]} -x 1137 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[3]} -x 1265 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3]} -x 1288 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 1472 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5]} -x 2438 -y 66
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 1474 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[1]} -x 1181 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 1468 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[7]} -x 1131 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1]} -x 1108 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0]} -x 2227 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12]} -x 1143 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24]} -x 1345 -y 37
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24]} -x 1047 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5]} -x 1382 -y 181
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[6]} -x 1394 -y 208
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n} -x 1321 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 1398 -y 166
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7]} -x 1866 -y 103
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[13]} -x 1288 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[0]} -x 1148 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18} -x 1305 -y 30
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[25]} -x 1310 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 1473 -y 34
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0]} -x 1116 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11]} -x 1378 -y 54
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24]} -x 1211 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/un4_write_signal_0_a2} -x 1213 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11]} -x 1611 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/un19_read_signal_0_a2} -x 1161 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 2145 -y 136
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1]} -x 2432 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[13]} -x 1153 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9]} -x 1320 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5[2]} -x 2445 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7]} -x 1226 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2]} -x 1337 -y 49
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock_combo.un1_lock_event5_0_a2} -x 2426 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11]} -x 1502 -y 97
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector6} -x 1174 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync_RNII7B31[1]} -x 2435 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1677 -y 136
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10]} -x 1188 -y 144
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26]} -x 1028 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 2119 -y 142
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[0]} -x 1256 -y 139
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11]} -x 1327 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1395 -y 136
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_a3_0_a5[2]} -x 2458 -y 108
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0]} -x 1263 -y 25
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19]} -x 1211 -y 150
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0]} -x 2437 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4]} -x 1376 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs} -x 1114 -y 36
set_location -inst_name {Controler_0/Command_Decoder_0/counter[28]} -x 1180 -y 19
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7]} -x 2457 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0} -x 2445 -y 66
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 1447 -y 96
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17]} -x 1156 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9]} -x 1362 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3]} -x 1396 -y 157
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15]} -x 1321 -y 169
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_RNO[2]} -x 2415 -y 108
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2} -x 1180 -y 30
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[5]} -x 1233 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[1]} -x 2413 -y 136
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[1]} -x 1107 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1490 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 1389 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[5]} -x 1256 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1674 -y 136
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI8GQU3[2]} -x 2436 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO} -x 1371 -y 144
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59]} -x 995 -y 174
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[3]} -x 2452 -y 106
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5]} -x 1363 -y 46
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28]} -x 1122 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8]} -x 1479 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 1415 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13]} -x 1166 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO} -x 2420 -y 117
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0]} -x 1342 -y 150
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56]} -x 1592 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8]} -x 1707 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 1448 -y 99
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23]} -x 1117 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50]} -x 1079 -y 261
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[9]} -x 1216 -y 30
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1206 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4]} -x 1325 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[4]} -x 1195 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5]} -x 2277 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5]} -x 1379 -y 133
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[1]} -x 1227 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 1403 -y 156
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 1380 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[10]} -x 1307 -y 28
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58]} -x 912 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[1]} -x 2271 -y 97
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[4]} -x 1131 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 2048 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6]} -x 1438 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 1445 -y 106
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[21]} -x 1306 -y 34
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9]} -x 479 -y 207
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[1]} -x 2401 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 1400 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 1372 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 1380 -y 96
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[0]} -x 1135 -y 18
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[2]} -x 1281 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16]} -x 1372 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[0]} -x 1136 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7]} -x 2208 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[6]} -x 1138 -y 33
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1209 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[3]} -x 1278 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter[3]} -x 1204 -y 142
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3]} -x 1324 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn} -x 2430 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14]} -x 1206 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 2143 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6]} -x 1478 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11} -x 1255 -y 138
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4]} -x 1268 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 2008 -y 118
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1121 -y 10
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48]} -x 1050 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_DFN2} -x 2439 -y 106
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[10]} -x 2200 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10]} -x 1315 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[5]} -x 1130 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[15]} -x 1300 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8]} -x 1399 -y 157
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1670 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18]} -x 1144 -y 22
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12]} -x 1124 -y 16
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[5]} -x 1073 -y 151
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3]} -x 1338 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 1398 -y 136
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2]} -x 191 -y 207
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 1344 -y 142
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1]} -x 1309 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1472 -y 100
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4]} -x 1388 -y 180
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNIHVRH1[2]} -x 2418 -y 105
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13]} -x 1222 -y 37
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_3[4]} -x 1185 -y 21
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6]} -x 1380 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[1]} -x 1259 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIBEGO[3]} -x 1301 -y 126
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_OR2_RX_IDLE_0} -x 2436 -y 66
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4]} -x 2401 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 1427 -y 99
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[9]} -x 1306 -y 28
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8]} -x 1128 -y 15
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[4]} -x 2428 -y 87
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1]} -x 2425 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9]} -x 1250 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8]} -x 1712 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[1]} -x 1182 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21]} -x 1294 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[1]} -x 2430 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1} -x 1269 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1672 -y 136
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1_a2} -x 1314 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8} -x 1354 -y 42
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_RNO} -x 2458 -y 126
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_39_RNO_0} -x 1240 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_3_a2_3_a3_0_a3_0_a2_0} -x 1302 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[15]} -x 1209 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19]} -x 1340 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5]} -x 1376 -y 157
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1400 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_SLE_DEBUG} -x 2416 -y 112
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1]} -x 1262 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 1381 -y 129
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[1]} -x 2425 -y 118
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_SLE_DEBUG} -x 2409 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 1391 -y 129
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[8]} -x 1220 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]} -x 2427 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15]} -x 1147 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_DFN2} -x 2435 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 1386 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode[0]} -x 2430 -y 103
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[3]} -x 2434 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 1476 -y 133
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_2} -x 1287 -y 129
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_DFN1} -x 2439 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 2088 -y 136
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO} -x 1360 -y 54
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO} -x 1293 -y 129
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 1381 -y 90
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2]} -x 2441 -y 126
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[31]} -x 1328 -y 28
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0_1[3]} -x 1225 -y 30
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[8]} -x 1281 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 1403 -y 72
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[9]} -x 1171 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1]} -x 1316 -y 22
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]} -x 2428 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18} -x 1271 -y 6
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[14]} -x 1148 -y 30
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[6]} -x 1269 -y 21
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[11]} -x 1296 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/un11_read_signal_0_a2} -x 1162 -y 27
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1205 -y 34
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4} -x 1345 -y 150
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0} -x 2455 -y 81
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1108 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4]} -x 1610 -y 46
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8]} -x 1919 -y 309
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIAB861[2]} -x 2402 -y 102
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RE_d1} -x 2199 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17]} -x 1075 -y 150
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_a3_0_a5_RNI2TAF2[2]} -x 2459 -y 108
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[8]} -x 2414 -y 99
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1]} -x 2427 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU} -x 1447 -y 99
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[14]} -x 1206 -y 27
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27]} -x 293 -y 36
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_14} -x 1329 -y 27
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1178 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 2019 -y 118
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[12]} -x 1139 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5]} -x 1302 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock} -x 2448 -y 88
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18]} -x 1207 -y 150
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[3]} -x 1269 -y 42
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[9]} -x 1213 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11]} -x 1390 -y 37
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38]} -x 1189 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_10} -x 1244 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 1262 -y 123
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[3]} -x 2403 -y 97
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7]} -x 1959 -y 336
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs} -x 1131 -y 30
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33]} -x 1167 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1404 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10]} -x 2216 -y 112
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3]} -x 1359 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/counter[20]} -x 1172 -y 19
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4]} -x 1245 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10]} -x 1217 -y 21
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[3]} -x 1249 -y 31
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27]} -x 1008 -y 72
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[7]} -x 1264 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[2]} -x 1150 -y 34
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17]} -x 1338 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15]} -x 1317 -y 45
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1082 -y 16
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1]} -x 1286 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[1]} -x 1248 -y 42
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1207 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9]} -x 1220 -y 150
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa} -x 1252 -y 138
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 1286 -y 130
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1380 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[25]} -x 1322 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9]} -x 2413 -y 100
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[0]} -x 2422 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34]} -x 1116 -y 21
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_3[3]} -x 1692 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9]} -x 1618 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 1676 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 1992 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6]} -x 1369 -y 133
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa} -x 1232 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3]} -x 1334 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1471 -y 34
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2_0[0]} -x 2445 -y 99
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0} -x 2457 -y 126
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2} -x 1232 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 2113 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_o3_0[4]} -x 2434 -y 105
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_9_RNO} -x 1271 -y 144
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2]} -x 1311 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16]} -x 1293 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1407 -y 70
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1081 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2_1_a2_1_a2_1_a2_1_a2} -x 1353 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11]} -x 1629 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns_i_i_a2[1]} -x 1186 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 1377 -y 150
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs} -x 1131 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42]} -x 899 -y 228
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19]} -x 1388 -y 48
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_7[7]} -x 1480 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/sclk_4} -x 1272 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 1406 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1]} -x 1342 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21]} -x 1297 -y 43
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57]} -x 1010 -y 210
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[4]} -x 1260 -y 142
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[4]} -x 1267 -y 145
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25]} -x 513 -y 36
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_x_5} -x 2423 -y 90
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16} -x 1337 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[6]} -x 1260 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[5]} -x 1259 -y 37
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39]} -x 1055 -y 21
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data_3_0_a2} -x 1279 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2]} -x 2409 -y 102
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[8]} -x 2427 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14]} -x 1241 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 2117 -y 136
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2} -x 2443 -y 42
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35]} -x 840 -y 207
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs} -x 1125 -y 33
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 1093 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G} -x 1418 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12]} -x 1134 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1528 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 1482 -y 133
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0} -x 1282 -y 129
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3]} -x 1053 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_2} -x 1237 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1]} -x 1250 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2]} -x 1384 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1525 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4]} -x 2006 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[9]} -x 2434 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11]} -x 1156 -y 150
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4]} -x 1341 -y 49
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1111 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_10} -x 1370 -y 51
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[1]} -x 2209 -y 96
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4]} -x 1218 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1]} -x 1385 -y 130
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24]} -x 2159 -y 261
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs} -x 1107 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1} -x 1447 -y 90
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 1496 -y 132
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 2039 -y 118
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[1]} -x 1211 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 1698 -y 144
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3]} -x 547 -y 342
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_1} -x 1247 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 1464 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 1446 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2]} -x 1487 -y 133
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_6[1]} -x 1606 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_RNO} -x 1276 -y 33
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1181 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 1470 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1462 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1]} -x 2435 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8]} -x 1220 -y 151
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_3[9]} -x 1698 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 2032 -y 118
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31]} -x 1053 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o2[0]} -x 1905 -y 90
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 1385 -y 100
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3]} -x 1279 -y 141
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[13]} -x 1227 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/history[0]} -x 2441 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1265 -y 127
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5]} -x 2015 -y 36
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[35]} -x 1032 -y 30
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1107 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2} -x 1305 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[7]} -x 1225 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1]} -x 2427 -y 114
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6]} -x 1122 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9]} -x 1613 -y 79
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[2]} -x 1264 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 1289 -y 127
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[1]} -x 2426 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5} -x 2430 -y 102
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39]} -x 1125 -y 22
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39]} -x 1209 -y 37
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20]} -x 1061 -y 261
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1999 -y 118
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_2[10]} -x 1507 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[3]} -x 1191 -y 19
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[39]} -x 1044 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7]} -x 1332 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/history[0]} -x 2422 -y 118
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset} -x 1315 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn_RNO} -x 2417 -y 105
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15]} -x 1209 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 1466 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/counter[0]} -x 1224 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 1534 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_27_RNO_0} -x 1244 -y 141
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[15]} -x 1250 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14]} -x 1167 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 1450 -y 108
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0} -x 2431 -y 33
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8]} -x 1254 -y 37
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_2[15]} -x 1227 -y 36
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2} -x 1282 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6]} -x 1327 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1400 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 2056 -y 117
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0]} -x 2413 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[1]} -x 1184 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 1696 -y 144
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[2]} -x 1133 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8]} -x 1339 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[11]} -x 1270 -y 139
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20]} -x 1056 -y 261
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[6]} -x 1207 -y 16
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[2]} -x 1177 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 1402 -y 156
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[5]} -x 1289 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11]} -x 1382 -y 37
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[3]} -x 1248 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 1382 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9]} -x 1663 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 2151 -y 136
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2} -x 1262 -y 138
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15]} -x 1156 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid} -x 1368 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2} -x 1275 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4]} -x 1135 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 2002 -y 118
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[6]} -x 1104 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 1472 -y 90
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4]} -x 1383 -y 181
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3]} -x 1214 -y 18
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2]} -x 1310 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0]} -x 2445 -y 81
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6]} -x 1123 -y 28
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[10]} -x 1242 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[5]} -x 1180 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0]} -x 2424 -y 135
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5]} -x 1373 -y 46
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2]} -x 1123 -y 16
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[0]} -x 2205 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21]} -x 1314 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[13]} -x 1133 -y 25
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23} -x 1290 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_o3_0[3]} -x 2430 -y 105
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[1]} -x 1201 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1418 -y 64
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33]} -x 1037 -y 27
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_REQ_2} -x 1069 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19]} -x 1583 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[3]} -x 1226 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/un7_write_signal_0_a2} -x 1231 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[4]} -x 2400 -y 99
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0]} -x 1572 -y 153
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1} -x 1267 -y 138
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_11} -x 1369 -y 51
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14]} -x 1145 -y 15
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15]} -x 1336 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 1394 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12]} -x 1380 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set} -x 1394 -y 166
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 1397 -y 136
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16]} -x 1226 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[1]} -x 2085 -y 115
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11]} -x 1254 -y 18
set_location -inst_name {Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0} -x 1230 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6]} -x 1152 -y 150
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16]} -x 1198 -y 36
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[6]} -x 1231 -y 33
set_location -inst_name {Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4} -x 1256 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0]} -x 1705 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5]} -x 1117 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1680 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 1396 -y 69
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6]} -x 2443 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNILDTP2[0]} -x 2435 -y 138
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6]} -x 2425 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[3]} -x 1282 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1484 -y 145
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12]} -x 1259 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 2159 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1113 -y 25
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1]} -x 996 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2]} -x 1234 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5]} -x 1247 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8]} -x 1456 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1464 -y 91
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6]} -x 2419 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 1408 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 2053 -y 118
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[13]} -x 1198 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18]} -x 1288 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 1351 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1401 -y 160
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1492 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[2]} -x 2203 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7]} -x 1463 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 1500 -y 132
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1489 -y 124
set_location -inst_name {Controler_0/Reset_Controler_0/un17_write_signal_0_a2} -x 1151 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 2140 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9]} -x 2025 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12]} -x 1225 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10]} -x 1122 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 1477 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[9]} -x 1108 -y 196
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[6]} -x 1279 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0} -x 2429 -y 75
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5]} -x 2455 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[2]} -x 1197 -y 25
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12]} -x 1254 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4]} -x 1280 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 1354 -y 141
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_Z[1]} -x 1184 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 1401 -y 166
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 1399 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6]} -x 1708 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[0]} -x 1177 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_1} -x 2444 -y 114
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34]} -x 1209 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1441 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0]} -x 1499 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 1400 -y 159
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7]} -x 1315 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO} -x 1421 -y 96
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11]} -x 1044 -y 30
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable} -x 1245 -y 10
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[3]} -x 2456 -y 114
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3]} -x 1184 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3]} -x 2214 -y 112
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21]} -x 989 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1466 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6]} -x 1221 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_1_a3_0_a3_0_a2} -x 1308 -y 36
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_7[0]} -x 1489 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs} -x 1136 -y 30
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4]} -x 1324 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 1450 -y 100
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[10]} -x 1229 -y 141
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2]} -x 1109 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[0]} -x 2413 -y 117
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7]} -x 1213 -y 189
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25]} -x 1218 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 2109 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1995 -y 118
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[23]} -x 2208 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6]} -x 1282 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 1508 -y 133
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10]} -x 1236 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4]} -x 1340 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[2]} -x 1266 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9]} -x 1425 -y 100
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/REN_d1} -x 2397 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6]} -x 1257 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6]} -x 1323 -y 150
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0} -x 1314 -y 24
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_2[3]} -x 1500 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6]} -x 1617 -y 64
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_5[4]} -x 1585 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 2067 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1488 -y 145
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status} -x 1340 -y 153
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6]} -x 1374 -y 55
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8]} -x 2433 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[20]} -x 1293 -y 16
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19]} -x 1416 -y 159
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_RNO[0]} -x 1181 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO} -x 1157 -y 27
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19]} -x 1315 -y 153
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23]} -x 1290 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 1105 -y 168
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24]} -x 1596 -y 216
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Elapsed} -x 1187 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3]} -x 1335 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 1405 -y 63
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0]} -x 2457 -y 87
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 2147 -y 136
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[1]} -x 382 -y 133
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9]} -x 1293 -y 46
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[2]} -x 2226 -y 96
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9]} -x 2452 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0]} -x 2426 -y 114
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNI8CAF} -x 1279 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6]} -x 2024 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/counter[9]} -x 1161 -y 19
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[5]} -x 1179 -y 22
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[6]} -x 1212 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[5]} -x 1119 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1267 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1689 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8]} -x 1140 -y 28
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6]} -x 1207 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 2071 -y 115
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3]} -x 1279 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4]} -x 1389 -y 160
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 2096 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 1698 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 1507 -y 132
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[5]} -x 2436 -y 114
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1]} -x 1417 -y 342
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40]} -x 1390 -y 342
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7]} -x 1612 -y 46
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8]} -x 2442 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/counter[4]} -x 1261 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 1478 -y 133
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_0} -x 1154 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 1386 -y 102
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 2061 -y 117
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2} -x 2432 -y 33
set_location -inst_name {Controler_0/ADI_SPI_1/busy} -x 1257 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2]} -x 1278 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1463 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3} -x 2425 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 2114 -y 136
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1]} -x 1244 -y 342
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5]} -x 2268 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18]} -x 1207 -y 151
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3]} -x 2435 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12]} -x 1053 -y 30
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54]} -x 1351 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1676 -y 136
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[2]} -x 1269 -y 34
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[21]} -x 2229 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22]} -x 1054 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1]} -x 1114 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[3]} -x 1130 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0_0[4]} -x 2442 -y 105
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12]} -x 1179 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1271 -y 157
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E} -x 1244 -y 15
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/puls_nx_2[7]} -x 2457 -y 78
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1]} -x 1303 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1462 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1412 -y 64
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIH7DT1[2]} -x 2444 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 1455 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[10]} -x 1237 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO} -x 1513 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 1620 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[0]} -x 1258 -y 138
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7]} -x 1455 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1]} -x 2446 -y 42
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1208 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[1]} -x 2274 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1264 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 1389 -y 129
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/re_pulse_d1} -x 2394 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i} -x 1246 -y 15
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9]} -x 1295 -y 21
set_location -inst_name {Controler_0/Command_Decoder_0/counter[21]} -x 1173 -y 19
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8]} -x 1319 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1268 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 1525 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[12]} -x 1218 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12]} -x 1188 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0]} -x 1329 -y 48
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5]} -x 1325 -y 154
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2]} -x 1017 -y 153
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0]} -x 1280 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 1471 -y 90
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIIGA3[1]} -x 2442 -y 36
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2[7]} -x 1208 -y 27
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[13]} -x 1227 -y 25
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[2]} -x 1079 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[1]} -x 1289 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5]} -x 2223 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4]} -x 1510 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1482 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 1448 -y 108
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a6[1]} -x 1905 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3} -x 2420 -y 108
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_a2} -x 2454 -y 126
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7]} -x 1121 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[5]} -x 2403 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set} -x 1421 -y 97
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[2]} -x 2226 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4]} -x 1202 -y 175
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_4[7]} -x 1387 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 1354 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1084 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]} -x 2426 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1338 -y 136
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[12]} -x 1285 -y 16
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1} -x 1132 -y 19
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O} -x 1132 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8]} -x 1375 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01} -x 1281 -y 30
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26]} -x 368 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIVLVG[6]} -x 1209 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING} -x 1159 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5]} -x 1235 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2]} -x 1287 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7]} -x 2444 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51} -x 2060 -y 117
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1180 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[0]} -x 1075 -y 151
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13]} -x 1188 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 1501 -y 133
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10]} -x 1378 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[7]} -x 1280 -y 16
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_6[11]} -x 1616 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[27]} -x 1324 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7]} -x 2231 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10]} -x 1199 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2} -x 2453 -y 87
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17]} -x 1311 -y 151
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_3[6]} -x 1695 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10]} -x 1617 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 1506 -y 133
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[8]} -x 2441 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3]} -x 1271 -y 18
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[16]} -x 1192 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14]} -x 1141 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8]} -x 1206 -y 175
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5} -x 2413 -y 108
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs} -x 1106 -y 30
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[7]} -x 1262 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 2122 -y 141
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[21]} -x 1270 -y 10
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[6]} -x 2397 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7]} -x 1315 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0]} -x 1296 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7]} -x 1127 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2} -x 1453 -y 90
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 1450 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[1]} -x 1281 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[8]} -x 1448 -y 145
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[1]} -x 1232 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1270 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 1501 -y 63
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14]} -x 1335 -y 145
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21]} -x 239 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N} -x 1054 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11]} -x 1296 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[0]} -x 1285 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[9]} -x 1162 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2]} -x 2444 -y 81
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[26]} -x 2215 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_a3_0_a5[2]} -x 2421 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 1622 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8]} -x 1293 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 1369 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[1]} -x 1227 -y 33
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[9]} -x 1295 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19]} -x 1310 -y 151
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15]} -x 1366 -y 42
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[27]} -x 2269 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 1524 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_0_a4} -x 1159 -y 21
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 1191 -y 33
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0]} -x 1319 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1342 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 1386 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8]} -x 1379 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1} -x 2428 -y 75
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1]} -x 1361 -y 70
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20]} -x 1389 -y 159
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6]} -x 1109 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23]} -x 1178 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10]} -x 1383 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1465 -y 34
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[30]} -x 1279 -y 10
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13]} -x 1131 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8]} -x 2228 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_3} -x 2425 -y 102
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34]} -x 1238 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[5]} -x 1237 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 1446 -y 90
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[1]} -x 2450 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7]} -x 1294 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[4]} -x 2440 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 1502 -y 133
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[2]} -x 1077 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2]} -x 2456 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_RNO} -x 1265 -y 138
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16]} -x 1344 -y 144
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[4]} -x 1139 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[0]} -x 1275 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st_RNO} -x 2414 -y 102
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_1} -x 2424 -y 102
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24]} -x 1141 -y 18
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0} -x 1293 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1396 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/ss_n} -x 1274 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 1440 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2]} -x 2426 -y 42
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st[1]} -x 2442 -y 109
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[16]} -x 1289 -y 16
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0]} -x 1310 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 1463 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7]} -x 1328 -y 37
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[4]} -x 1272 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11]} -x 1504 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19]} -x 1303 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable38_5} -x 1246 -y 9
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI} -x 1252 -y 15
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[13]} -x 1212 -y 27
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_6[9]} -x 1614 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1265 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1271 -y 124
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58]} -x 1223 -y 192
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input_Last} -x 1154 -y 28
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3} -x 1155 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_2_a2_0_a3_0_a3_0_a3} -x 1304 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10]} -x 2431 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 1382 -y 96
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20]} -x 1384 -y 159
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6]} -x 1378 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st} -x 2425 -y 79
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1183 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3} -x 2417 -y 102
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1105 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0]} -x 2429 -y 135
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[12]} -x 1148 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5]} -x 1206 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[2]} -x 2427 -y 106
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/cmb_lckfrc.un1_lckfrc_nx6_0_0} -x 2446 -y 108
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[8]} -x 1305 -y 28
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[14]} -x 1217 -y 36
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16]} -x 1251 -y 28
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17]} -x 1320 -y 150
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13]} -x 1249 -y 18
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55]} -x 1943 -y 180
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rx_ready_sync_RNIMBHG[1]} -x 2423 -y 108
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO} -x 1381 -y 45
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[10]} -x 1229 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[27]} -x 1312 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13]} -x 1321 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[14]} -x 1117 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[0]} -x 2433 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3]} -x 1656 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15]} -x 1291 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16} -x 1319 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5]} -x 1013 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode_RNO[1]} -x 2427 -y 102
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[11]} -x 1260 -y 10
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7]} -x 1264 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 1518 -y 90
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2]} -x 1323 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2} -x 2445 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 1370 -y 96
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7]} -x 2420 -y 91
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data[22]} -x 1124 -y 25
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20]} -x 1448 -y 144
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI4BDG} -x 1271 -y 15
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1]} -x 1266 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8]} -x 2220 -y 103
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[0]} -x 2425 -y 103
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3]} -x 1120 -y 16
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23]} -x 1178 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3]} -x 1622 -y 64
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7]} -x 2430 -y 88
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[3]} -x 1178 -y 28
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[1]} -x 1280 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1260 -y 127
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1179 -y 34
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[7]} -x 1215 -y 34
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26]} -x 1200 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 1467 -y 144
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49]} -x 1304 -y 135
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1_RNID50A} -x 1263 -y 138
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0]} -x 2424 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_EXT} -x 1238 -y 22
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50]} -x 1370 -y 156
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 1378 -y 135
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2]} -x 2426 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/history[0]} -x 2439 -y 37
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[11]} -x 1201 -y 27
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18} -x 1359 -y 45
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14]} -x 1161 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1457 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[2]} -x 1106 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0_0[0]} -x 2435 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 1449 -y 105
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[4]} -x 1208 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[4]} -x 1131 -y 31
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[4]} -x 1159 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13]} -x 1354 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 1317 -y 175
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8]} -x 1157 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31} -x 1329 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 2074 -y 115
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/history[0]} -x 2451 -y 88
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 1482 -y 123
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0]} -x 1314 -y 174
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4]} -x 1350 -y 151
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[9]} -x 1125 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11]} -x 1867 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11]} -x 1393 -y 157
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8]} -x 1280 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 1401 -y 156
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4]} -x 1329 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[0]} -x 1256 -y 138
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_DFN1} -x 2421 -y 112
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1336 -y 136
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5]} -x 1339 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1]} -x 1320 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4]} -x 1136 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11]} -x 1211 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16]} -x 1198 -y 37
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2]} -x 1205 -y 193
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22]} -x 1312 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29]} -x 1202 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1]} -x 2410 -y 102
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[2]} -x 1077 -y 25
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2]} -x 2407 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 1489 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[4]} -x 1257 -y 33
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[10]} -x 1265 -y 28
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2} -x 1096 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3]} -x 2213 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[2]} -x 2429 -y 79
set_location -inst_name {Controler_0/Command_Decoder_0/LMX1SPI_enable_cmd_i_i_a2} -x 1181 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3]} -x 1191 -y 18
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50]} -x 1099 -y 261
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4]} -x 1194 -y 37
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37]} -x 1121 -y 22
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17]} -x 1316 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 1680 -y 138
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37]} -x 1191 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1]} -x 2430 -y 96
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[2]} -x 1130 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 1440 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[2]} -x 1314 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_ns_i_0[0]} -x 1182 -y 24
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_2[9]} -x 1506 -y 100
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7]} -x 1911 -y 309
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_rep[2]} -x 1267 -y 181
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0]} -x 1361 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/rxidle_st[0]} -x 2413 -y 112
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3]} -x 1123 -y 150
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7]} -x 1375 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 1412 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14]} -x 1290 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 1674 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22]} -x 1298 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2_0_a2_0_a2_0_a2_0_a2} -x 1357 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode_RNO[1]} -x 2429 -y 102
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock_RNO} -x 2440 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIJB1H} -x 1469 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1408 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 1380 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 1113 -y 169
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 1254 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 2119 -y 135
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o3[0]} -x 2437 -y 66
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_o2} -x 1382 -y 48
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_6[8]} -x 1613 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.10.un132_inputs} -x 1121 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 1373 -y 136
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNI8IS81[5]} -x 2444 -y 66
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_i_m2[3]} -x 1235 -y 30
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4]} -x 1328 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13]} -x 1297 -y 46
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[19]} -x 2216 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1]} -x 1385 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNIHQTG2[1]} -x 2433 -y 138
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1454 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[3]} -x 1125 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/busy} -x 1269 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 2073 -y 115
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15]} -x 1249 -y 21
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34]} -x 1170 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8]} -x 1373 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 1348 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1394 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[17]} -x 1302 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[5]} -x 2454 -y 115
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41]} -x 2267 -y 207
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9]} -x 1575 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 1193 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 1470 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 2117 -y 135
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1} -x 1268 -y 138
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1185 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12]} -x 1194 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[11]} -x 1185 -y 145
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18]} -x 1318 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1]} -x 1401 -y 157
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[2]} -x 1165 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa_0_a2} -x 1167 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 1460 -y 145
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa} -x 1236 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3]} -x 2446 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 1383 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4]} -x 1247 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[5]} -x 1203 -y 19
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11]} -x 1214 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 1669 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1]} -x 1309 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0]} -x 1224 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable} -x 1311 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1]} -x 1384 -y 91
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17]} -x 298 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15]} -x 1391 -y 51
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23]} -x 2248 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1263 -y 127
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[12]} -x 1261 -y 138
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 1497 -y 133
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21]} -x 1285 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 1376 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/sample_0_a2} -x 2430 -y 138
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[15]} -x 1160 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 1268 -y 157
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_SLE_DEBUG} -x 2438 -y 115
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5]} -x 1290 -y 154
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1174 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 2149 -y 136
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2} -x 1260 -y 15
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3]} -x 1278 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 1692 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2} -x 2454 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 2146 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 1429 -y 105
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[3]} -x 1179 -y 151
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18]} -x 1342 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 1431 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[3]} -x 1124 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1]} -x 2418 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 1447 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[13]} -x 1221 -y 36
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable38_4} -x 1226 -y 9
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 1443 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 1389 -y 126
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4]} -x 2436 -y 105
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[10]} -x 1221 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO} -x 1489 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10]} -x 1331 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[6]} -x 1210 -y 31
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[5]} -x 1290 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0]} -x 1311 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3]} -x 1324 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/rxidle_st_RNI0BD61[1]} -x 2427 -y 72
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[4]} -x 1273 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 1261 -y 157
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0]} -x 1182 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2_0_a2_0_a2_0_a2_0_a2[5]} -x 1263 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1]} -x 2443 -y 66
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1]} -x 1225 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 1352 -y 135
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIH34I[4]} -x 1270 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 1447 -y 108
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13]} -x 1368 -y 54
set_location -inst_name {Controler_0/gpio_controler_0/un7_read_signal_0_a2} -x 1145 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 2111 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1267 -y 127
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22]} -x 1203 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0]} -x 2437 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 1261 -y 123
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[5]} -x 1261 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0]} -x 2424 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1678 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 1475 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1391 -y 136
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3} -x 2432 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 1445 -y 108
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_i_m2[0]} -x 1231 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 1370 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3]} -x 1120 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1675 -y 136
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[1]} -x 2431 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16} -x 1281 -y 9
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0]} -x 1101 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[0]} -x 1224 -y 9
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6]} -x 1118 -y 27
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1083 -y 16
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0]} -x 1221 -y 159
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6]} -x 1315 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 1273 -y 127
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_INT} -x 1194 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1]} -x 2419 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error} -x 2458 -y 82
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1187 -y 34
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22]} -x 1403 -y 288
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1476 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode[1]} -x 2429 -y 103
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[3]} -x 1184 -y 22
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[34]} -x 1000 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9]} -x 1346 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[4]} -x 2428 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 1387 -y 96
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1]} -x 1461 -y 360
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6]} -x 1255 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 1382 -y 130
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1]} -x 2430 -y 79
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21} -x 1340 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0]} -x 1276 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28]} -x 1312 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 1389 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1]} -x 1673 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_1} -x 2434 -y 108
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNO} -x 2445 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13]} -x 1304 -y 25
set_location -inst_name {Controler_0/Command_Decoder_0/counter[30]} -x 1182 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 1699 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 1691 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 1693 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9]} -x 1377 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 2003 -y 118
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8]} -x 1375 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9]} -x 1330 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12]} -x 1210 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23} -x 1253 -y 6
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1352 -y 136
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[0]} -x 2446 -y 105
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[1]} -x 1141 -y 34
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r} -x 1098 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6]} -x 1369 -y 132
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2]} -x 1322 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5[2]} -x 2457 -y 114
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34]} -x 1201 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14]} -x 1244 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 1460 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 1373 -y 135
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[10]} -x 1119 -y 37
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[0]} -x 1253 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1170 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1469 -y 34
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_5[5]} -x 1586 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1269 -y 124
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m2_0_3} -x 2432 -y 99
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6]} -x 2446 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6]} -x 1138 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14]} -x 1387 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4]} -x 2445 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1262 -y 127
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/history[1]} -x 2436 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 1448 -y 109
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[14]} -x 1213 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8]} -x 1456 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11]} -x 1126 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[2]} -x 2438 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_o3_0_a3_0_0[4]} -x 2416 -y 111
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37]} -x 1867 -y 180
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7]} -x 1378 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[3]} -x 1248 -y 30
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39]} -x 923 -y 342
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[4]} -x 1257 -y 31
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_ret_RNO} -x 1168 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 1435 -y 144
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11]} -x 1127 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6]} -x 1485 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26]} -x 1142 -y 19
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[9]} -x 1257 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7]} -x 1128 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13]} -x 1206 -y 151
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[7]} -x 2221 -y 96
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36]} -x 1150 -y 15
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/history[1]} -x 2449 -y 88
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 2082 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2} -x 1287 -y 30
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1} -x 1188 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1396 -y 160
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7]} -x 1318 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1388 -y 136
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[14]} -x 1139 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9]} -x 2026 -y 97
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48]} -x 993 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[3]} -x 1128 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1456 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3]} -x 1182 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 1376 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 1495 -y 133
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[6]} -x 1303 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10]} -x 1352 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 1403 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 1443 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10]} -x 1433 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1]} -x 1113 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_2_a2_0_a3_0_a3_0_a2_0} -x 1355 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22]} -x 1306 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 1388 -y 102
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5]} -x 1498 -y 133
set_location -inst_name {Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3} -x 1257 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI173B[0]} -x 2443 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0]} -x 1610 -y 79
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[9]} -x 2409 -y 91
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_In_Process} -x 1282 -y 142
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2]} -x 1317 -y 153
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10]} -x 1286 -y 43
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0]} -x 1127 -y 9
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10]} -x 1613 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 1683 -y 138
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2]} -x 2435 -y 117
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17]} -x 301 -y 63
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2]} -x 2450 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 1515 -y 90
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIMQDI[2]} -x 2455 -y 87
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0_RNO[0]} -x 1311 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 1260 -y 217
set_location -inst_name {Controler_0/Reset_Controler_0/un8_write_signal_0_a2} -x 1229 -y 21
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6]} -x 1176 -y 37
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[7]} -x 1169 -y 24
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[24]} -x 1309 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]} -x 2427 -y 112
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[5]} -x 1278 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4]} -x 1625 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3]} -x 1345 -y 151
set_location -inst_name {Data_Block_0/Communication_Builder_0/event_ram_r_data_status} -x 1354 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 1381 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3]} -x 2456 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8]} -x 1617 -y 58
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1527 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 1375 -y 97
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7]} -x 2448 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/o_lckfrc_st} -x 2426 -y 106
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8]} -x 1329 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 1408 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2]} -x 2433 -y 114
set_location -inst_name {Controler_0/ADI_SPI_1/counter[2]} -x 1235 -y 10
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[8]} -x 1254 -y 141
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[7]} -x 1109 -y 196
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[15]} -x 1284 -y 25
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[9]} -x 1215 -y 25
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_4[11]} -x 1391 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1]} -x 1316 -y 21
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl} -x 1265 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01} -x 1398 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[2]} -x 1123 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIS868[4]} -x 2447 -y 87
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 1316 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 1271 -y 217
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[4]} -x 1137 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0} -x 2436 -y 63
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r4} -x 2393 -y 90
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30]} -x 1043 -y 27
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0]} -x 1318 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6]} -x 1278 -y 151
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 1292 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 2086 -y 136
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[1]} -x 2445 -y 106
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2]} -x 2430 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0]} -x 1384 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 1490 -y 132
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0]} -x 1306 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock_combo.un1_lock_event5_0_a2} -x 2427 -y 138
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10]} -x 883 -y 363
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3]} -x 1683 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1524 -y 70
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[15]} -x 1128 -y 45
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4]} -x 1325 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 1699 -y 144
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9]} -x 514 -y 207
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7]} -x 1527 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6]} -x 2022 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 1387 -y 129
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[10]} -x 1122 -y 36
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_3[8]} -x 1697 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12]} -x 1134 -y 22
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1171 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[0]} -x 2433 -y 103
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3]} -x 1356 -y 55
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[15]} -x 1312 -y 28
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14]} -x 1318 -y 153
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10]} -x 1219 -y 189
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.15.un77_inputs} -x 1158 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36]} -x 1728 -y 288
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 1399 -y 159
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[7]} -x 2430 -y 100
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[6]} -x 1068 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 1446 -y 108
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_0_a6} -x 1359 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1} -x 1393 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 1668 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6]} -x 1291 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2]} -x 1418 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10]} -x 2080 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 2069 -y 115
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0]} -x 1351 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO} -x 1289 -y 129
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI2FLL} -x 1278 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 1261 -y 156
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7]} -x 1119 -y 27
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[15]} -x 1291 -y 25
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3]} -x 488 -y 336
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 1476 -y 132
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[0]} -x 1074 -y 151
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15]} -x 1035 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 1355 -y 141
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1]} -x 1390 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 1675 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[1]} -x 1131 -y 45
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25]} -x 1055 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0_x2[0]} -x 2416 -y 108
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 1400 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 1400 -y 156
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_RNO[1]} -x 2429 -y 105
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2} -x 1304 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1369 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1123 -y 10
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_cl} -x 1313 -y 22
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19]} -x 1041 -y 30
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[7]} -x 1244 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1]} -x 2420 -y 135
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1]} -x 2447 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[9]} -x 1138 -y 25
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[0]} -x 1279 -y 21
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29]} -x 988 -y 21
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13]} -x 1334 -y 145
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa} -x 1192 -y 21
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48]} -x 1306 -y 153
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[18]} -x 1213 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 1458 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4]} -x 1263 -y 217
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 1381 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3]} -x 1268 -y 216
set_location -inst_name {Controler_0/Command_Decoder_0/counter[8]} -x 1160 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8]} -x 1117 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 1382 -y 99
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51]} -x 503 -y 282
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_0_a6_1} -x 1362 -y 54
set_location -inst_name {Data_Block_0/Communication_Builder_0/Status_Event_WriteDone} -x 1354 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[4]} -x 2452 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[14]} -x 1299 -y 34
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[12]} -x 1207 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1456 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13]} -x 1198 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[4]} -x 2444 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32]} -x 1117 -y 18
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_3[4]} -x 1693 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6]} -x 1306 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 1468 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[3]} -x 1232 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 1267 -y 157
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0]} -x 2436 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7]} -x 1624 -y 37
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1126 -y 10
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0]} -x 1137 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0]} -x 1495 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]} -x 2442 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3]} -x 1222 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[2]} -x 1256 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0]} -x 2446 -y 81
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[9]} -x 1286 -y 22
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13]} -x 1342 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1390 -y 136
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_ns_a2_0_a2[4]} -x 1184 -y 24
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_5[10]} -x 1591 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[10]} -x 1230 -y 141
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1]} -x 1105 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/counter[6]} -x 1239 -y 10
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[5]} -x 1222 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 2110 -y 142
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16]} -x 1149 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2} -x 1431 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1522 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5]} -x 1281 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7]} -x 1124 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2]} -x 1351 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_o2} -x 2425 -y 135
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0]} -x 1228 -y 34
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_7[10]} -x 1483 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0_0[0]} -x 2419 -y 108
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1177 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5]} -x 1204 -y 144
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0]} -x 1394 -y 165
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[11]} -x 1124 -y 37
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49]} -x 721 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6]} -x 1222 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17} -x 1158 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28]} -x 1207 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_a3_0_0[0]} -x 1266 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 2080 -y 136
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13]} -x 1064 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[1]} -x 2420 -y 106
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1112 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[4]} -x 2417 -y 115
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15]} -x 1358 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIVQV9[2]} -x 2446 -y 36
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable} -x 1183 -y 30
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23]} -x 994 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[13]} -x 1147 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8]} -x 1310 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 1388 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11]} -x 1368 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[28]} -x 1313 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10]} -x 1608 -y 46
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[7]} -x 1304 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 1407 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2} -x 1333 -y 135
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54]} -x 1562 -y 207
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48]} -x 992 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0]} -x 2422 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[1]} -x 2450 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 1395 -y 73
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[1]} -x 1071 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1690 -y 145
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1]} -x 1312 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2]} -x 2427 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11]} -x 1193 -y 15
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[10]} -x 1149 -y 34
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[2]} -x 1248 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7]} -x 1128 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 2021 -y 117
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[4]} -x 1231 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncOutput[1]} -x 2439 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 1674 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[0]} -x 2438 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 1374 -y 151
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5]} -x 1208 -y 193
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30]} -x 1306 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1460 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N} -x 1266 -y 18
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37]} -x 1042 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11]} -x 1485 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 2116 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9]} -x 1398 -y 157
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19]} -x 1343 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7]} -x 1242 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[11]} -x 2212 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1]} -x 1178 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 1388 -y 130
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6]} -x 1326 -y 154
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20]} -x 1126 -y 261
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_27_RNO} -x 1248 -y 141
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 1092 -y 24
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16]} -x 1336 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 1410 -y 145
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1]} -x 1324 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_o3_0_a3_0_0[4]} -x 2443 -y 108
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0} -x 1250 -y 15
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8]} -x 1329 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4} -x 1366 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23]} -x 1179 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[1]} -x 2446 -y 114
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2} -x 1152 -y 15
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[20]} -x 1202 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14]} -x 1355 -y 45
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2]} -x 2447 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 2028 -y 118
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[2]} -x 2442 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1]} -x 1378 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[11]} -x 1126 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[1]} -x 2432 -y 106
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[2]} -x 2426 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 1383 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7]} -x 1255 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2]} -x 2440 -y 126
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1122 -y 10
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[7]} -x 1255 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO} -x 1900 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 1397 -y 72
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2} -x 1273 -y 129
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3]} -x 1167 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[10]} -x 1124 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28]} -x 1207 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 1474 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1458 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/counter[1]} -x 1248 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7]} -x 1332 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 1674 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15]} -x 1336 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2]} -x 2435 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3]} -x 1702 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22]} -x 1347 -y 174
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9]} -x 2422 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[2]} -x 2439 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19]} -x 1304 -y 154
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14]} -x 1192 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1]} -x 2437 -y 36
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[1]} -x 1228 -y 25
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_4[2]} -x 1604 -y 64
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43]} -x 1040 -y 174
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6]} -x 2453 -y 97
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9]} -x 2435 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11]} -x 1324 -y 31
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[6]} -x 2204 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 1381 -y 130
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9]} -x 1281 -y 151
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 1277 -y 126
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[5]} -x 2431 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3]} -x 1454 -y 130
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18]} -x 1394 -y 207
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns_i_0[0]} -x 1178 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30]} -x 1351 -y 37
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4]} -x 1121 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[10]} -x 1150 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 1409 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 1334 -y 135
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19]} -x 1052 -y 18
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17]} -x 1215 -y 36
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1172 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 1459 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1435 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 1380 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0]} -x 2440 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]} -x 2425 -y 82
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24} -x 1304 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 1382 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9]} -x 1311 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa} -x 1242 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 1392 -y 69
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1124 -y 10
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27]} -x 1201 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[0]} -x 2434 -y 79
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNII37[1]} -x 2425 -y 87
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14]} -x 1357 -y 43
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5]} -x 1277 -y 151
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2} -x 1328 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[1]} -x 2417 -y 117
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO} -x 2425 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[12]} -x 1217 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0]} -x 1497 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[2]} -x 1257 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9]} -x 1612 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1460 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12]} -x 1341 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8]} -x 1274 -y 42
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[18]} -x 1303 -y 34
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52]} -x 1262 -y 216
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 1389 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1114 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5]} -x 1254 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 2011 -y 118
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[5]} -x 1232 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_1} -x 2430 -y 108
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16]} -x 498 -y 282
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10]} -x 1208 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/rxidle_st[1]} -x 2423 -y 112
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4]} -x 1309 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7]} -x 1139 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3]} -x 2440 -y 66
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 1369 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[8]} -x 2433 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 1332 -y 135
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12]} -x 1133 -y 15
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20]} -x 1309 -y 31
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9]} -x 1365 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0]} -x 1132 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[24]} -x 2197 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3]} -x 1228 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11]} -x 1609 -y 46
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[1]} -x 2432 -y 79
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[13]} -x 1189 -y 151
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39]} -x 921 -y 342
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[0]} -x 2449 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 1526 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1462 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1454 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[1]} -x 2278 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0} -x 1364 -y 55
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1]} -x 1367 -y 55
set_location -inst_name {Controler_0/Command_Decoder_0/counter[31]} -x 1183 -y 19
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11]} -x 1054 -y 30
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33]} -x 1036 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7]} -x 1378 -y 49
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[0]} -x 1148 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[6]} -x 1250 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 1461 -y 144
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3]} -x 551 -y 315
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 1668 -y 141
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5_RNI28OU3[2]} -x 2447 -y 72
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22]} -x 1187 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3} -x 1320 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[2]} -x 1176 -y 25
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns_i_a2[5]} -x 1177 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[3]} -x 2440 -y 124
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count_RNO[0]} -x 2425 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1439 -y 106
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15]} -x 1314 -y 150
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3} -x 1356 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21]} -x 1125 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 1398 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[4]} -x 1235 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10]} -x 1672 -y 145
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[10]} -x 1283 -y 16
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0_1[6]} -x 1227 -y 30
set_location -inst_name {Controler_0/ADI_SPI_1/counter[4]} -x 1237 -y 10
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15]} -x 1209 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9]} -x 2008 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[3]} -x 1221 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0]} -x 1133 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error} -x 2433 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3]} -x 1264 -y 217
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 1527 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6]} -x 1611 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 1386 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 2054 -y 118
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20} -x 1171 -y 15
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[2]} -x 1267 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 1374 -y 135
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4]} -x 1391 -y 180
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0]} -x 1006 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 1479 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 1516 -y 69
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_6[7]} -x 1612 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 1387 -y 100
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8]} -x 1328 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 2105 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 1393 -y 160
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2]} -x 1046 -y 18
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23]} -x 1313 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1} -x 2415 -y 105
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20} -x 1343 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa} -x 1189 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8]} -x 1294 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17]} -x 1267 -y 160
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1173 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0]} -x 1306 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1489 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1436 -y 145
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4]} -x 2458 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[27]} -x 1300 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3]} -x 1270 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0]} -x 1331 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI199M4[0]} -x 2416 -y 117
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10]} -x 1245 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10]} -x 1314 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 1388 -y 129
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[1]} -x 1263 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 1369 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0]} -x 1079 -y 24
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1110 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6]} -x 1374 -y 42
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[0]} -x 2446 -y 106
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15]} -x 1162 -y 37
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[9]} -x 1238 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]} -x 2435 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7]} -x 1420 -y 100
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0]} -x 2328 -y 201
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[9]} -x 1162 -y 31
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[9]} -x 1249 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[9]} -x 2446 -y 124
set_location -inst_name {Controler_0/ADI_SPI_1/counter[3]} -x 1247 -y 10
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_5[0]} -x 1494 -y 91
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5]} -x 991 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/cmb_lckfrc.un1_lckfrc_nx6_0_0} -x 2421 -y 111
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[15]} -x 1144 -y 16
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36]} -x 1698 -y 288
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2} -x 2452 -y 87
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15]} -x 1390 -y 49
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2} -x 1288 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11]} -x 1481 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6]} -x 1678 -y 145
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3} -x 1282 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11]} -x 1295 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 2043 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1685 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_0} -x 1288 -y 129
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 1479 -y 132
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[5]} -x 1076 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 1394 -y 159
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3]} -x 1135 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1]} -x 1199 -y 175
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0} -x 1295 -y 129
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[1]} -x 2447 -y 106
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[13]} -x 1270 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11]} -x 1332 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNIJ90C[2]} -x 2456 -y 108
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4]} -x 1130 -y 22
set_location -inst_name {Controler_0/Command_Decoder_0/counter[23]} -x 1175 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6]} -x 2004 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 2112 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1456 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 1496 -y 133
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[4]} -x 1202 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0]} -x 2445 -y 126
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0} -x 1248 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 1389 -y 91
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40]} -x 1355 -y 342
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1530 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[0]} -x 1227 -y 19
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[6]} -x 1221 -y 30
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[7]} -x 1260 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/lckfrc_st} -x 2441 -y 115
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n} -x 1317 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1394 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14} -x 1318 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0]} -x 1370 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7]} -x 1384 -y 130
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4]} -x 1276 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 1426 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[15]} -x 1149 -y 27
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO} -x 1136 -y 18
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16]} -x 500 -y 282
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[5]} -x 2453 -y 127
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24]} -x 1141 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[6]} -x 2454 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 1382 -y 129
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 2102 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6]} -x 1272 -y 46
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18]} -x 335 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6]} -x 1202 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 1380 -y 99
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[1]} -x 2429 -y 87
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 2017 -y 117
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2]} -x 1342 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1433 -y 106
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2]} -x 1358 -y 151
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59]} -x 1026 -y 174
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3]} -x 2427 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11]} -x 1297 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6]} -x 1376 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8]} -x 1223 -y 141
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33]} -x 1126 -y 25
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33]} -x 1167 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5]} -x 2220 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[29]} -x 1314 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNO[2]} -x 2422 -y 102
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 1484 -y 132
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17} -x 1291 -y 18
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26]} -x 1142 -y 18
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.10.un52_inputs} -x 1117 -y 33
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3} -x 1281 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 1368 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set} -x 1134 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8]} -x 1476 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable} -x 1070 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNIDMJR[1]} -x 2441 -y 66
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8]} -x 2414 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2} -x 1258 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 1489 -y 132
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11]} -x 1619 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[6]} -x 1269 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7]} -x 1615 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3} -x 1227 -y 141
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[3]} -x 1143 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5]} -x 1203 -y 175
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19} -x 1295 -y 30
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_18} -x 1306 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[3]} -x 2428 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10]} -x 1500 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 1381 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[9]} -x 2434 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[17]} -x 1314 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 1392 -y 184
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57]} -x 497 -y 315
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5]} -x 1405 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6]} -x 1374 -y 54
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11]} -x 1316 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1682 -y 145
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_9_i_0} -x 1263 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[0]} -x 1583 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[0]} -x 1280 -y 25
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[15]} -x 1223 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0]} -x 1432 -y 145
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[0]} -x 1268 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[2]} -x 1122 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_o3_0_o5[0]} -x 2441 -y 108
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o6[1]} -x 1898 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20]} -x 1304 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_i[1]} -x 1224 -y 141
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[8]} -x 2228 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_DFN2} -x 2445 -y 115
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[16]} -x 2227 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3]} -x 1703 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[4]} -x 1212 -y 190
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/emptyilto10_7} -x 2410 -y 90
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[18]} -x 2203 -y 96
set_location -inst_name {Controler_0/ADI_SPI_1/counter[8]} -x 1241 -y 10
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14]} -x 1141 -y 36
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0]} -x 1332 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6]} -x 1427 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2]} -x 2439 -y 88
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/history[0]} -x 2432 -y 139
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1]} -x 1317 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[20]} -x 1305 -y 34
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18]} -x 1196 -y 37
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12]} -x 1179 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[17]} -x 2274 -y 96
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[1]} -x 2437 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 1395 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 1401 -y 63
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 1096 -y 15
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8]} -x 1396 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7]} -x 1149 -y 18
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.9.un47_inputs} -x 1137 -y 24
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4]} -x 1274 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5} -x 1280 -y 123
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[7]} -x 1131 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 1691 -y 135
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[3]} -x 2431 -y 87
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_ns_a2_0_a2[4]} -x 1181 -y 24
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31]} -x 1119 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1521 -y 64
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31]} -x 1206 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8]} -x 2415 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16]} -x 1300 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7]} -x 1119 -y 28
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2]} -x 190 -y 207
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[0]} -x 1154 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 1383 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out} -x 1318 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/counter[22]} -x 1174 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7]} -x 2219 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5]} -x 1204 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16]} -x 1372 -y 49
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9]} -x 476 -y 207
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15]} -x 1200 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1]} -x 1321 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 1672 -y 132
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_RNO} -x 2419 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 1707 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data[21]} -x 1122 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[1]} -x 2434 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[2]} -x 2439 -y 118
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9]} -x 1186 -y 37
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_1[1]} -x 1235 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10]} -x 1208 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 1445 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11} -x 1225 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5} -x 2422 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1526 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 1334 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[10]} -x 1243 -y 33
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[0]} -x 2442 -y 96
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[19]} -x 1304 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock_combo.un1_lock_event5_0_a3_0_0} -x 2431 -y 123
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock} -x 2427 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1405 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11]} -x 1365 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[6]} -x 1285 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1]} -x 2438 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10]} -x 1298 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54]} -x 1570 -y 207
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4]} -x 1307 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 1470 -y 144
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10]} -x 1213 -y 193
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_4[15]} -x 1222 -y 33
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[5]} -x 2455 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9]} -x 1236 -y 16
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0]} -x 2434 -y 88
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[2]} -x 1167 -y 25
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8]} -x 1293 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 1677 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 2070 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1343 -y 136
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2} -x 1173 -y 27
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[0]} -x 2412 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 1444 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[14]} -x 1140 -y 30
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 1094 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7]} -x 1481 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 1388 -y 96
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0]} -x 2413 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2]} -x 1181 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7]} -x 1278 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[14]} -x 1294 -y 25
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1]} -x 1117 -y 16
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39]} -x 949 -y 342
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNI5V29} -x 2451 -y 87
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 1380 -y 129
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2_0} -x 1259 -y 15
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6]} -x 660 -y 117
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0]} -x 1320 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1246 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26]} -x 1215 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/sample_0_a2} -x 2419 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 1375 -y 96
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16]} -x 1321 -y 150
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2]} -x 2435 -y 114
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[5]} -x 1302 -y 28
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs} -x 1116 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[1]} -x 1543 -y 202
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0]} -x 1283 -y 151
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25]} -x 1301 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0]} -x 1134 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 1498 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[8]} -x 1217 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 1386 -y 153
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11]} -x 1365 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8]} -x 1452 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[15]} -x 1242 -y 19
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4]} -x 1177 -y 27
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6]} -x 1344 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[1]} -x 2418 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 2104 -y 142
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15]} -x 1252 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9]} -x 1196 -y 142
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4]} -x 1251 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 1475 -y 90
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[10]} -x 2446 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13]} -x 1305 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs} -x 1127 -y 33
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[0]} -x 1273 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2]} -x 1196 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8]} -x 2009 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14]} -x 1387 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13]} -x 1378 -y 42
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0]} -x 1288 -y 168
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22]} -x 1124 -y 24
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36]} -x 1197 -y 36
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30]} -x 1038 -y 18
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15]} -x 1250 -y 21
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59]} -x 1013 -y 153
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[0]} -x 2443 -y 114
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32]} -x 2028 -y 114
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1184 -y 34
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg[1]} -x 1097 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[0]} -x 1132 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10]} -x 1356 -y 46
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7]} -x 1586 -y 219
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_9} -x 1372 -y 54
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[26]} -x 1323 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 2115 -y 136
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m20} -x 1146 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1]} -x 1457 -y 145
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14} -x 1282 -y 9
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[4]} -x 1277 -y 16
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5]} -x 2418 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6]} -x 1376 -y 37
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1125 -y 10
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[1]} -x 2434 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[10]} -x 1295 -y 34
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty} -x 1075 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3} -x 1285 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[13]} -x 1146 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[5]} -x 1115 -y 33
set_location -inst_name {Controler_0/Command_Decoder_0/counter[26]} -x 1178 -y 19
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8]} -x 1534 -y 219
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 1400 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 1340 -y 142
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[3]} -x 1267 -y 31
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2} -x 1294 -y 30
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5]} -x 2429 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[11]} -x 1270 -y 138
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8]} -x 1292 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3]} -x 2440 -y 88
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0]} -x 1327 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4]} -x 1614 -y 46
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7]} -x 1527 -y 192
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26]} -x 1380 -y 159
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9]} -x 2413 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[9]} -x 1131 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 2116 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13]} -x 1324 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14]} -x 1246 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 1700 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt_RNO[0]} -x 2456 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 1388 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[0]} -x 2421 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 1401 -y 165
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect} -x 1594 -y 73
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2]} -x 1219 -y 151
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[2]} -x 1229 -y 19
set_location -inst_name {Controler_0/Command_Decoder_0/counter[3]} -x 1155 -y 19
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9]} -x 1119 -y 16
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[18]} -x 1194 -y 151
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7]} -x 1048 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st_RNIQ6HJ[2]} -x 2444 -y 105
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[5]} -x 2435 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 1336 -y 142
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13]} -x 1128 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout} -x 1471 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2]} -x 1216 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1684 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6]} -x 1594 -y 64
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25]} -x 705 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5]} -x 1377 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10]} -x 1199 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 1376 -y 151
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10]} -x 1348 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4]} -x 1242 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1384 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[0]} -x 1291 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[4]} -x 1145 -y 33
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7]} -x 1243 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4]} -x 1132 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2]} -x 1104 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4} -x 1352 -y 150
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2} -x 2430 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 1506 -y 132
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_x2[0]} -x 2412 -y 102
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19} -x 1252 -y 6
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35]} -x 897 -y 228
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33]} -x 1569 -y 228
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26]} -x 1215 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 1414 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8]} -x 1152 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs} -x 1163 -y 36
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11]} -x 1312 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[5]} -x 2441 -y 106
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9]} -x 1294 -y 154
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4]} -x 1360 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[0]} -x 2446 -y 67
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/history[0]} -x 2435 -y 124
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_RNO[2]} -x 2431 -y 102
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7]} -x 1394 -y 157
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_2[11]} -x 1223 -y 33
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4]} -x 1237 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24]} -x 1300 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12]} -x 1329 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]} -x 2432 -y 112
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]} -x 2425 -y 112
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2} -x 1185 -y 30
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13]} -x 1228 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6]} -x 1389 -y 127
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[7]} -x 2444 -y 118
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11]} -x 1125 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[2]} -x 1274 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1]} -x 1312 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1]} -x 1201 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8]} -x 2013 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15]} -x 1322 -y 30
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_3dflt_0} -x 1158 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4]} -x 1289 -y 154
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22} -x 1358 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12} -x 1246 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz} -x 1395 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8]} -x 1426 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count_RNO[0]} -x 2424 -y 111
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[8]} -x 1220 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40]} -x 1386 -y 159
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7]} -x 1234 -y 16
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1]} -x 1166 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19]} -x 1388 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0} -x 1321 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[4]} -x 2429 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7]} -x 1291 -y 46
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1]} -x 1245 -y 165
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO} -x 1633 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7]} -x 1378 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[1]} -x 2443 -y 67
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11]} -x 1416 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/counter[24]} -x 1176 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7]} -x 1713 -y 145
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0]} -x 1311 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0]} -x 2431 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1247 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNIPV8A1} -x 1276 -y 129
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6]} -x 1269 -y 180
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4]} -x 1207 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 2076 -y 135
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3]} -x 2451 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[35]} -x 1122 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_RNO} -x 1273 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5]} -x 1116 -y 27
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5]} -x 1318 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28]} -x 1120 -y 19
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22]} -x 1125 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41]} -x 1599 -y 180
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid} -x 1281 -y 127
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/sample_0_a2} -x 2437 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 1335 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 1383 -y 130
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_sn_m6} -x 1146 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8]} -x 1159 -y 36
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0} -x 1268 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT} -x 1314 -y 18
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[8]} -x 1221 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9]} -x 1207 -y 175
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[28]} -x 1277 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1637 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13]} -x 1248 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17]} -x 1301 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 1393 -y 69
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5]} -x 1207 -y 18
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8]} -x 2454 -y 96
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14]} -x 1034 -y 30
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1186 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[5]} -x 1114 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0]} -x 1284 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[6]} -x 1208 -y 22
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[5]} -x 2430 -y 91
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24]} -x 1021 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[9]} -x 1137 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3]} -x 1321 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0]} -x 1260 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 2016 -y 117
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0]} -x 2408 -y 207
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o6[2]} -x 1899 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz} -x 2015 -y 117
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5]} -x 1203 -y 18
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO} -x 1323 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 1387 -y 90
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15} -x 1317 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 1309 -y 175
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[6]} -x 1212 -y 24
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3]} -x 1134 -y 15
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41]} -x 2257 -y 228
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 2004 -y 118
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_data[23]} -x 1117 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2]} -x 2418 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 1675 -y 141
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32]} -x 1168 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5} -x 2427 -y 75
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[3]} -x 1173 -y 25
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[2]} -x 1204 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[17]} -x 1193 -y 151
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0]} -x 1223 -y 183
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7]} -x 1214 -y 151
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1261 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[21]} -x 1318 -y 28
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1]} -x 1131 -y 15
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3]} -x 1206 -y 193
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10]} -x 1347 -y 151
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9]} -x 1188 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5]} -x 1369 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1]} -x 1312 -y 223
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 1377 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 2118 -y 135
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO} -x 1272 -y 129
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 1674 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15]} -x 1299 -y 46
set_location -inst_name {Data_Block_0/AND4_0_0} -x 2424 -y 87
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[4]} -x 2431 -y 72
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4]} -x 1158 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6]} -x 1120 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 2057 -y 118
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9]} -x 2451 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_SLE_DEBUG} -x 2402 -y 52
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable} -x 1270 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 1318 -y 175
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/rstn} -x 2434 -y 39
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11]} -x 1258 -y 18
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3]} -x 1275 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 2120 -y 135
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0]} -x 1222 -y 183
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 1353 -y 141
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0]} -x 1134 -y 30
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK} -x 1277 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 1384 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1} -x 2460 -y 125
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31]} -x 1352 -y 37
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58]} -x 901 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0]} -x 1351 -y 49
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2} -x 2434 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10]} -x 2077 -y 115
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_RNO[2]} -x 1183 -y 24
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1} -x 1178 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4]} -x 2441 -y 88
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18]} -x 1339 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13]} -x 1334 -y 37
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_4[4]} -x 1176 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[9]} -x 1118 -y 36
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[2]} -x 1230 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 1372 -y 135
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error} -x 2458 -y 127
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[8]} -x 1220 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count[0]} -x 2428 -y 139
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10]} -x 2432 -y 91
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9]} -x 2450 -y 91
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4]} -x 1201 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[2]} -x 1250 -y 145
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2]} -x 1244 -y 165
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4]} -x 1391 -y 181
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out} -x 1320 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[10]} -x 1149 -y 33
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6]} -x 1256 -y 18
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[25]} -x 2198 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_a3_0_0[4]} -x 2438 -y 114
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_0} -x 2438 -y 105
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0]} -x 2439 -y 82
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_a2_1_0[6]} -x 1174 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[4]} -x 1187 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17]} -x 1220 -y 193
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1201 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNILN8A1[1]} -x 2444 -y 45
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5]} -x 1262 -y 25
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg[0]} -x 1101 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_0_a2_3_a2_3_a2_3_a2_1} -x 1309 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[14]} -x 1129 -y 34
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1182 -y 34
set_location -inst_name {Controler_0/Command_Decoder_0/counter[0]} -x 1154 -y 16
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2[5]} -x 1217 -y 27
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[18]} -x 1267 -y 10
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1]} -x 1573 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/counter[3]} -x 1269 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3} -x 1326 -y 21
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[6]} -x 1229 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error} -x 2433 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[2]} -x 2457 -y 106
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/rxidle_st[1]} -x 2442 -y 115
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6]} -x 1137 -y 33
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6]} -x 1260 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[0]} -x 2437 -y 124
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[4]} -x 1259 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 1382 -y 90
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11]} -x 1366 -y 45
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_o3_0_o5[0]} -x 2418 -y 111
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10]} -x 1047 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A} -x 1253 -y 27
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14]} -x 1294 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 1105 -y 169
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[0]} -x 1135 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 1697 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[7]} -x 1573 -y 181
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1200 -y 34
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20]} -x 1007 -y 27
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24} -x 1267 -y 6
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8]} -x 1280 -y 151
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[31]} -x 1304 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3]} -x 1112 -y 169
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[0]} -x 1249 -y 10
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0]} -x 1182 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[1]} -x 2438 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/counter[6]} -x 1158 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[6]} -x 2443 -y 118
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[11]} -x 360 -y 127
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15]} -x 1209 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5]} -x 1397 -y 157
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 1531 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0]} -x 1164 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20]} -x 1296 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/un15_write_signal_0_a2} -x 1140 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[5]} -x 1130 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 2063 -y 118
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2]} -x 2431 -y 114
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1]} -x 1343 -y 25
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[23]} -x 1203 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2} -x 2447 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1]} -x 1203 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 1283 -y 126
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1]} -x 2427 -y 130
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14]} -x 1200 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9]} -x 1619 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count_RNO[0]} -x 2425 -y 129
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0]} -x 1229 -y 28
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[11]} -x 1161 -y 30
set_location -inst_name {Controler_0/ADI_SPI_1/counter[7]} -x 1240 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3]} -x 2027 -y 97
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1]} -x 2414 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIHR386[2]} -x 1292 -y 129
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNI0DLL} -x 1275 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15]} -x 1162 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5]} -x 1308 -y 145
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1]} -x 2429 -y 88
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[2]} -x 1220 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 1350 -y 141
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6]} -x 1231 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22]} -x 1284 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25]} -x 1219 -y 141
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[3]} -x 2443 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 2108 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2]} -x 2427 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 1482 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 1446 -y 111
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[3]} -x 1271 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3]} -x 1387 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 1257 -y 124
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1095 -y 25
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[36]} -x 1007 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3]} -x 2438 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6]} -x 1212 -y 18
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11]} -x 1216 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24]} -x 1581 -y 180
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2} -x 2459 -y 126
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count[1]} -x 2431 -y 139
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15]} -x 1335 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0]} -x 2423 -y 102
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17]} -x 1293 -y 43
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27]} -x 1191 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 1492 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 2026 -y 118
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56]} -x 2086 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[11]} -x 1269 -y 138
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[3]} -x 1179 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13]} -x 1149 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4]} -x 1273 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27]} -x 1348 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3]} -x 1346 -y 49
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59]} -x 1052 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 2018 -y 118
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4]} -x 1372 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[4]} -x 1138 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9]} -x 2005 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[14]} -x 1145 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 1407 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2} -x 2461 -y 125
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable} -x 1062 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0]} -x 1383 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[5]} -x 2442 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 1383 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[33]} -x 1118 -y 22
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23]} -x 1207 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 1497 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8]} -x 1377 -y 54
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[3]} -x 1098 -y 208
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8]} -x 1187 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/history[1]} -x 2425 -y 139
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15} -x 1283 -y 9
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_5dflt} -x 1179 -y 21
set_location -inst_name {Controler_0/Command_Decoder_0/counter_RNO[0]} -x 1154 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1398 -y 70
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0]} -x 2419 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1688 -y 145
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9]} -x 1249 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1]} -x 1263 -y 18
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19]} -x 1314 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9]} -x 1360 -y 45
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1169 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count[1]} -x 2432 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_rep[11]} -x 1266 -y 139
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_9_RNO_0} -x 1262 -y 141
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1]} -x 2456 -y 81
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5_RNIC4DF1[2]} -x 2459 -y 105
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1090 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4]} -x 1419 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[5]} -x 2438 -y 67
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[1]} -x 2440 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 1386 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 1458 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 1482 -y 132
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1528 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 1393 -y 159
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7]} -x 1915 -y 354
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0]} -x 1421 -y 100
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[11]} -x 1287 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[7]} -x 1207 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2} -x 2438 -y 36
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_2[10]} -x 1228 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3]} -x 1128 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNI8DLR} -x 1278 -y 129
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1525 -y 70
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3]} -x 2431 -y 88
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1452 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6]} -x 1290 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[1]} -x 1281 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8]} -x 2012 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5]} -x 1567 -y 19
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[5]} -x 2408 -y 99
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[5]} -x 2442 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 1309 -y 174
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3]} -x 2416 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[4]} -x 2453 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 2087 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 1385 -y 154
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[10]} -x 1121 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7]} -x 1205 -y 175
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2]} -x 2443 -y 81
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[10]} -x 2410 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_2_tz[0]} -x 1643 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[7]} -x 1244 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9]} -x 1212 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/busy} -x 1271 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4]} -x 1375 -y 145
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[10]} -x 1139 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1]} -x 1308 -y 42
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[0]} -x 1272 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[5]} -x 2453 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[4]} -x 1135 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10]} -x 1499 -y 133
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[11]} -x 1258 -y 19
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2]} -x 1222 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6]} -x 1618 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 1374 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[18]} -x 1213 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27]} -x 1191 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[14]} -x 1222 -y 30
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5]} -x 1257 -y 21
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[1]} -x 1166 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3]} -x 1372 -y 151
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7]} -x 1178 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 1388 -y 153
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1266 -y 127
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/receive_transmit} -x 1318 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9]} -x 1377 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2]} -x 1220 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 1625 -y 36
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32]} -x 972 -y 24
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36]} -x 998 -y 18
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1197 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2} -x 2435 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1_a3_2} -x 1310 -y 36
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1]} -x 1316 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 1394 -y 160
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6]} -x 2011 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3]} -x 1373 -y 157
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 1429 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_837_i} -x 1284 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[6]} -x 1132 -y 33
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[1]} -x 1137 -y 16
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21]} -x 1208 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1J09} -x 2432 -y 96
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7]} -x 2459 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5} -x 2419 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21]} -x 1316 -y 31
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[7]} -x 1221 -y 27
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_3[10]} -x 1699 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[5]} -x 1211 -y 33
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[0]} -x 1253 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 2075 -y 115
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1} -x 1238 -y 21
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31} -x 1187 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22]} -x 1343 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[15]} -x 1206 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[13]} -x 1138 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13]} -x 1371 -y 55
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T} -x 1322 -y 21
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19]} -x 1120 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 1500 -y 63
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0]} -x 1166 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 1668 -y 144
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12]} -x 1332 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 1479 -y 142
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[4]} -x 1392 -y 208
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[8]} -x 2432 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[5]} -x 1257 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNO} -x 2433 -y 117
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[1]} -x 2428 -y 136
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2]} -x 124 -y 210
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1]} -x 2421 -y 33
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_ret} -x 1168 -y 25
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r} -x 1193 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[8]} -x 1293 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 1266 -y 157
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35]} -x 1120 -y 22
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35]} -x 1172 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 1386 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[4]} -x 1258 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5]} -x 1348 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[12]} -x 1146 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6]} -x 1166 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 1403 -y 165
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1]} -x 1164 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9]} -x 1320 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 1316 -y 175
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1086 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 1694 -y 145
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7]} -x 2416 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0} -x 2432 -y 117
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st_RNI6S431[2]} -x 2420 -y 111
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 1274 -y 127
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25]} -x 1319 -y 141
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_DFN2} -x 2422 -y 112
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1531 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[10]} -x 1119 -y 36
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[23]} -x 1296 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_DFN1} -x 2443 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 1527 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/counter[25]} -x 1177 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[2]} -x 2446 -y 109
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[2]} -x 1216 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 2005 -y 118
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14} -x 1306 -y 15
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[6]} -x 2204 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16]} -x 1024 -y 201
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[6]} -x 1287 -y 22
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8} -x 1224 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI4TBO1[4]} -x 2435 -y 45
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st_RNI090N[1]} -x 2442 -y 108
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2} -x 1159 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8]} -x 1212 -y 159
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[11]} -x 1187 -y 151
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24]} -x 1222 -y 141
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs} -x 1107 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[1]} -x 2449 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 1413 -y 70
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2} -x 2447 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1464 -y 34
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[5]} -x 1211 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO} -x 1324 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28} -x 1362 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11]} -x 1725 -y 97
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_1dflt} -x 1182 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 1408 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[4]} -x 1252 -y 145
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[3]} -x 1279 -y 142
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38]} -x 1058 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]} -x 2430 -y 115
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30]} -x 1121 -y 19
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30]} -x 1188 -y 37
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[37]} -x 1033 -y 27
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO} -x 1098 -y 24
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8]} -x 1152 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4]} -x 1128 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 1392 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER} -x 1155 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]} -x 2434 -y 139
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15]} -x 1347 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[6]} -x 1257 -y 19
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNIF8A91} -x 1205 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[8]} -x 1248 -y 25
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[15]} -x 1191 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0]} -x 2437 -y 88
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2]} -x 1200 -y 175
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1]} -x 1280 -y 129
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49]} -x 724 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2]} -x 1288 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1]} -x 2427 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 1459 -y 144
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[0]} -x 1211 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_2} -x 2447 -y 108
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 1311 -y 175
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter[2]} -x 1203 -y 142
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9]} -x 1329 -y 154
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNO} -x 2391 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[14]} -x 1139 -y 33
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0} -x 1302 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2]} -x 2443 -y 126
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[4]} -x 1220 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 1534 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 1411 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 1496 -y 141
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2]} -x 2439 -y 81
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3]} -x 1184 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0]} -x 2434 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 2007 -y 118
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[14]} -x 1223 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[2]} -x 1264 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock_RNO} -x 2424 -y 138
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[5]} -x 1254 -y 10
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[5]} -x 2431 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12]} -x 1243 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/un1_state_reg_11_i_0} -x 1269 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 1509 -y 133
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/history[1]} -x 2431 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 1488 -y 132
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 1695 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0]} -x 2403 -y 102
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1} -x 1241 -y 123
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10]} -x 1209 -y 15
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[11]} -x 1285 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1461 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15]} -x 1219 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59]} -x 1018 -y 153
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[3]} -x 493 -y 283
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 1696 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[3]} -x 1278 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6]} -x 1223 -y 151
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14]} -x 1355 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0_0} -x 2438 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 1381 -y 135
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M} -x 1308 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_FINE_LOCK_0} -x 2433 -y 63
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[2]} -x 2442 -y 67
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Enable} -x 1228 -y 142
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0]} -x 1198 -y 175
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[14]} -x 1367 -y 42
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24]} -x 2145 -y 234
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1]} -x 1359 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2} -x 1353 -y 135
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[5]} -x 1236 -y 141
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8]} -x 1154 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[9]} -x 1575 -y 181
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[28]} -x 1325 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0]} -x 1286 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB2971} -x 1281 -y 126
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[8]} -x 2429 -y 100
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[5]} -x 2268 -y 96
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34]} -x 1164 -y 117
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15]} -x 1291 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 1415 -y 144
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6]} -x 1362 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[3]} -x 2452 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7]} -x 1226 -y 141
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable} -x 1310 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0]} -x 1284 -y 168
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4} -x 1153 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1462 -y 34
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1087 -y 16
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[9]} -x 2206 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5} -x 2433 -y 102
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[23]} -x 1203 -y 25
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0]} -x 1315 -y 174
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[6]} -x 1138 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[0]} -x 2436 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13]} -x 1362 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 1376 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO} -x 1331 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_12_i_o2} -x 1386 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_0[2]} -x 1180 -y 27
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13]} -x 1311 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0]} -x 2416 -y 33
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4]} -x 1307 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 1454 -y 90
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8]} -x 1223 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[7]} -x 2432 -y 142
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[6]} -x 1254 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1]} -x 1605 -y 64
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1]} -x 2424 -y 114
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3]} -x 1338 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[1]} -x 2432 -y 78
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[10]} -x 1291 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_3_a2_3_a3_0_a3_0_a2_1} -x 1317 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10]} -x 1237 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14]} -x 1146 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0]} -x 1303 -y 48
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53]} -x 550 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNI6Q21} -x 2422 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 2034 -y 118
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl} -x 1331 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0} -x 1280 -y 126
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[1]} -x 1228 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 1387 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st} -x 2416 -y 103
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[0]} -x 1297 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4]} -x 2456 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 1441 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9]} -x 1380 -y 127
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29]} -x 1200 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_0[5]} -x 2412 -y 111
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0[0]} -x 2438 -y 108
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10]} -x 1505 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[1]} -x 2425 -y 115
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[4]} -x 1301 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2]} -x 1315 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29]} -x 1350 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5]} -x 2429 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 2156 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1495 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[0]} -x 1136 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 1437 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0} -x 2447 -y 42
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_o2} -x 2444 -y 126
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO_0} -x 1291 -y 129
set_location -inst_name {Controler_0/Reset_Controler_0/un16_write_signal_0_a2} -x 1143 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncOutput[0]} -x 2442 -y 127
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12]} -x 1303 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[5]} -x 1252 -y 34
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1]} -x 1363 -y 219
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[3]} -x 1282 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4]} -x 1268 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1]} -x 1261 -y 24
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8]} -x 1065 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 2013 -y 117
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[7]} -x 1271 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26]} -x 1214 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[10]} -x 1209 -y 24
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[13]} -x 1219 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 1350 -y 136
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4]} -x 1338 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO} -x 1318 -y 18
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11]} -x 1427 -y 288
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1463 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 1386 -y 90
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[1]} -x 2414 -y 115
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[10]} -x 1291 -y 22
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[1]} -x 1251 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14]} -x 1214 -y 21
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIKQGI1[4]} -x 1283 -y 30
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0]} -x 1243 -y 165
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2]} -x 1198 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 1383 -y 129
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17]} -x 1057 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0]} -x 2428 -y 42
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16]} -x 1219 -y 193
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7]} -x 1121 -y 27
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52]} -x 2183 -y 261
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 1435 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout} -x 1371 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1389 -y 103
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[34]} -x 1116 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1522 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[13]} -x 1189 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 1260 -y 216
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0} -x 1195 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1]} -x 2436 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 1469 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 1425 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 1533 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo} -x 1285 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 1380 -y 90
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7]} -x 1292 -y 154
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[8]} -x 1525 -y 142
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37]} -x 1941 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 1641 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[4]} -x 1138 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[2]} -x 2086 -y 115
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[13]} -x 1268 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[0]} -x 2205 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 2097 -y 135
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3} -x 2460 -y 152
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3]} -x 1321 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1440 -y 106
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6]} -x 1233 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 1532 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[17]} -x 1290 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[9]} -x 1138 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4]} -x 1624 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1335 -y 136
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29]} -x 1200 -y 144
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17]} -x 1028 -y 99
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21]} -x 1375 -y 156
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIGCF8[2]} -x 2442 -y 66
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[9]} -x 1205 -y 31
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[7]} -x 2443 -y 91
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[1]} -x 1276 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 1260 -y 156
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[2]} -x 2450 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13]} -x 1330 -y 31
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[21]} -x 1205 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16]} -x 497 -y 282
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8]} -x 1313 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error} -x 2445 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock} -x 2444 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[13]} -x 1249 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3]} -x 1116 -y 33
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36]} -x 1389 -y 219
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0]} -x 2443 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 2120 -y 142
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0]} -x 1232 -y 150
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10]} -x 1240 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1} -x 1315 -y 22
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15} -x 1305 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[11]} -x 1400 -y 208
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15]} -x 1256 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 1348 -y 136
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3]} -x 1317 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 1399 -y 63
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11]} -x 1190 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3]} -x 1422 -y 100
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14]} -x 1334 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 1473 -y 90
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock_RNO} -x 2427 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 2154 -y 136
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i} -x 1209 -y 141
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[2]} -x 2407 -y 99
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[30]} -x 1123 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29]} -x 1313 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8]} -x 1312 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2]} -x 2427 -y 42
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[0]} -x 2425 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 1467 -y 91
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[19]} -x 1195 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 1380 -y 102
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI0JE82} -x 1315 -y 42
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54]} -x 1499 -y 207
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 1113 -y 168
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1402 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 1508 -y 132
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11]} -x 1126 -y 37
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_2dflt} -x 1177 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 1703 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 1441 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 1332 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[2]} -x 2427 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3]} -x 1612 -y 58
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6]} -x 1210 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter[0]} -x 1201 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1244 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10]} -x 1309 -y 223
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_FINE_LOCK_1} -x 2432 -y 72
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15]} -x 1390 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17} -x 1361 -y 45
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5} -x 2431 -y 63
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1} -x 1196 -y 33
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7]} -x 1309 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5]} -x 1143 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a2} -x 2445 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2} -x 2095 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 1388 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 1700 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable} -x 1366 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12]} -x 1130 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/cmb_fsm.fsm_nx35} -x 2419 -y 111
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7]} -x 1370 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 1368 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1} -x 1315 -y 36
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0} -x 1286 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[0]} -x 2031 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0]} -x 1331 -y 150
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35]} -x 896 -y 228
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1468 -y 34
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[5]} -x 1199 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5]} -x 1264 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5]} -x 1381 -y 127
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1245 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 1371 -y 150
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[7]} -x 2415 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy} -x 1314 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO} -x 1303 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[9]} -x 2446 -y 118
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0]} -x 1346 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[15]} -x 1154 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 2063 -y 117
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2]} -x 1336 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_SLE_DEBUG} -x 2445 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 1430 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0} -x 1280 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5]} -x 1123 -y 33
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1088 -y 16
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[21]} -x 1205 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4]} -x 2213 -y 112
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect} -x 1900 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4]} -x 1138 -y 15
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4]} -x 1138 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1]} -x 2425 -y 34
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_2[11]} -x 1508 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 1706 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0]} -x 1499 -y 145
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13]} -x 1064 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 1312 -y 175
set_location -inst_name {Controler_0/Reset_Controler_0/un10_write_signal_2_0_0_a2_0_a2} -x 1121 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23]} -x 1964 -y 36
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[7]} -x 2459 -y 90
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1]} -x 1261 -y 25
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N} -x 1269 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10]} -x 1353 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6]} -x 1229 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 1428 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 1438 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable_RNIU4K11} -x 1278 -y 33
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_1[4]} -x 1230 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5]} -x 1253 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0} -x 2460 -y 98
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21]} -x 237 -y 144
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[0]} -x 1226 -y 30
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3]} -x 1198 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2]} -x 2428 -y 135
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0} -x 2426 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[7]} -x 1199 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[8]} -x 1157 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6]} -x 2010 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 1293 -y 127
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[19]} -x 2217 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable} -x 1050 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[3]} -x 1276 -y 16
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19]} -x 1205 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1455 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20]} -x 1286 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0]} -x 2441 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 1471 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3} -x 1302 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[4]} -x 2275 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 1498 -y 124
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3} -x 1301 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 1448 -y 90
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0]} -x 2420 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect} -x 1633 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5]} -x 1122 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[8]} -x 1540 -y 202
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1]} -x 2437 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9]} -x 1368 -y 42
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5]} -x 2442 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1} -x 2429 -y 108
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2]} -x 1388 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[11]} -x 1135 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4]} -x 1199 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs} -x 1119 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 1458 -y 144
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[12]} -x 1135 -y 22
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[0]} -x 1180 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset} -x 1353 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3]} -x 1266 -y 25
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14]} -x 1240 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO} -x 1594 -y 72
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17]} -x 1390 -y 51
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[2]} -x 2450 -y 127
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_a5} -x 2428 -y 108
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[2]} -x 2420 -y 112
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/o_lckfrc_st_RNO} -x 2426 -y 105
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1]} -x 2426 -y 135
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[6]} -x 1118 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O} -x 1466 -y 144
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[3]} -x 1169 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[9]} -x 1136 -y 24
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0_1[2]} -x 1218 -y 27
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0]} -x 1193 -y 24
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35]} -x 1039 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame} -x 1357 -y 55
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[8]} -x 2432 -y 88
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10]} -x 1509 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[8]} -x 1221 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1]} -x 2447 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23]} -x 1307 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1]} -x 1224 -y 150
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26]} -x 401 -y 207
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[0]} -x 2424 -y 118
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1]} -x 1357 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI09E4[4]} -x 2447 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/lckfrc_st} -x 2440 -y 106
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8]} -x 1340 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1492 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[11]} -x 1159 -y 202
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[5]} -x 1120 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3} -x 2413 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[14]} -x 1149 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[0]} -x 1144 -y 33
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1]} -x 1208 -y 18
set_location -inst_name {Controler_0/Command_Decoder_0/counter[19]} -x 1171 -y 19
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4]} -x 1314 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 1472 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14]} -x 1321 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6]} -x 1480 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 1388 -y 154
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27]} -x 296 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a6_1[1]} -x 1907 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9]} -x 1370 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 1444 -y 108
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0[0]} -x 2418 -y 108
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1203 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[1]} -x 2084 -y 115
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[15]} -x 1213 -y 30
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5]} -x 1302 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_2} -x 2432 -y 102
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37]} -x 1940 -y 180
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]} -x 2415 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 1374 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 1402 -y 165
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1]} -x 1136 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13]} -x 1240 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[3]} -x 1258 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2]} -x 1344 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21]} -x 1181 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10]} -x 1275 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8]} -x 1399 -y 156
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1507 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1517 -y 64
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[1]} -x 2426 -y 46
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1089 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5]} -x 2453 -y 82
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[0]} -x 2439 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[1]} -x 1141 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[11]} -x 1113 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2} -x 1452 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1413 -y 64
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4]} -x 1715 -y 315
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6]} -x 2443 -y 88
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[8]} -x 1219 -y 190
set_location -inst_name {Controler_0/Reset_Controler_0/un14_write_signal_0_a2} -x 1192 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1453 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[0]} -x 2428 -y 72
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[1]} -x 1334 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 1523 -y 64
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/emptyilto10_6} -x 2411 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO} -x 1327 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI1EQS} -x 1255 -y 15
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0]} -x 1218 -y 159
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11]} -x 1375 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 1439 -y 109
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37]} -x 1381 -y 180
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]} -x 2420 -y 118
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22]} -x 1350 -y 288
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNI9G9B2} -x 1204 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 2092 -y 136
set_location -inst_name {Controler_0/ADI_SPI_1/op_eq.divider_enable38} -x 1245 -y 9
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 1315 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 2117 -y 141
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0]} -x 2457 -y 88
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg} -x 1154 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[2]} -x 1293 -y 31
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58]} -x 1221 -y 192
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14]} -x 1306 -y 25
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1]} -x 1269 -y 19
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6]} -x 639 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 1438 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4]} -x 1272 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5]} -x 1491 -y 133
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[1]} -x 1207 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[16]} -x 1313 -y 28
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39]} -x 1015 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1417 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[11]} -x 1190 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11]} -x 1107 -y 169
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14]} -x 1302 -y 24
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5} -x 1160 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[7]} -x 1579 -y 208
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 2010 -y 117
set_location -inst_name {Controler_0/ADI_SPI_0/write_read_buffer} -x 1277 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0]} -x 2434 -y 40
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_21_RNO_0} -x 1266 -y 138
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9]} -x 2446 -y 34
set_location -inst_name {Controler_0/Command_Decoder_0/counter[1]} -x 1153 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[6]} -x 1120 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 1297 -y 127
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5]} -x 2441 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.9.un127_inputs} -x 1135 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 1388 -y 99
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50]} -x 1067 -y 282
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0]} -x 1274 -y 130
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25]} -x 1204 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r9} -x 2395 -y 90
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18]} -x 1376 -y 49
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22]} -x 1372 -y 156
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17]} -x 1145 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3} -x 1359 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15]} -x 1204 -y 151
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1]} -x 1303 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[2]} -x 1112 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_SLE_DEBUG} -x 2439 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23]} -x 1295 -y 25
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[6]} -x 1250 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6]} -x 1176 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9]} -x 1295 -y 145
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6]} -x 1333 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5]} -x 1348 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21]} -x 1181 -y 144
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[9]} -x 2428 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3} -x 1326 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11]} -x 1121 -y 37
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[3]} -x 1173 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6]} -x 1204 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1514 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 1437 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0]} -x 1331 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1389 -y 136
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[9]} -x 1215 -y 24
set_location -inst_name {Controler_0/Command_Decoder_0/counter[2]} -x 1154 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 1295 -y 130
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_0[1]} -x 2415 -y 111
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_o2[0]} -x 1129 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/lckfrc_st} -x 2447 -y 67
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20]} -x 1205 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 1494 -y 132
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0]} -x 1239 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5]} -x 2405 -y 100
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[25]} -x 2198 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5]} -x 1289 -y 46
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8]} -x 2445 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 1382 -y 153
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[8]} -x 1151 -y 27
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1202 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7]} -x 2321 -y 118
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[8]} -x 1215 -y 27
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4]} -x 1277 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]} -x 2438 -y 82
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[2]} -x 2426 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6]} -x 1609 -y 79
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[0]} -x 1248 -y 138
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m9} -x 1147 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 1255 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 2065 -y 115
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[3]} -x 1134 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5]} -x 1349 -y 49
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4]} -x 1762 -y 345
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11]} -x 1180 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 1485 -y 132
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14]} -x 1206 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 1386 -y 99
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0]} -x 2419 -y 106
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5]} -x 2041 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 1638 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7]} -x 2417 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 2108 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 1640 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_o3_0_o5[4]} -x 2444 -y 108
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10]} -x 1704 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10]} -x 1330 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0]} -x 2434 -y 114
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17]} -x 1310 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3]} -x 1287 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[15]} -x 1212 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[1]} -x 1177 -y 151
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15]} -x 1218 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 1472 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[0]} -x 1148 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1635 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 1398 -y 165
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10]} -x 2079 -y 115
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1} -x 2460 -y 44
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[2]} -x 2451 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 1467 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4]} -x 1288 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[10]} -x 1151 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 1639 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[3]} -x 2451 -y 127
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4]} -x 1157 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 1368 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0_0_0_1} -x 1358 -y 48
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15]} -x 1185 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16]} -x 499 -y 282
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4]} -x 1231 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8]} -x 1660 -y 100
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7]} -x 1189 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5]} -x 1576 -y 64
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO} -x 2416 -y 102
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[0]} -x 1167 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 1471 -y 97
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24]} -x 2156 -y 261
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 2059 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 1393 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2]} -x 1264 -y 18
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[5]} -x 1130 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 1392 -y 160
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5]} -x 1379 -y 132
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 1517 -y 69
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[1]} -x 1274 -y 16
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_4dflt} -x 1152 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[4]} -x 2440 -y 91
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17]} -x 1190 -y 36
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[5]} -x 2429 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14]} -x 1298 -y 46
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[0]} -x 2415 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/un23_read_signal_0_a2} -x 1141 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0]} -x 1241 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[6]} -x 2419 -y 115
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0]} -x 2424 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 1377 -y 151
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNI8PNC[3]} -x 1211 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0]} -x 1345 -y 46
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1]} -x 2449 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9]} -x 1375 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[4]} -x 1260 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[11]} -x 1219 -y 33
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16]} -x 1320 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 1424 -y 99
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[12]} -x 1133 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 1436 -y 144
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54]} -x 1567 -y 207
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11]} -x 1388 -y 181
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[10]} -x 1245 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0]} -x 2432 -y 135
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19]} -x 1373 -y 156
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 1488 -y 133
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[0]} -x 2441 -y 127
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/re_pulse} -x 2394 -y 90
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1387 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[15]} -x 1222 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[0]} -x 2449 -y 115
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_o3_0_o5[4]} -x 2414 -y 111
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 1669 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[3]} -x 2416 -y 115
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[16]} -x 1149 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[23]} -x 1199 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3]} -x 1315 -y 223
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count_RNO[1]} -x 2432 -y 123
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2]} -x 2413 -y 33
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[10]} -x 1180 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1346 -y 136
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[2]} -x 1150 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1} -x 2408 -y 102
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[14]} -x 1208 -y 16
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Req_RNO} -x 1257 -y 132
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12]} -x 1142 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11]} -x 1620 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2_i_i_a3_i_i_a3[3]} -x 1270 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8]} -x 1219 -y 150
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49]} -x 720 -y 36
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1} -x 1191 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16]} -x 1337 -y 37
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[11]} -x 1308 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition} -x 1360 -y 55
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[4]} -x 2453 -y 109
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12]} -x 1307 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[7]} -x 2444 -y 124
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5]} -x 1313 -y 153
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[3]} -x 1226 -y 33
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10]} -x 1045 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12]} -x 1212 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[0]} -x 2441 -y 109
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/rstn} -x 2424 -y 126
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[24]} -x 1297 -y 16
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6]} -x 1311 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0]} -x 1371 -y 157
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14]} -x 1367 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock} -x 2423 -y 118
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1]} -x 2431 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9]} -x 1212 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 1347 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 1465 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1]} -x 2458 -y 87
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs} -x 1132 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1459 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14]} -x 1357 -y 42
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[2]} -x 1132 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 1390 -y 154
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[10]} -x 1186 -y 151
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0]} -x 1265 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5]} -x 1711 -y 145
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m10} -x 1183 -y 21
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_4[5]} -x 1385 -y 43
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8]} -x 1044 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[5]} -x 2454 -y 64
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_RNIM8I51[2]} -x 2420 -y 114
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11]} -x 1238 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1401 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 1499 -y 124
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[13]} -x 1288 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 2152 -y 136
set_location -inst_name {Controler_0/Command_Decoder_0/counter[17]} -x 1169 -y 19
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5]} -x 1276 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1268 -y 124
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[1]} -x 2439 -y 109
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector10_1_x3} -x 1157 -y 21
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9]} -x 474 -y 207
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[9]} -x 1242 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 1410 -y 70
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[0]} -x 1342 -y 151
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3]} -x 1335 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12]} -x 1381 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 1342 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12]} -x 1357 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 1447 -y 106
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6]} -x 1379 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2]} -x 1314 -y 42
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2} -x 1277 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 1621 -y 36
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1]} -x 1172 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7]} -x 2444 -y 88
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]} -x 2454 -y 88
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 1256 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2]} -x 1315 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[25]} -x 1140 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[3]} -x 2456 -y 106
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO} -x 1236 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1516 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[31]} -x 1316 -y 34
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[13]} -x 1219 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[5]} -x 1260 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[3]} -x 2451 -y 79
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[7]} -x 1598 -y 58
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13]} -x 1216 -y 193
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock_combo.un1_lock_event5_0_a3_0_0} -x 2425 -y 138
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9]} -x 1389 -y 181
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[1]} -x 2412 -y 105
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8]} -x 1158 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[11]} -x 1163 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 1497 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4]} -x 1477 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[7]} -x 1259 -y 141
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[0]} -x 2433 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 1431 -y 87
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10]} -x 1392 -y 157
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16]} -x 1078 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count_RNO[0]} -x 2425 -y 126
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[3]} -x 1230 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1681 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 1431 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[0]} -x 1190 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st} -x 2414 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6]} -x 1334 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12]} -x 1297 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 1386 -y 100
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[6]} -x 1266 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[3]} -x 1142 -y 30
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2} -x 1325 -y 24
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26]} -x 1032 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 1402 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[6]} -x 1109 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1} -x 1283 -y 130
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 1351 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5]} -x 1573 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[2]} -x 1199 -y 25
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[6]} -x 1395 -y 208
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1]} -x 1347 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0]} -x 1492 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync[1]} -x 2424 -y 106
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNIE3I81[1]} -x 2442 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5]} -x 1341 -y 28
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0]} -x 1217 -y 159
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i} -x 1240 -y 165
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[2]} -x 1104 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0]} -x 2440 -y 81
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3]} -x 1170 -y 150
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18]} -x 1202 -y 183
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2]} -x 1112 -y 37
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[3]} -x 1203 -y 22
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34]} -x 1005 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 1479 -y 123
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6]} -x 1339 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[9]} -x 2445 -y 91
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16]} -x 1337 -y 145
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[0]} -x 1179 -y 27
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[7]} -x 1234 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[7]} -x 1252 -y 141
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0} -x 2401 -y 102
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[10]} -x 2424 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[1]} -x 1257 -y 138
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 1466 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4} -x 1153 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2]} -x 1322 -y 18
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[1]} -x 1279 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0]} -x 1337 -y 28
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27]} -x 1194 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22]} -x 1182 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0]} -x 2426 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 1465 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 1518 -y 69
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[6]} -x 2443 -y 124
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[0]} -x 2439 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_15} -x 1330 -y 27
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12]} -x 1357 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1]} -x 1285 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6]} -x 1373 -y 54
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0} -x 1190 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 1274 -y 124
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[10]} -x 1124 -y 33
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34]} -x 1199 -y 108
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12]} -x 1130 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1420 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3]} -x 1131 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO} -x 1284 -y 150
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[3]} -x 1262 -y 145
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_REQ} -x 1100 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/o_lckfrc_st} -x 2422 -y 109
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse} -x 1133 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8]} -x 1284 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5]} -x 2429 -y 118
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[6]} -x 1140 -y 16
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_4[6]} -x 1386 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5]} -x 1162 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4]} -x 2447 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11]} -x 1862 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 1436 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 1376 -y 135
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10]} -x 1314 -y 222
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4]} -x 1175 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27]} -x 1303 -y 43
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[3]} -x 2199 -y 96
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0]} -x 1286 -y 168
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_24} -x 1297 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[0]} -x 1578 -y 142
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9]} -x 1317 -y 145
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[3]} -x 2207 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[13]} -x 1268 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15]} -x 1301 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1269 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 1434 -y 109
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[5]} -x 1257 -y 22
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[11]} -x 1205 -y 27
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1} -x 1178 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 1996 -y 118
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0]} -x 2445 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 2091 -y 136
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23]} -x 1573 -y 141
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[8]} -x 1154 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1} -x 1281 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0]} -x 1273 -y 130
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[14]} -x 1117 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8]} -x 1374 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8]} -x 2445 -y 34
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[2]} -x 1275 -y 16
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[38]} -x 1056 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9]} -x 1316 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9]} -x 1706 -y 145
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12]} -x 1333 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[9]} -x 1138 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty} -x 1272 -y 130
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1]} -x 2446 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1393 -y 136
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[4]} -x 1281 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1]} -x 2427 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[6]} -x 1261 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[4]} -x 2436 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11]} -x 1625 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[15]} -x 1154 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[4]} -x 1393 -y 208
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[3]} -x 1118 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ} -x 2118 -y 141
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5]} -x 1210 -y 18
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[0]} -x 1230 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 1377 -y 135
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input} -x 1160 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0[4]} -x 2447 -y 66
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11]} -x 1379 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[6]} -x 1069 -y 151
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0]} -x 1309 -y 25
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[8]} -x 1214 -y 27
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8]} -x 1191 -y 24
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13]} -x 1333 -y 154
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22]} -x 1182 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[5]} -x 2430 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3]} -x 2216 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/busy} -x 1283 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 1423 -y 99
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter[1]} -x 1202 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5]} -x 1361 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1419 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3]} -x 2023 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 2155 -y 136
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[0]} -x 1279 -y 22
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19} -x 1290 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15]} -x 1351 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs} -x 1129 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3]} -x 1595 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4JQV2[0]} -x 1285 -y 129
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3]} -x 1309 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[0]} -x 1275 -y 21
set_location -inst_name {Controler_0/ADI_SPI_1/write_read_buffer} -x 1266 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[15]} -x 1128 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9]} -x 1319 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 2093 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 1503 -y 133
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[7]} -x 1119 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10]} -x 1623 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[9]} -x 1236 -y 19
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8]} -x 1204 -y 31
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[4]} -x 1277 -y 22
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7]} -x 2458 -y 91
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[14]} -x 1190 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_0[1]} -x 2439 -y 108
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[6]} -x 2424 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 2006 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 1481 -y 123
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5]} -x 1361 -y 151
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_1[7]} -x 1216 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5} -x 2427 -y 78
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[4]} -x 1220 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4]} -x 1273 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[5]} -x 2454 -y 109
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38]} -x 1381 -y 159
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26]} -x 472 -y 228
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[15]} -x 1212 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_OR2} -x 2434 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5]} -x 1339 -y 25
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[7]} -x 1156 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3]} -x 1409 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[15]} -x 1148 -y 27
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_0[0]} -x 2414 -y 105
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9]} -x 1196 -y 141
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17]} -x 1057 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_0} -x 1170 -y 27
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_6[3]} -x 1608 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12]} -x 1203 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 1317 -y 174
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27]} -x 1076 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36]} -x 1719 -y 288
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3]} -x 1130 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 1380 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2]} -x 1484 -y 133
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1]} -x 1277 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5]} -x 1189 -y 24
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[11]} -x 1219 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12]} -x 1328 -y 31
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_1} -x 1193 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 1431 -y 109
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16]} -x 1325 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[6]} -x 2431 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]} -x 2444 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[8]} -x 1150 -y 27
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode[1]} -x 2434 -y 103
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0} -x 1249 -y 15
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[8]} -x 2222 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[10]} -x 1290 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14]} -x 1134 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1529 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[2]} -x 1111 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 1533 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 1386 -y 130
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[14]} -x 1141 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 1436 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5]} -x 1318 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2]} -x 1305 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9]} -x 1374 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4]} -x 1345 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[4]} -x 1247 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[3]} -x 1251 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7]} -x 1457 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6]} -x 1338 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/rxidle_st[1]} -x 2427 -y 73
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14]} -x 1350 -y 46
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1]} -x 2435 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1118 -y 10
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1} -x 1325 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14]} -x 1121 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10]} -x 1356 -y 45
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[8]} -x 1172 -y 25
set_location -inst_name {Controler_0/ADI_SPI_0/counter[7]} -x 1264 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2]} -x 1217 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 1333 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6]} -x 1477 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 2113 -y 136
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[2]} -x 1265 -y 31
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[7]} -x 1149 -y 19
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57]} -x 507 -y 315
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7]} -x 1203 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_OR2} -x 2424 -y 63
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[5]} -x 2436 -y 109
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[1]} -x 1131 -y 16
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[32]} -x 1117 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0]} -x 2439 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 2012 -y 117
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1]} -x 1279 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[9]} -x 1155 -y 30
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[13]} -x 1286 -y 16
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9]} -x 1217 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3]} -x 1415 -y 37
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12]} -x 1215 -y 193
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_3[7]} -x 1696 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 1410 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8]} -x 1339 -y 30
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11]} -x 1285 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14]} -x 1134 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8]} -x 1610 -y 58
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[7]} -x 1112 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0]} -x 2442 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[0]} -x 1255 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21]} -x 1208 -y 36
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[36]} -x 1150 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 1535 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 1515 -y 69
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1117 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 1405 -y 70
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56]} -x 2227 -y 69
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error} -x 2419 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 2109 -y 136
set_location -inst_name {Controler_0/Reset_Controler_0/un17_write_signal_0_a2_0} -x 1175 -y 27
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15]} -x 1405 -y 144
set_location -inst_name {Controler_0/Command_Decoder_0/LMX2SPI_enable_cmd_i_i_a2} -x 1310 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 1701 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 1711 -y 144
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[29]} -x 1302 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[10]} -x 1209 -y 16
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24]} -x 1213 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[0]} -x 2413 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 1483 -y 133
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4]} -x 1333 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 1349 -y 136
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38]} -x 1239 -y 165
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55]} -x 1939 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 1402 -y 160
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[7]} -x 1156 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count_RNO[0]} -x 2428 -y 138
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7]} -x 1279 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3} -x 1351 -y 150
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8]} -x 1319 -y 18
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[3]} -x 1300 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13]} -x 1240 -y 37
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23]} -x 1617 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[9]} -x 1195 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/rstn} -x 2428 -y 81
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set} -x 1186 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs} -x 1153 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[1]} -x 1256 -y 28
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25]} -x 1204 -y 36
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[6]} -x 2446 -y 96
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0]} -x 1258 -y 144
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIP3VU} -x 1264 -y 15
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[3]} -x 2440 -y 67
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27]} -x 1201 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/un1_state_reg_1_i_0} -x 1156 -y 27
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1]} -x 2427 -y 82
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2]} -x 2457 -y 105
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_RNO[2]} -x 1176 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20]} -x 1341 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 1676 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid} -x 1278 -y 130
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12]} -x 1192 -y 15
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i} -x 1257 -y 15
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_RNO[4]} -x 1187 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 2110 -y 136
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1]} -x 1115 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5_RNIN0CF3[2]} -x 2458 -y 114
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0} -x 1333 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0_1[0]} -x 1232 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1520 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0]} -x 1134 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[7]} -x 1183 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13]} -x 1128 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18]} -x 1388 -y 159
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 1459 -y 145
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[7]} -x 1186 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13]} -x 1148 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 1496 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9]} -x 2015 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 2103 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11]} -x 1282 -y 45
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53]} -x 1010 -y 153
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING} -x 1163 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1]} -x 1602 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21]} -x 1305 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 1260 -y 157
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6]} -x 1501 -y 97
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6]} -x 2393 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[18]} -x 1315 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1]} -x 1417 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 1485 -y 133
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[22]} -x 1200 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ} -x 1300 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10]} -x 1369 -y 37
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3]} -x 1063 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2]} -x 1402 -y 157
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1]} -x 1075 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 1314 -y 175
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16} -x 1368 -y 51
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18]} -x 290 -y 144
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[5]} -x 1222 -y 27
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24]} -x 1213 -y 141
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3]} -x 1128 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[2]} -x 2400 -y 91
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[7]} -x 1230 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2]} -x 2426 -y 97
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1085 -y 16
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3]} -x 1278 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0]} -x 2422 -y 96
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16]} -x 1302 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[11]} -x 1126 -y 31
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2]} -x 2428 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15]} -x 1358 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5]} -x 1319 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6]} -x 1319 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 1380 -y 126
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11]} -x 1123 -y 36
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12]} -x 1048 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15]} -x 1367 -y 45
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16]} -x 1072 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[8]} -x 1129 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8]} -x 1709 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16]} -x 1214 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5]} -x 1624 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0[0]} -x 1318 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1]} -x 1206 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1683 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 1279 -y 126
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7]} -x 1341 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[5]} -x 1253 -y 145
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33]} -x 1629 -y 207
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 1268 -y 156
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 1422 -y 99
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2} -x 1263 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7]} -x 1622 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1493 -y 124
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[1]} -x 2429 -y 73
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[4]} -x 1289 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2]} -x 1134 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3]} -x 1166 -y 141
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[18]} -x 2201 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4]} -x 1216 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs} -x 1104 -y 30
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50]} -x 1378 -y 156
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa} -x 1253 -y 138
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_3} -x 2435 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4]} -x 1138 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count_RNO[1]} -x 2431 -y 138
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1]} -x 1228 -y 28
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16]} -x 1280 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 2000 -y 118
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4]} -x 2402 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 2115 -y 141
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49]} -x 732 -y 15
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12]} -x 1239 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[4]} -x 1199 -y 22
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_1_tz[5]} -x 1153 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 1371 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/rxidle_st[0]} -x 2436 -y 67
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 1468 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[10]} -x 1124 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[0]} -x 2418 -y 112
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m5} -x 1148 -y 18
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13]} -x 1159 -y 151
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[2]} -x 1170 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 1387 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs} -x 1147 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[5]} -x 1181 -y 151
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[1]} -x 1209 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/counter[6]} -x 1263 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[4]} -x 2439 -y 67
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1415 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 2101 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4]} -x 1194 -y 36
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0} -x 1262 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4]} -x 1621 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 1429 -y 109
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_sn_m2} -x 1158 -y 27
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_1[0]} -x 1903 -y 96
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0]} -x 1308 -y 174
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[15]} -x 1155 -y 37
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18]} -x 1052 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 2029 -y 118
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_RNI7L29} -x 2435 -y 123
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[2]} -x 2458 -y 109
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]} -x 2443 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_1_a2_1_a3_0_a3_0_a3} -x 1301 -y 48
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_0_o4_0} -x 1156 -y 21
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19]} -x 1388 -y 156
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0]} -x 2433 -y 99
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/history[1]} -x 2442 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect} -x 1904 -y 97
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36]} -x 1754 -y 309
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2]} -x 1111 -y 36
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5]} -x 1289 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 1473 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1]} -x 2438 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[10]} -x 1239 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[5]} -x 1157 -y 24
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_3dflt} -x 1184 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[0]} -x 2435 -y 43
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29]} -x 986 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9]} -x 1628 -y 64
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[1]} -x 2415 -y 112
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncOutput[1]} -x 2430 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10]} -x 1372 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO} -x 1159 -y 27
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/history[1]} -x 2412 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 1430 -y 100
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32]} -x 2018 -y 90
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2]} -x 1355 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7]} -x 1283 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4]} -x 1227 -y 28
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2} -x 1184 -y 27
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_2[1]} -x 1491 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1} -x 2015 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 1442 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 1685 -y 136
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[0]} -x 2434 -y 78
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15]} -x 1213 -y 175
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[3]} -x 1239 -y 33
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23]} -x 1897 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[1]} -x 1110 -y 33
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[2]} -x 1130 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0} -x 1357 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3} -x 1312 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1681 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26]} -x 1310 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2]} -x 1260 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1467 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1629 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1403 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[16]} -x 1214 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs} -x 1120 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 1374 -y 144
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33]} -x 1563 -y 234
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38]} -x 808 -y 171
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13} -x 1289 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3]} -x 1319 -y 153
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9]} -x 1336 -y 31
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4]} -x 1028 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6]} -x 1374 -y 43
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3]} -x 1289 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[12]} -x 1188 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1} -x 1280 -y 31
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[19]} -x 1123 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 1265 -y 157
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr} -x 2458 -y 79
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[5]} -x 1273 -y 22
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns[4]} -x 1271 -y 180
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14]} -x 1331 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 1382 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1486 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5]} -x 1375 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11]} -x 2214 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 2051 -y 118
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3]} -x 1304 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[10]} -x 1116 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[1]} -x 2424 -y 115
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0} -x 2460 -y 17
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/lckfrc_st} -x 2437 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 2103 -y 136
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16} -x 1288 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r} -x 1292 -y 130
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21]} -x 975 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 1671 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 1411 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 1299 -y 127
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5]} -x 2076 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4]} -x 1340 -y 25
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31]} -x 1116 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7]} -x 1213 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2]} -x 1195 -y 145
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0]} -x 2263 -y 207
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18]} -x 295 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13]} -x 1251 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1264 -y 124
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1]} -x 2430 -y 114
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2} -x 1185 -y 18
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13]} -x 1147 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 1291 -y 127
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0]} -x 1215 -y 159
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[1]} -x 1298 -y 28
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[6]} -x 1163 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1} -x 2411 -y 102
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 1534 -y 70
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2} -x 1270 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 1391 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 1453 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5]} -x 1216 -y 151
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17]} -x 1302 -y 154
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_1_a3_0_a3_0_a3} -x 1312 -y 36
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15]} -x 1236 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 1451 -y 99
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[30]} -x 1327 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7]} -x 1508 -y 97
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_5[11]} -x 1592 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 1502 -y 132
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19]} -x 1199 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]} -x 2431 -y 103
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35]} -x 1122 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[1]} -x 1267 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 1410 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[10]} -x 1122 -y 30
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[9]} -x 2206 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 1313 -y 175
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_7[11]} -x 1484 -y 100
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2} -x 1268 -y 15
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8]} -x 1161 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 2107 -y 136
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8]} -x 1376 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18]} -x 1339 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13]} -x 1292 -y 169
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[1]} -x 1264 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_ref/syncTemp[0]} -x 2430 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 2090 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 1429 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1]} -x 1105 -y 36
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37]} -x 1123 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[9]} -x 2450 -y 90
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8]} -x 1211 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 1430 -y 109
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10]} -x 2436 -y 91
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_0_a2_3_a2_3_a2_3_a2} -x 1365 -y 48
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25]} -x 1054 -y 54
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15]} -x 1296 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0]} -x 1381 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[0]} -x 2425 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNI853C3[2]} -x 2433 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 1471 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[9]} -x 1143 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 2124 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_13} -x 1311 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[0]} -x 1137 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2]} -x 1110 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[7]} -x 1115 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[1]} -x 2438 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1398 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 1678 -y 142
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7]} -x 1200 -y 28
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14]} -x 1149 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1_RNI0KQV} -x 1168 -y 27
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13]} -x 1326 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2} -x 1233 -y 141
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15]} -x 1323 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[9]} -x 1144 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1993 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11]} -x 1194 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5]} -x 1623 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18]} -x 1304 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 1404 -y 63
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12]} -x 1298 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]} -x 2443 -y 82
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7]} -x 2415 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1381 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 1386 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs} -x 1161 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1266 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1]} -x 1213 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 2139 -y 135
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19} -x 1354 -y 45
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_CDb} -x 1116 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 1114 -y 169
set_location -inst_name {Controler_0/gpio_controler_0/un3_write_signal_0_a2} -x 1172 -y 27
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[7]} -x 1256 -y 34
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26]} -x 508 -y 201
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17]} -x 1310 -y 31
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[4]} -x 1261 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[23]} -x 1320 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[5]} -x 2279 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1]} -x 1316 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 1398 -y 156
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4]} -x 1509 -y 100
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[4]} -x 1304 -y 208
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_HMC_Reset_N} -x 1260 -y 18
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[8]} -x 1257 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 1383 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3]} -x 1486 -y 133
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1248 -y 124
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55]} -x 1618 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1} -x 1388 -y 127
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11]} -x 1313 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11]} -x 1126 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 1406 -y 70
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[0]} -x 1264 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0]} -x 1353 -y 46
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_7[5]} -x 1478 -y 100
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[20]} -x 1116 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1998 -y 118
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8]} -x 1215 -y 28
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36]} -x 1125 -y 16
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36]} -x 1197 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_x_6} -x 2449 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6]} -x 1120 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 2033 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 2027 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 2107 -y 142
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2K7[5]} -x 2423 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5]} -x 2231 -y 103
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[31]} -x 1280 -y 10
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[9]} -x 1294 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13]} -x 1231 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14]} -x 1151 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 1533 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9]} -x 1358 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[1]} -x 1253 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1443 -y 106
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[29]} -x 1278 -y 10
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41]} -x 1389 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_11_i_0} -x 1274 -y 33
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32]} -x 1973 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10]} -x 1713 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3]} -x 1414 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0]} -x 1308 -y 151
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18]} -x 1346 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10]} -x 1706 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_last[1]} -x 2429 -y 136
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1]} -x 1358 -y 222
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12]} -x 1360 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock} -x 2424 -y 139
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[7]} -x 2430 -y 87
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6]} -x 1381 -y 160
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17]} -x 1254 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 1371 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[11]} -x 1116 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_33_RNO_0} -x 1255 -y 141
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5]} -x 1177 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 1397 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 1380 -y 130
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21]} -x 1285 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12]} -x 1142 -y 36
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15]} -x 1227 -y 37
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[18]} -x 1142 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[3]} -x 1288 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1687 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 1532 -y 91
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector10_1_o4} -x 1163 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs} -x 1129 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 1294 -y 127
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8]} -x 1292 -y 46
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_communication_req} -x 1100 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2]} -x 1388 -y 160
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[2]} -x 2447 -y 115
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27]} -x 1311 -y 46
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI0T3S1[4]} -x 2447 -y 117
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43]} -x 188 -y 207
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_OR2} -x 2422 -y 111
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14]} -x 1208 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 1398 -y 160
set_location -inst_name {Controler_0/Command_Decoder_0/counter[5]} -x 1157 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 1345 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 1263 -y 157
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7]} -x 1160 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7]} -x 1898 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 1298 -y 127
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 1189 -y 33
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[7]} -x 1292 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25]} -x 1346 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 1495 -y 141
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11]} -x 1135 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG} -x 1397 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 1271 -y 216
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 1312 -y 174
set_location -inst_name {Controler_0/ADI_SPI_1/assert_data_3_0_a2} -x 1267 -y 15
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[17]} -x 1215 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0]} -x 1235 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[14]} -x 1241 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIDBS8[2]} -x 2458 -y 105
set_location -inst_name {Controler_0/Command_Decoder_0/counter[4]} -x 1156 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 2036 -y 118
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[4]} -x 1129 -y 30
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_2[4]} -x 1501 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0]} -x 2434 -y 42
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4]} -x 1766 -y 315
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4]} -x 2420 -y 102
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14]} -x 1313 -y 151
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[6]} -x 2404 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_0[3]} -x 2457 -y 108
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1340 -y 136
set_location -inst_name {Controler_0/ADI_SPI_1/counter[1]} -x 1225 -y 10
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13]} -x 1289 -y 43
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56]} -x 2119 -y 63
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3]} -x 1163 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1} -x 1290 -y 129
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 1476 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[5]} -x 2412 -y 112
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10]} -x 1163 -y 34
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4]} -x 1277 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4]} -x 1309 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25]} -x 1309 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 1412 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15]} -x 1144 -y 15
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse} -x 1187 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn} -x 2426 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0]} -x 1382 -y 160
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17]} -x 217 -y 69
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1]} -x 1339 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5]} -x 1580 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNI4CNT[0]} -x 1201 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 2046 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 2068 -y 115
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17]} -x 1141 -y 21
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[2]} -x 1299 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3]} -x 1453 -y 130
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1_a3_1} -x 1319 -y 36
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10]} -x 1183 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[15]} -x 1153 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12]} -x 1365 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1]} -x 1601 -y 64
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_last[0]} -x 2435 -y 136
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17]} -x 1328 -y 150
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk} -x 1328 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 1487 -y 142
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[9]} -x 1129 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3} -x 1354 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[4]} -x 2273 -y 97
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42]} -x 895 -y 228
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[21]} -x 1197 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 1394 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 2031 -y 118
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6]} -x 1233 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[6]} -x 1233 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 1338 -y 142
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16]} -x 1320 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 2001 -y 118
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[1]} -x 2435 -y 79
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1]} -x 1320 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19]} -x 1339 -y 154
set_location -inst_name {Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs} -x 1118 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/un1_state_reg_1_i_o2} -x 1152 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8]} -x 1159 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[19]} -x 1268 -y 10
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_i_m2[6]} -x 1230 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0]} -x 2430 -y 42
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1]} -x 2456 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 1386 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 1387 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[12]} -x 1156 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[3]} -x 1126 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3} -x 1349 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11]} -x 1245 -y 37
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33]} -x 1589 -y 207
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[3]} -x 2452 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 1381 -y 102
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock_RNO} -x 2448 -y 87
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17]} -x 1202 -y 151
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1]} -x 1342 -y 49
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1]} -x 1133 -y 28
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[14]} -x 1223 -y 37
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0} -x 1276 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1453 -y 100
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1]} -x 1262 -y 180
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20]} -x 1286 -y 27
set_location -inst_name {Controler_0/Command_Decoder_0/counter[18]} -x 1170 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 1266 -y 156
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3]} -x 1261 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1]} -x 1347 -y 49
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21]} -x 1048 -y 153
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[4]} -x 1233 -y 33
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_16} -x 1319 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11]} -x 1214 -y 150
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[10]} -x 1316 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[5]} -x 1258 -y 31
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_1[5]} -x 1224 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1270 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[4]} -x 1183 -y 28
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4]} -x 1137 -y 15
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10]} -x 1359 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0]} -x 1207 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[5]} -x 1204 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[0]} -x 2428 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 1503 -y 132
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15]} -x 1049 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 1381 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6]} -x 1372 -y 157
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3]} -x 1261 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 1430 -y 91
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9]} -x 1389 -y 153
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59]} -x 1022 -y 174
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[7]} -x 1255 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8]} -x 1484 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8]} -x 1248 -y 24
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14]} -x 1217 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1458 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6]} -x 1705 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1523 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 1406 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 1473 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6]} -x 1374 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[3]} -x 1263 -y 31
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[0]} -x 1246 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 1109 -y 169
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 1392 -y 159
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 1413 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19]} -x 1199 -y 37
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9]} -x 1005 -y 27
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5} -x 1097 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 1475 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9]} -x 1340 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 1677 -y 145
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[11]} -x 1238 -y 19
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51]} -x 1308 -y 222
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[1]} -x 2433 -y 73
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7]} -x 1362 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4]} -x 1239 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[2]} -x 2439 -y 73
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10]} -x 1203 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17]} -x 1215 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 1668 -y 142
set_location -inst_name {Controler_0/ADI_SPI_1/divider_enable_RNI29DG} -x 1261 -y 15
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[21]} -x 1294 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[13]} -x 1152 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11]} -x 1018 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[8]} -x 2445 -y 124
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2} -x 1274 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 1683 -y 136
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5]} -x 1255 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14]} -x 1300 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0} -x 2436 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3]} -x 2405 -y 102
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[0]} -x 1236 -y 33
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[2]} -x 1287 -y 34
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[20]} -x 1202 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8]} -x 1377 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqEn_RNO} -x 2431 -y 105
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19]} -x 1292 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2} -x 1465 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 1670 -y 142
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNI53Q31} -x 1160 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[0]} -x 1234 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11]} -x 1218 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21]} -x 1342 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 1480 -y 123
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7]} -x 1371 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_OR2_RX_IDLE_1} -x 2424 -y 72
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2]} -x 1266 -y 34
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[19]} -x 1218 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9]} -x 1369 -y 43
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[5]} -x 2405 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14]} -x 1335 -y 37
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1120 -y 10
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27]} -x 295 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 2150 -y 136
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4]} -x 1112 -y 9
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 2153 -y 136
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[7]} -x 1113 -y 31
set_location -inst_name {Controler_0/ADI_SPI_1/counter[5]} -x 1238 -y 10
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[14]} -x 1287 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[2]} -x 1214 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2]} -x 1333 -y 28
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_2_1} -x 1228 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[1]} -x 2440 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 1421 -y 99
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[3]} -x 1233 -y 30
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6]} -x 1149 -y 16
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7]} -x 1248 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[3]} -x 1284 -y 31
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55]} -x 2035 -y 180
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8]} -x 1253 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[8]} -x 1145 -y 36
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32]} -x 1391 -y 105
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4]} -x 1282 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13]} -x 1319 -y 45
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNIOR0P1[2]} -x 2424 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 1352 -y 141
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[2]} -x 2421 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 1429 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_RNO[5]} -x 1180 -y 24
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42]} -x 1104 -y 168
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0]} -x 1327 -y 150
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[10]} -x 1116 -y 31
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1} -x 1254 -y 138
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18]} -x 1376 -y 48
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_2[9]} -x 1212 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3]} -x 2405 -y 103
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2_1_a2_0_a3_0_a3_0_a3} -x 1355 -y 42
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25]} -x 1218 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2} -x 1298 -y 30
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6]} -x 1209 -y 193
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[4]} -x 2437 -y 114
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[12]} -x 1218 -y 34
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[4]} -x 2447 -y 90
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0]} -x 1217 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5]} -x 1364 -y 45
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[2]} -x 2438 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[1]} -x 1215 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 1394 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[15]} -x 1155 -y 36
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit} -x 1323 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22]} -x 1289 -y 28
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[12]} -x 1293 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1679 -y 136
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6]} -x 595 -y 117
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[10]} -x 1239 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18]} -x 1377 -y 48
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29]} -x 1202 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[5]} -x 1125 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 1682 -y 136
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1} -x 2426 -y 108
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[3]} -x 2440 -y 118
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[0]} -x 2448 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 1684 -y 136
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10]} -x 1309 -y 222
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[6]} -x 1257 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[19]} -x 1218 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7]} -x 1483 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 1480 -y 142
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[2]} -x 2426 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11]} -x 2225 -y 103
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[5]} -x 1185 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/rstn} -x 2424 -y 129
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[9]} -x 2413 -y 99
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4]} -x 1354 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15]} -x 1212 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1252 -y 124
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1]} -x 2424 -y 103
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5]} -x 2459 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18]} -x 1208 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1416 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7]} -x 1378 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8]} -x 1347 -y 46
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2]} -x 2432 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[8]} -x 1256 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15]} -x 1296 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9]} -x 1118 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13]} -x 1145 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4]} -x 1218 -y 150
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[12]} -x 1363 -y 42
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a3_0_0} -x 2442 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 1428 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23]} -x 1184 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11]} -x 1297 -y 25
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_4[9]} -x 1389 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0]} -x 2438 -y 126
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3]} -x 1220 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_0_0} -x 1365 -y 54
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_7[3]} -x 1476 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6]} -x 1159 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9]} -x 1285 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7]} -x 1507 -y 97
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18]} -x 1053 -y 21
set_location -inst_name {Controler_0/Command_Decoder_0/counter[10]} -x 1162 -y 19
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3]} -x 2441 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1392 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1487 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4]} -x 1482 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3]} -x 1375 -y 151
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9]} -x 1197 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 1374 -y 150
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[8]} -x 1235 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1]} -x 2458 -y 88
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28]} -x 993 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 1382 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[4]} -x 2441 -y 124
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25]} -x 588 -y 33
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[14]} -x 1269 -y 28
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7]} -x 1178 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53]} -x 547 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[38]} -x 1124 -y 22
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[13]} -x 1292 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5]} -x 1116 -y 28
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[5]} -x 1136 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0]} -x 1501 -y 132
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNI6DF5} -x 2439 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 1339 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 2044 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9]} -x 1608 -y 79
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6]} -x 504 -y 117
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[13]} -x 1244 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 1381 -y 126
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0]} -x 1368 -y 46
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0} -x 2423 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9]} -x 1389 -y 118
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0]} -x 1165 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1]} -x 2423 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[15]} -x 1270 -y 28
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9]} -x 1162 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO} -x 2427 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7]} -x 1868 -y 103
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]} -x 2428 -y 82
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3]} -x 1300 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 1438 -y 109
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12]} -x 1165 -y 34
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5]} -x 2445 -y 96
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[7]} -x 1251 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10]} -x 1424 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1119 -y 10
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_1} -x 1161 -y 21
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[24]} -x 2197 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5]} -x 1119 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 1705 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4]} -x 1345 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 1295 -y 127
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5]} -x 1216 -y 150
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7]} -x 1147 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0]} -x 1282 -y 150
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1]} -x 1108 -y 37
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19]} -x 1373 -y 159
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 1286 -y 127
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[13]} -x 1213 -y 27
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1]} -x 1333 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[3]} -x 1143 -y 30
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[6]} -x 1231 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[0]} -x 1132 -y 22
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14]} -x 1345 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[12]} -x 1237 -y 37
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21]} -x 1122 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58]} -x 883 -y 96
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5]} -x 1177 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_1[10]} -x 1186 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa} -x 1260 -y 138
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[25]} -x 1298 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1]} -x 2438 -y 88
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[12]} -x 1361 -y 42
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8]} -x 1369 -y 156
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 1381 -y 103
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn} -x 2406 -y 103
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st_RNO} -x 2425 -y 78
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2]} -x 1122 -y 150
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4]} -x 2420 -y 103
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40]} -x 1386 -y 342
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[20]} -x 1269 -y 10
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29]} -x 1119 -y 19
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53]} -x 322 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[7]} -x 1194 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0]} -x 2432 -y 43
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2} -x 1192 -y 33
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8]} -x 1218 -y 189
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9]} -x 1330 -y 145
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4]} -x 1784 -y 315
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1]} -x 1342 -y 28
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[17]} -x 1141 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 1496 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11]} -x 1319 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 1452 -y 33
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25]} -x 1140 -y 18
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[7]} -x 1271 -y 22
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51]} -x 289 -y 288
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 1670 -y 132
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[6]} -x 2443 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_1[1]} -x 1250 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2]} -x 1135 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1432 -y 106
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[0]} -x 2413 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 1262 -y 157
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0]} -x 1136 -y 15
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5]} -x 1363 -y 45
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2]} -x 1197 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 1435 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91} -x 1329 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 2101 -y 136
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20]} -x 1073 -y 261
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 1318 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1455 -y 91
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27]} -x 1124 -y 18
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[12]} -x 1156 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE} -x 1704 -y 144
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9]} -x 1141 -y 28
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[4]} -x 1186 -y 25
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_876_i} -x 1258 -y 15
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0]} -x 1329 -y 150
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7]} -x 1318 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4]} -x 1626 -y 64
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2]} -x 1112 -y 36
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_i_m2[2]} -x 1223 -y 27
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22]} -x 1186 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[0]} -x 2425 -y 43
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5]} -x 1158 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 1371 -y 136
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15]} -x 1223 -y 18
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[13]} -x 1292 -y 25
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[24]} -x 1321 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0]} -x 1599 -y 64
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 1091 -y 15
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[5]} -x 2435 -y 73
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56]} -x 2081 -y 69
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1]} -x 1279 -y 130
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[1]} -x 2429 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[6]} -x 1269 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0} -x 1324 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[9]} -x 1264 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 1431 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 1377 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10]} -x 1380 -y 160
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10]} -x 1382 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2]} -x 1390 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34]} -x 1127 -y 22
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34]} -x 1170 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1]} -x 2445 -y 82
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 1273 -y 124
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[9]} -x 1214 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 1383 -y 90
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0} -x 1267 -y 21
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0dflt} -x 1166 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2_RNI9RGQ1[0]} -x 2438 -y 99
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[1]} -x 2449 -y 79
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[0]} -x 2433 -y 115
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0]} -x 1291 -y 168
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26]} -x 1200 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 2084 -y 136
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 1194 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10]} -x 1372 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_RNIGAE21[2]} -x 2459 -y 114
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20]} -x 1205 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_DFN1} -x 2408 -y 52
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 1403 -y 166
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[10]} -x 1124 -y 31
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2]} -x 1322 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15]} -x 1203 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8]} -x 1386 -y 160
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 1414 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9]} -x 1317 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1531 -y 70
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[13]} -x 1220 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5]} -x 1318 -y 43
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15]} -x 1148 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5]} -x 1385 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state[1]} -x 1309 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1466 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6]} -x 1371 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[1]} -x 1131 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 2030 -y 118
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi} -x 1278 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 1434 -y 144
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6]} -x 999 -y 27
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[1]} -x 1249 -y 33
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17]} -x 299 -y 63
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[14]} -x 1220 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[2]} -x 2444 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H} -x 1403 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4]} -x 1622 -y 97
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2]} -x 2438 -y 96
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14]} -x 1033 -y 18
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[6]} -x 1105 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13]} -x 1149 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3} -x 2433 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[10]} -x 1259 -y 10
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[10]} -x 1234 -y 30
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1]} -x 1131 -y 18
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19]} -x 1292 -y 28
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 1276 -y 126
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_7[9]} -x 1482 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30]} -x 1314 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1]} -x 1509 -y 132
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[4]} -x 2441 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 1671 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 2024 -y 117
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[4]} -x 2413 -y 105
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[0]} -x 1133 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[1]} -x 2450 -y 109
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_RNIJB121[2]} -x 2446 -y 72
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/rxidle_st[1]} -x 2437 -y 106
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10]} -x 1122 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0[1]} -x 2414 -y 108
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[8]} -x 1130 -y 45
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2} -x 1292 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13]} -x 1298 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNILU041[1]} -x 2434 -y 123
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8]} -x 1221 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14]} -x 1356 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 1485 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17]} -x 1391 -y 48
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39]} -x 1117 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1487 -y 145
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31]} -x 1206 -y 36
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2} -x 1266 -y 15
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[12]} -x 1218 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 2121 -y 135
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52]} -x 2153 -y 282
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9]} -x 1203 -y 183
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4]} -x 1319 -y 144
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0]} -x 1003 -y 18
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[4]} -x 1139 -y 30
set_location -inst_name {Data_Block_0/AND4_0} -x 2434 -y 102
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4]} -x 1511 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[7]} -x 1123 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3]} -x 1452 -y 130
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2]} -x 1265 -y 18
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[6]} -x 2412 -y 99
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[4]} -x 1152 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO} -x 1163 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 1669 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 1484 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11]} -x 1375 -y 43
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6]} -x 1292 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10]} -x 1352 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 1435 -y 100
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43]} -x 1107 -y 168
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[19]} -x 1292 -y 16
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_6[6]} -x 1611 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7]} -x 1367 -y 48
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35]} -x 1172 -y 30
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state[1]} -x 1330 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 1399 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2[1]} -x 1211 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6]} -x 1252 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14]} -x 1146 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14]} -x 1146 -y 28
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25]} -x 698 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[3]} -x 2416 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 1516 -y 90
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 1431 -y 100
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[2]} -x 1262 -y 31
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37]} -x 1191 -y 36
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6]} -x 1247 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 1387 -y 126
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[6]} -x 2425 -y 96
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20]} -x 1183 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[0]} -x 2432 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5]} -x 1397 -y 156
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[3]} -x 1178 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2]} -x 1370 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 1483 -y 132
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 1277 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa} -x 1353 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2]} -x 1286 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8]} -x 1344 -y 46
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23]} -x 1290 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_x2[0]} -x 2426 -y 75
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11]} -x 1327 -y 30
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[2]} -x 1274 -y 21
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[1]} -x 1286 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[13]} -x 1133 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 1286 -y 129
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 1517 -y 90
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39]} -x 1019 -y 153
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2]} -x 2431 -y 42
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3]} -x 2443 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[15]} -x 1134 -y 45
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2} -x 2444 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 2083 -y 115
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2} -x 1308 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2]} -x 1111 -y 37
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4]} -x 1385 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11]} -x 2221 -y 103
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1]} -x 1276 -y 24
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18]} -x 1338 -y 154
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value} -x 1162 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19]} -x 1314 -y 31
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2} -x 1254 -y 6
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 1389 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10]} -x 1104 -y 169
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2]} -x 1220 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1]} -x 1385 -y 49
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13]} -x 1325 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5]} -x 1380 -y 43
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8]} -x 1933 -y 309
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 1430 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10]} -x 1295 -y 154
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7]} -x 1244 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8]} -x 1969 -y 309
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 1387 -y 103
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn_RNO} -x 2426 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5]} -x 1621 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[11]} -x 1217 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1464 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2]} -x 1275 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14]} -x 1202 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 1319 -y 175
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10]} -x 1337 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2} -x 1260 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/cmb_fsm.fsm_nx35} -x 2425 -y 72
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT} -x 1241 -y 22
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9]} -x 1195 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2]} -x 1011 -y 153
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4]} -x 2445 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17} -x 1303 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0]} -x 2083 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 2019 -y 117
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[2]} -x 1132 -y 45
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0]} -x 1181 -y 27
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[6]} -x 1291 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1458 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1]} -x 1262 -y 34
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9]} -x 1129 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6]} -x 1477 -y 132
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35} -x 2429 -y 63
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[11]} -x 1109 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23]} -x 1344 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 1435 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1]} -x 1399 -y 160
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[2]} -x 2445 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8]} -x 1581 -y 181
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[6]} -x 1258 -y 141
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13]} -x 1253 -y 19
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1]} -x 1339 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO} -x 2418 -y 135
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4]} -x 1137 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7]} -x 1293 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5]} -x 1662 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI2GRE[4]} -x 1302 -y 126
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[2]} -x 2415 -y 115
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0]} -x 2427 -y 40
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5]} -x 1215 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16]} -x 1301 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 2045 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 2102 -y 136
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11]} -x 1274 -y 46
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[1]} -x 2437 -y 91
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0]} -x 1079 -y 25
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[26]} -x 1146 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 2022 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10]} -x 1368 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20]} -x 1183 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51} -x 2123 -y 135
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11]} -x 1124 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[1]} -x 1249 -y 138
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0]} -x 1190 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[2]} -x 1132 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1396 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[13]} -x 1131 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4]} -x 1128 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5]} -x 1326 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1} -x 1704 -y 145
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5]} -x 1326 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E} -x 1400 -y 165
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[3]} -x 2412 -y 109
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[3]} -x 2416 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 1455 -y 145
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8]} -x 1972 -y 309
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 1535 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1251 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0]} -x 1675 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0[1]} -x 2432 -y 105
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0]} -x 2426 -y 130
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 1389 -y 90
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13]} -x 1362 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1} -x 1452 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 1311 -y 174
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2]} -x 1378 -y 157
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_OR2} -x 2440 -y 108
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1272 -y 124
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0]} -x 2409 -y 90
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[6]} -x 1118 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4]} -x 1323 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[3]} -x 2457 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 1370 -y 150
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[2]} -x 2451 -y 115
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1]} -x 2434 -y 73
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[7]} -x 2430 -y 99
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2]} -x 1221 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 1400 -y 64
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[20]} -x 2196 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12]} -x 1150 -y 37
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector7} -x 1166 -y 30
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5]} -x 1326 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[4]} -x 2413 -y 106
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17]} -x 1190 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[12]} -x 1286 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2]} -x 2412 -y 33
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[7]} -x 1251 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2]} -x 1379 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[8]} -x 1254 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN} -x 2023 -y 117
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[28]} -x 1301 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i} -x 1192 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNIIN2D1[1]} -x 2415 -y 117
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2]} -x 1315 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 1380 -y 154
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19]} -x 1123 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0} -x 1250 -y 6
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 1481 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0]} -x 2430 -y 135
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[6]} -x 1250 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3]} -x 1274 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i} -x 1194 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 2041 -y 118
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1]} -x 2415 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set} -x 1466 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[1]} -x 2426 -y 142
set_location -inst_name {Controler_0/Command_Decoder_0/counter[11]} -x 1163 -y 19
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[8]} -x 1188 -y 25
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[10]} -x 1211 -y 16
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30]} -x 1123 -y 18
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[20]} -x 1196 -y 151
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[37]} -x 1123 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0} -x 1450 -y 90
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1]} -x 1322 -y 145
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3} -x 1323 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0]} -x 1306 -y 154
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1]} -x 1311 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[21]} -x 2220 -y 96
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_4[4]} -x 1384 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10]} -x 2215 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[0]} -x 2427 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1341 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 1407 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1]} -x 1505 -y 133
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_15_RNO} -x 1250 -y 138
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14]} -x 1389 -y 51
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0]} -x 1221 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_o2[15]} -x 1229 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1460 -y 91
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0]} -x 1349 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11]} -x 1388 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16]} -x 1210 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38]} -x 1126 -y 22
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38]} -x 1189 -y 37
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32]} -x 1126 -y 19
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32]} -x 1168 -y 31
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_o2} -x 2433 -y 42
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[6]} -x 1252 -y 31
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2]} -x 1229 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO} -x 1388 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 2072 -y 115
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[8]} -x 1130 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8]} -x 1235 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 1380 -y 153
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i} -x 1356 -y 54
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1249 -y 124
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20]} -x 1180 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 1269 -y 157
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 1471 -y 145
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21]} -x 41 -y 141
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3]} -x 1224 -y 34
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[24]} -x 1273 -y 10
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[0]} -x 1132 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[4]} -x 1147 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0]} -x 1603 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[6]} -x 1205 -y 16
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1]} -x 1164 -y 30
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[2]} -x 1175 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 2057 -y 117
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17]} -x 1391 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11]} -x 1209 -y 175
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[0]} -x 2449 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 1490 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 1385 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 1449 -y 108
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56]} -x 1507 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 1421 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14]} -x 1316 -y 45
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2]} -x 1336 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 1440 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1437 -y 106
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6]} -x 1312 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0]} -x 1282 -y 151
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6]} -x 1140 -y 15
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3]} -x 2446 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8]} -x 1368 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4]} -x 1313 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_0[9]} -x 1243 -y 141
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0]} -x 1237 -y 165
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st} -x 2425 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[10]} -x 1217 -y 34
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_0_0} -x 1155 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 2104 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 1702 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6} -x 1153 -y 27
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[3]} -x 2439 -y 91
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[7]} -x 2407 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/un11_write_signal_0_a2_0} -x 1227 -y 21
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_7[6]} -x 1479 -y 100
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_4[3]} -x 1383 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5]} -x 1331 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[4]} -x 2427 -y 103
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3]} -x 1292 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5]} -x 1288 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 1396 -y 72
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[5]} -x 1130 -y 18
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl} -x 1273 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0]} -x 1284 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/sample_0_a2} -x 2428 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect} -x 1381 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1]} -x 1213 -y 18
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[3]} -x 2401 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[3]} -x 2428 -y 142
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14]} -x 1409 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0]} -x 1237 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 1387 -y 153
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[2]} -x 1180 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[10]} -x 1102 -y 208
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 1403 -y 160
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNIQ6EG[1]} -x 2437 -y 105
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[4]} -x 2444 -y 109
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_3[11]} -x 1700 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 1396 -y 156
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_5[8]} -x 1589 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[6]} -x 1178 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22]} -x 1284 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[13]} -x 1150 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1]} -x 1228 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6]} -x 1385 -y 181
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 1413 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7]} -x 1194 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0} -x 2449 -y 87
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[2]} -x 2082 -y 115
set_location -inst_name {Controler_0/ADI_SPI_1/un1_tx_data_buffer[6]} -x 1260 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[9]} -x 1238 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 2106 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 1265 -y 217
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 2076 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 2144 -y 136
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[11]} -x 1269 -y 139
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]} -x 2429 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10]} -x 1365 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9]} -x 1666 -y 100
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector8} -x 1165 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_1[0]} -x 1262 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[0]} -x 2425 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13]} -x 1144 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17} -x 1269 -y 6
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27]} -x 1071 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0]} -x 2423 -y 33
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7]} -x 1210 -y 193
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18]} -x 1287 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_RNIOJFD1[2]} -x 2428 -y 105
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[0]} -x 1270 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12]} -x 1380 -y 48
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21]} -x 1316 -y 30
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[2]} -x 1271 -y 181
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7]} -x 1312 -y 153
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R} -x 1318 -y 45
set_location -inst_name {Controler_0/gpio_controler_0/un15_read_signal_0_a2} -x 1154 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 1204 -y 130
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 1515 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2]} -x 1344 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 1420 -y 99
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0]} -x 2414 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 1253 -y 124
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5]} -x 1141 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1]} -x 1498 -y 91
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6]} -x 1287 -y 21
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_buffer[4]} -x 1271 -y 31
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[27]} -x 1276 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8]} -x 1373 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 1451 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4]} -x 1343 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20]} -x 1319 -y 31
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8]} -x 1157 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0]} -x 1331 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6]} -x 1137 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12]} -x 1353 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 1387 -y 130
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 2034 -y 114
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[13]} -x 1268 -y 145
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12]} -x 1204 -y 28
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9]} -x 1319 -y 150
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[12]} -x 1218 -y 21
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free} -x 1340 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 1388 -y 73
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14]} -x 1201 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 1347 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[5]} -x 1141 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1]} -x 2437 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1686 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1673 -y 136
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[26]} -x 1275 -y 10
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20]} -x 1309 -y 30
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[10]} -x 1210 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57]} -x 546 -y 315
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30]} -x 1194 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 1434 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12]} -x 1360 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 1477 -y 142
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0]} -x 1330 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7]} -x 1860 -y 103
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9]} -x 1017 -y 171
set_location -inst_name {Controler_0/ADI_SPI_0/counter[8]} -x 1265 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0]} -x 2425 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1491 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 1250 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 1449 -y 91
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19]} -x 1305 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13]} -x 1159 -y 150
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13]} -x 1325 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5]} -x 1665 -y 100
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[9]} -x 2435 -y 87
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0} -x 2426 -y 87
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[13]} -x 1310 -y 28
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[4]} -x 1259 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncOutput[0]} -x 2427 -y 136
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync[0]} -x 2425 -y 106
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3]} -x 1371 -y 46
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[14]} -x 1263 -y 10
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_2[5]} -x 1502 -y 100
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0]} -x 1371 -y 156
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[14]} -x 1127 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[7]} -x 1259 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNIVF874[2]} -x 2418 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3]} -x 1375 -y 150
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6]} -x 1253 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[10]} -x 2408 -y 91
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[5]} -x 1245 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 1310 -y 175
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11]} -x 1370 -y 54
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[0]} -x 2443 -y 115
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15]} -x 1284 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[9]} -x 1145 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[3]} -x 1128 -y 22
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10]} -x 1311 -y 153
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6]} -x 1333 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10]} -x 1631 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[4]} -x 1233 -y 36
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1]} -x 1287 -y 145
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5]} -x 1232 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0} -x 2425 -y 108
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2} -x 1280 -y 30
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2} -x 1074 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7]} -x 1312 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[15]} -x 1156 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 1467 -y 96
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[6]} -x 1269 -y 181
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10]} -x 1139 -y 15
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1} -x 1150 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[4]} -x 2453 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 1444 -y 106
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[1]} -x 1182 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 2020 -y 117
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rx_ready_sync[1]} -x 2428 -y 103
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[5]} -x 2442 -y 124
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27]} -x 1125 -y 19
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable} -x 1177 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO} -x 1155 -y 27
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0]} -x 2425 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12]} -x 1286 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a3_0_0} -x 2412 -y 117
set_location -inst_name {Controler_0/Reset_Controler_0/un4_write_signal_0_a2_3} -x 1206 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[1]} -x 2446 -y 115
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg_RNO[5]} -x 1185 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2]} -x 1313 -y 42
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5]} -x 1340 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[10]} -x 1122 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 2099 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1} -x 1535 -y 63
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0]} -x 2432 -y 114
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[30]} -x 1315 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2]} -x 1313 -y 43
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4]} -x 1290 -y 145
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42]} -x 832 -y 234
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_5[7]} -x 1588 -y 64
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[0]} -x 2426 -y 115
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[7]} -x 1200 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 1513 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1]} -x 1384 -y 160
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 2066 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 2021 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 1461 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[7]} -x 2455 -y 79
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[1]} -x 1108 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[7]} -x 1114 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1404 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_a6} -x 1366 -y 54
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO} -x 2442 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3]} -x 1341 -y 48
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[13]} -x 1240 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[9]} -x 1129 -y 21
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[4]} -x 1225 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/rxidle_st[0]} -x 2444 -y 115
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[8]} -x 2408 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9]} -x 1252 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17]} -x 1291 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[2]} -x 1178 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[15]} -x 1152 -y 36
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u} -x 1309 -y 18
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2]} -x 1267 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24]} -x 1308 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[0]} -x 1130 -y 30
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23]} -x 979 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4]} -x 1190 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8]} -x 1384 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9]} -x 1338 -y 31
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37]} -x 1935 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 1713 -y 144
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[17]} -x 1266 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0]} -x 2073 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 1378 -y 136
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_6[10]} -x 1615 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 1401 -y 73
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[10]} -x 1220 -y 190
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[10]} -x 1221 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNIAV5G[1]} -x 2407 -y 102
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 1470 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_a5} -x 2424 -y 108
set_location -inst_name {Controler_0/Reset_Controler_0/un1_state_reg_1_1} -x 1196 -y 21
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24]} -x 1211 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7]} -x 1454 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[0]} -x 1258 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 2079 -y 136
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0]} -x 1312 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0]} -x 1263 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[0]} -x 1250 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4]} -x 1487 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[16]} -x 1265 -y 10
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3]} -x 1325 -y 19
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23]} -x 1299 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0]} -x 2079 -y 114
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0]} -x 1332 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 1443 -y 109
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_15_RNO_0} -x 1259 -y 138
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 2044 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14} -x 2062 -y 117
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0]} -x 2446 -y 100
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18]} -x 233 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[12]} -x 1239 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/rxidle_st[1]} -x 2441 -y 67
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 1343 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 1444 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[9]} -x 1238 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_5[15]} -x 1214 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3]} -x 1350 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 1478 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_1} -x 2423 -y 105
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[11]} -x 1266 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3]} -x 1478 -y 132
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[15]} -x 1246 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2]} -x 1342 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO} -x 1281 -y 123
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[3]} -x 2444 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_2} -x 1171 -y 27
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[4]} -x 1161 -y 24
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43]} -x 187 -y 207
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 1270 -y 157
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2]} -x 1336 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5]} -x 1316 -y 151
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i} -x 1253 -y 15
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13]} -x 1371 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4]} -x 1317 -y 37
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10]} -x 2416 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 1264 -y 157
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2]} -x 1135 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6]} -x 1312 -y 151
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0]} -x 1380 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5]} -x 1491 -y 132
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1]} -x 2441 -y 82
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 1697 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16]} -x 1200 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9]} -x 1370 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO} -x 1306 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5]} -x 1391 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13]} -x 1304 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3]} -x 1346 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[27]} -x 2270 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 1669 -y 141
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[4]} -x 1253 -y 10
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29]} -x 1118 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1} -x 1373 -y 145
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7]} -x 1247 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5]} -x 1117 -y 27
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1]} -x 2427 -y 135
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[0]} -x 2449 -y 109
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_err} -x 1168 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10]} -x 1251 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14]} -x 1356 -y 43
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data} -x 1279 -y 34
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1115 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5]} -x 1326 -y 18
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[0]} -x 2433 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_0[3]} -x 2423 -y 114
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0]} -x 2421 -y 34
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO} -x 1313 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2]} -x 1274 -y 151
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[26]} -x 2210 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12]} -x 1204 -y 150
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2[5]} -x 1211 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11]} -x 1391 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11]} -x 2269 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 1296 -y 127
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[2]} -x 1107 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[6]} -x 1108 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7]} -x 1281 -y 45
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o6_1[3]} -x 1645 -y 90
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2]} -x 1215 -y 150
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_5[6]} -x 1587 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4]} -x 1273 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0} -x 2419 -y 105
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0} -x 1327 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 1262 -y 156
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9]} -x 1387 -y 102
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54]} -x 1384 -y 180
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[3]} -x 1261 -y 145
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14]} -x 1247 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 1385 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set} -x 1401 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10]} -x 1630 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_39_RNO} -x 1261 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[0]} -x 1197 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 1382 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 1384 -y 126
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[1]} -x 2434 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1345 -y 136
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14]} -x 1212 -y 175
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy} -x 1324 -y 22
set_location -inst_name {Controler_0/ADI_SPI_1/rx_data_frame[7]} -x 1255 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4]} -x 1620 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/rxidle_st_RNIT7N31[1]} -x 2442 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 1387 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2} -x 1448 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8]} -x 1370 -y 157
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1]} -x 1156 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41} -x 1444 -y 111
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1]} -x 2436 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18]} -x 1294 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1]} -x 2417 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 1472 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17]} -x 1157 -y 151
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9]} -x 1251 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_0} -x 2421 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10]} -x 1299 -y 25
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_3[0]} -x 1598 -y 64
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2} -x 1184 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_last[1]} -x 2446 -y 127
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNI78FD} -x 2441 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3]} -x 1681 -y 133
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_DFN2} -x 2424 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[4]} -x 1210 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16]} -x 1318 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i_1} -x 1363 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[4]} -x 1266 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11]} -x 1400 -y 160
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNI4H1G1[4]} -x 2447 -y 123
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i} -x 1364 -y 54
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11]} -x 1395 -y 160
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count[0]} -x 2425 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10]} -x 1298 -y 48
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1_RNO} -x 1262 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3]} -x 1339 -y 49
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode[0]} -x 2413 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5]} -x 1711 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9]} -x 1305 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_RNO[1]} -x 2430 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4]} -x 1428 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[1]} -x 1249 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5]} -x 2441 -y 105
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8]} -x 1222 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[12]} -x 1159 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 1472 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15]} -x 1315 -y 145
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[11]} -x 1219 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st_RNI26T91[2]} -x 2429 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 1519 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15]} -x 1322 -y 31
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41]} -x 2262 -y 207
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[11]} -x 1284 -y 16
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0} -x 1298 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[0]} -x 2030 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer[1]} -x 1249 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8]} -x 2228 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5]} -x 1381 -y 43
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_0[8]} -x 1246 -y 141
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7]} -x 1113 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1} -x 2443 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10]} -x 1382 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[0]} -x 2437 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9]} -x 1389 -y 154
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1} -x 1197 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1]} -x 2042 -y 118
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18]} -x 1287 -y 27
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11]} -x 1273 -y 45
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10]} -x 807 -y 342
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11]} -x 1382 -y 127
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_DFN2} -x 2440 -y 109
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11]} -x 1274 -y 45
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_o3_0[4]} -x 2428 -y 102
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[1]} -x 2450 -y 115
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[4]} -x 2404 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[3]} -x 2423 -y 115
set_location -inst_name {Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_2} -x 1166 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 2105 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7]} -x 1492 -y 133
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0]} -x 1174 -y 31
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[23]} -x 1272 -y 10
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3]} -x 1291 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 2085 -y 136
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[0]} -x 1221 -y 151
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0]} -x 1236 -y 165
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i} -x 1243 -y 21
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[10]} -x 1290 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0]} -x 2436 -y 126
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0]} -x 1139 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2]} -x 1384 -y 49
set_location -inst_name {Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i} -x 1202 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 1450 -y 105
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_6dflt} -x 1178 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1]} -x 1212 -y 150
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_rep[8]} -x 1248 -y 142
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3]} -x 1404 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19]} -x 1295 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/counter[7]} -x 1159 -y 19
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0]} -x 1341 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/rxidle_st[0]} -x 2438 -y 106
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36]} -x 1383 -y 180
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_DFN1} -x 2418 -y 49
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_status_err} -x 1117 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[5]} -x 2436 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4]} -x 2275 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 1397 -y 160
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0]} -x 2442 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[6]} -x 1110 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13]} -x 1206 -y 150
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7]} -x 1936 -y 309
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_cl_RNO} -x 1265 -y 15
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27]} -x 290 -y 63
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9]} -x 1314 -y 144
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[2]} -x 2433 -y 87
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_sn_m5} -x 1206 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[9]} -x 1192 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2]} -x 1017 -y 154
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35]} -x 893 -y 228
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 1370 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9]} -x 1255 -y 25
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7]} -x 1363 -y 151
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[14]} -x 1290 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2} -x 1478 -y 144
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10]} -x 1142 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 1368 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5]} -x 1317 -y 42
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[7]} -x 1294 -y 22
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[4]} -x 1139 -y 21
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39]} -x 1209 -y 36
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[29]} -x 1118 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 1474 -y 99
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5} -x 2439 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 1346 -y 142
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13]} -x 1191 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7]} -x 1370 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[12]} -x 1191 -y 16
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13]} -x 1411 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2]} -x 1323 -y 19
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[22]} -x 1200 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/un1_reset_n_inv_i_0} -x 1261 -y 21
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_19} -x 1307 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11]} -x 1125 -y 36
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[22]} -x 2202 -y 97
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1} -x 1169 -y 27
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4]} -x 1208 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[4]} -x 2452 -y 79
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[2]} -x 1214 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0} -x 1278 -y 18
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9]} -x 1316 -y 18
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[0]} -x 1226 -y 28
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55]} -x 1305 -y 153
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/cmb_fsm.fsm_nx35} -x 2447 -y 114
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8]} -x 1310 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9]} -x 1390 -y 103
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1]} -x 1204 -y 193
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO} -x 2433 -y 33
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4]} -x 2454 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3]} -x 1391 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10]} -x 1221 -y 193
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 1434 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2]} -x 1232 -y 34
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_2[6]} -x 1503 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20]} -x 1116 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1485 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15]} -x 1364 -y 42
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8]} -x 1254 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14]} -x 1229 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0]} -x 2430 -y 37
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43]} -x 148 -y 207
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[22]} -x 1198 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1]} -x 2426 -y 40
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[6]} -x 1250 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[9]} -x 1185 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[3]} -x 1140 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0]} -x 1383 -y 49
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13]} -x 1326 -y 30
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4]} -x 1054 -y 18
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3]} -x 1223 -y 150
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5]} -x 1884 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle} -x 2119 -y 141
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5]} -x 2442 -y 88
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[3]} -x 1193 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2]} -x 1597 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_1[7]} -x 1248 -y 33
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[2]} -x 1275 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[6]} -x 2455 -y 106
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28]} -x 1210 -y 37
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22]} -x 1203 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[3]} -x 2440 -y 73
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20]} -x 1006 -y 27
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[0]} -x 1177 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNI2LJ81[5]} -x 2418 -y 102
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6]} -x 1068 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 1446 -y 112
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2]} -x 1310 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2]} -x 2427 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0]} -x 1493 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[9]} -x 1136 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[14]} -x 1359 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 1468 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[12]} -x 1267 -y 28
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[30]} -x 1303 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[6]} -x 2455 -y 109
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[13]} -x 1262 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 1372 -y 144
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[9]} -x 1258 -y 10
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3]} -x 1264 -y 216
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 1452 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[4]} -x 2414 -y 112
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[5]} -x 2454 -y 106
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_sclk} -x 1309 -y 19
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[5]} -x 1157 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6]} -x 1480 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9]} -x 1390 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13]} -x 1133 -y 24
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12]} -x 1293 -y 24
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 1197 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 1275 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1483 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]} -x 2443 -y 46
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_1} -x 2415 -y 102
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[2]} -x 1234 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[2]} -x 1142 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8]} -x 1376 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs} -x 1131 -y 36
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2]} -x 2409 -y 100
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2]} -x 1181 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0_x2[0]} -x 2437 -y 108
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 1337 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8]} -x 1507 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7]} -x 1279 -y 151
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[9]} -x 2409 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2]} -x 1376 -y 150
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2} -x 2424 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 1486 -y 142
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3]} -x 1230 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock_RNO} -x 2423 -y 117
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11]} -x 1158 -y 201
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_o3_0[3]} -x 2412 -y 108
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11]} -x 1123 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO} -x 2406 -y 102
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5]} -x 1382 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[3]} -x 1252 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 1433 -y 100
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[15]} -x 1288 -y 16
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10]} -x 918 -y 342
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16]} -x 1382 -y 159
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[4]} -x 1225 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1459 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 1268 -y 217
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14]} -x 1201 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0]} -x 1395 -y 156
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2[4]} -x 1207 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_last[0]} -x 2438 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41} -x 1469 -y 96
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7]} -x 1224 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8]} -x 1219 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15]} -x 1147 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1} -x 1385 -y 127
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[1]} -x 2438 -y 118
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[3]} -x 2452 -y 109
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[2]} -x 2419 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[1]} -x 1113 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3]} -x 1224 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 2023 -y 114
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[7]} -x 1256 -y 10
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[11]} -x 1217 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2} -x 2450 -y 87
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29} -x 1332 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2} -x 2098 -y 135
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17]} -x 1303 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 1529 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8]} -x 1504 -y 133
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6]} -x 2396 -y 100
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1]} -x 1273 -y 151
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/un1_re_set6} -x 2389 -y 90
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11]} -x 1215 -y 151
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[8]} -x 1194 -y 25
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable} -x 1176 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7]} -x 1267 -y 156
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10]} -x 1269 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1411 -y 64
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0]} -x 2448 -y 90
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0]} -x 1170 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1]} -x 2423 -y 103
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1]} -x 2447 -y 105
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0]} -x 2426 -y 127
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_5[3]} -x 1584 -y 64
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10]} -x 2417 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5]} -x 1291 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[12]} -x 1134 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3} -x 1313 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9]} -x 1223 -y 24
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[15]} -x 1212 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_0_o5[0]} -x 2446 -y 66
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIFG46[1]} -x 2454 -y 87
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo} -x 1211 -y 142
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0]} -x 1284 -y 169
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12]} -x 1367 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0]} -x 1695 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/un10_write_signal_0_a2} -x 1226 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11]} -x 1250 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 1377 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD} -x 2014 -y 117
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0]} -x 2448 -y 100
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18]} -x 1196 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0]} -x 1246 -y 24
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[13]} -x 1209 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[3]} -x 1262 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30]} -x 1194 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_0[9]} -x 1215 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13]} -x 1349 -y 46
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[2]} -x 2457 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13]} -x 2078 -y 115
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state[0]} -x 1308 -y 25
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13]} -x 1195 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 1432 -y 109
set_location -inst_name {Controler_0/ADI_SPI_1/sclk_4} -x 1254 -y 15
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[12]} -x 1194 -y 16
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[28]} -x 1122 -y 19
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[14]} -x 1311 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2]} -x 2433 -y 135
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa} -x 1226 -y 18
set_location -inst_name {Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13} -x 1245 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9]} -x 2446 -y 88
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2]} -x 2409 -y 103
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48]} -x 1200 -y 153
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11]} -x 1143 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19]} -x 1211 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_a3_0_0[4]} -x 2430 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4]} -x 1385 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2]} -x 1270 -y 25
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[0]} -x 1224 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 1529 -y 70
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO} -x 1193 -y 33
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15]} -x 1300 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 1446 -y 106
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38]} -x 1189 -y 201
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[1]} -x 2433 -y 72
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[0]} -x 1254 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO} -x 2009 -y 117
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6]} -x 1003 -y 27
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35} -x 2443 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 2047 -y 118
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1]} -x 1184 -y 30
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[0]} -x 1193 -y 25
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30]} -x 1188 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1]} -x 1201 -y 18
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13]} -x 1195 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1]} -x 1343 -y 49
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2_1[0]} -x 2435 -y 99
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2_0_a2_0_a2_0_a2_0_a2} -x 1360 -y 48
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0]} -x 2441 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21]} -x 1185 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18]} -x 1208 -y 150
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0]} -x 1309 -y 24
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[14]} -x 1204 -y 16
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12]} -x 1248 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1]} -x 1316 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 2043 -y 118
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2]} -x 1287 -y 127
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i} -x 1291 -y 30
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12]} -x 1303 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9]} -x 1368 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg[3]} -x 1258 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 1276 -y 124
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[6]} -x 2406 -y 97
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 1204 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[11]} -x 1120 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5]} -x 1710 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[3]} -x 1261 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1]} -x 2429 -y 42
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4]} -x 2428 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 2055 -y 118
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[6]} -x 2455 -y 64
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb_RNO} -x 1200 -y 21
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3]} -x 1190 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7]} -x 1016 -y 154
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_4[10]} -x 1390 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2} -x 2421 -y 117
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0]} -x 1321 -y 37
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40]} -x 1391 -y 219
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1461 -y 91
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13]} -x 1148 -y 36
set_location -inst_name {Controler_0/Command_Decoder_0/counter[29]} -x 1181 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[8]} -x 1158 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs} -x 1111 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1633 -y 37
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8]} -x 1118 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set} -x 1390 -y 127
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_33_RNO} -x 1256 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 1437 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0]} -x 2082 -y 114
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0]} -x 2424 -y 34
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38} -x 1270 -y 42
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1]} -x 1310 -y 153
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1339 -y 136
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51]} -x 1315 -y 222
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15]} -x 1352 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10]} -x 1238 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19]} -x 1389 -y 48
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[22]} -x 1319 -y 28
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[13]} -x 1133 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12]} -x 1494 -y 145
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2]} -x 2410 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 1419 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[0]} -x 2029 -y 97
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5]} -x 2456 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12]} -x 1361 -y 43
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[6]} -x 1249 -y 30
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0]} -x 1195 -y 24
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[9]} -x 1140 -y 37
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_6[4]} -x 1609 -y 64
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9]} -x 1395 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 1438 -y 106
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19]} -x 1340 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16]} -x 1292 -y 43
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24} -x 1286 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 1449 -y 99
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1]} -x 2442 -y 126
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6]} -x 2457 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34]} -x 1195 -y 144
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 1095 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn} -x 2432 -y 111
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10]} -x 1317 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1630 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4]} -x 1322 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r} -x 1481 -y 145
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0[2]} -x 1255 -y 30
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5]} -x 1251 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 1308 -y 175
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11]} -x 1332 -y 145
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/re_set} -x 2389 -y 91
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7]} -x 1212 -y 141
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0]} -x 2430 -y 63
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[0]} -x 2439 -y 45
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23]} -x 1308 -y 30
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11]} -x 1180 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 1428 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2} -x 1325 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[5]} -x 1125 -y 30
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[29]} -x 1326 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12]} -x 1207 -y 28
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[9]} -x 1142 -y 24
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0} -x 1289 -y 30
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[15]} -x 1163 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/busy_RNO} -x 1314 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_1_a3_0_a3_0_a3_1} -x 1316 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11]} -x 1404 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3]} -x 1384 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4]} -x 1369 -y 54
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_7[4]} -x 1477 -y 100
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15]} -x 1205 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[0]} -x 2421 -y 103
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1337 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10]} -x 2208 -y 112
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 2089 -y 136
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11]} -x 1518 -y 288
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_2} -x 2433 -y 105
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4]} -x 1268 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17]} -x 1202 -y 150
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[7]} -x 1111 -y 31
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1]} -x 2437 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNO[2]} -x 2429 -y 78
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2} -x 1266 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3]} -x 1116 -y 34
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[23]} -x 2218 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1]} -x 1268 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12]} -x 1423 -y 64
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_INT} -x 1193 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0]} -x 2404 -y 102
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2]} -x 1155 -y 34
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[2]} -x 1251 -y 10
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]} -x 2435 -y 139
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0]} -x 2440 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0]} -x 2456 -y 88
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11]} -x 1487 -y 100
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[11]} -x 1247 -y 33
set_location -inst_name {Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N} -x 1231 -y 27
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1]} -x 1203 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4} -x 1219 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26]} -x 1347 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14]} -x 1355 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2]} -x 1596 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[12]} -x 1203 -y 28
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[14]} -x 1213 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/state_reg[0]} -x 1182 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 1432 -y 91
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r} -x 2391 -y 91
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1]} -x 2433 -y 97
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[12]} -x 1264 -y 138
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO} -x 1712 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[3]} -x 2444 -y 73
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8]} -x 1117 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 1451 -y 90
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6]} -x 1327 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[4]} -x 2429 -y 142
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38_5} -x 1271 -y 42
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22]} -x 1399 -y 288
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0]} -x 2437 -y 82
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock} -x 2440 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12]} -x 1319 -y 145
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[5]} -x 1203 -y 27
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4]} -x 1137 -y 37
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1166 -y 37
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_5[7]} -x 1203 -y 21
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32]} -x 2121 -y 117
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[1]} -x 1152 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7]} -x 2221 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2} -x 1469 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/state[0]} -x 1318 -y 22
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11]} -x 1370 -y 55
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11]} -x 1297 -y 145
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[14]} -x 1246 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[8]} -x 1202 -y 31
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[4]} -x 1161 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect} -x 1902 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1628 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[4]} -x 1267 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 2016 -y 118
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12]} -x 1402 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO} -x 2440 -y 63
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[8]} -x 1293 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 1353 -y 142
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[12]} -x 1218 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 1414 -y 69
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6]} -x 2028 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 1710 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 1439 -y 100
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[4]} -x 1273 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6]} -x 1483 -y 142
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1165 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 1675 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0]} -x 1390 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7]} -x 1573 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 2106 -y 136
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[6]} -x 1257 -y 141
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[15]} -x 1205 -y 19
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6]} -x 2397 -y 100
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[12]} -x 1261 -y 139
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5]} -x 1385 -y 69
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0]} -x 2425 -y 73
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48]} -x 989 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16]} -x 1293 -y 27
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[14]} -x 1208 -y 28
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12]} -x 1188 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4]} -x 1201 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 1285 -y 127
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0]} -x 1160 -y 36
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[20]} -x 1317 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/rxidle_st[0]} -x 2424 -y 73
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty} -x 1077 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7]} -x 1436 -y 109
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[10]} -x 2200 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3]} -x 2439 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9]} -x 1214 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 2116 -y 135
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43]} -x 206 -y 234
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23]} -x 1127 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0]} -x 1511 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3]} -x 1370 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 2121 -y 141
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0]} -x 1387 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5]} -x 1561 -y 19
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57]} -x 545 -y 315
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11]} -x 1398 -y 288
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1278 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1383 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[3]} -x 2415 -y 136
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35]} -x 1112 -y 168
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en} -x 2120 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23} -x 1353 -y 45
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41]} -x 2261 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/counter[5]} -x 1262 -y 43
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11]} -x 1300 -y 25
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[22]} -x 2202 -y 96
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_2[12]} -x 1225 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[4]} -x 2441 -y 73
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13]} -x 1299 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 1432 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[0]} -x 2456 -y 79
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[8]} -x 2429 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4]} -x 1510 -y 133
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[9]} -x 1213 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6]} -x 1437 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0]} -x 2412 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid} -x 1470 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[18]} -x 1291 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 1341 -y 142
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4]} -x 1338 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 2078 -y 135
set_location -inst_name {Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6} -x 1160 -y 27
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0]} -x 2441 -y 81
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7]} -x 1379 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15]} -x 1117 -y 150
set_location -inst_name {Controler_0/Command_Decoder_0/counter[13]} -x 1165 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_cnst_i[5]} -x 1241 -y 141
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[12]} -x 1232 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1} -x 1397 -y 166
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 1406 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1280 -y 130
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3]} -x 1701 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 1401 -y 72
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5]} -x 1123 -y 34
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[11]} -x 2214 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[1]} -x 1106 -y 33
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2[4]} -x 1187 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1463 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 1398 -y 72
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_4[8]} -x 1388 -y 43
set_location -inst_name {Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i} -x 1241 -y 21
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19]} -x 1295 -y 28
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[9]} -x 1171 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2} -x 1369 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0} -x 1322 -y 24
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value_RNO} -x 1162 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[4]} -x 2431 -y 73
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 1433 -y 91
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11]} -x 1346 -y 288
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10]} -x 1391 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect} -x 1631 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4]} -x 1310 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1]} -x 1488 -y 91
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40]} -x 1521 -y 342
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 1437 -y 145
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11]} -x 1156 -y 151
set_location -inst_name {Controler_0/Reset_Controler_0/un9_write_signal_0_a2} -x 1225 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 1390 -y 73
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22]} -x 1045 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state[5]} -x 1245 -y 141
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26]} -x 1034 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_1} -x 2425 -y 75
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs} -x 1106 -y 36
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[6]} -x 2412 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING[12]} -x 1134 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 1386 -y 129
set_location -inst_name {Controler_0/ADI_SPI_1/ss_n} -x 1270 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[1]} -x 1146 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 1472 -y 91
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3]} -x 1323 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8]} -x 2445 -y 88
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3]} -x 549 -y 342
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[15]} -x 1147 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 1398 -y 159
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[2]} -x 2422 -y 103
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter[4]} -x 1205 -y 142
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3]} -x 1126 -y 33
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2} -x 1297 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 1439 -y 91
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[1]} -x 1224 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1} -x 1392 -y 165
set_location -inst_name {Controler_0/Command_Decoder_0/counter[27]} -x 1179 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11]} -x 1486 -y 100
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21]} -x 1118 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4]} -x 2452 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0} -x 1313 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1]} -x 1277 -y 130
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2]} -x 1132 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 2100 -y 132
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid} -x 1282 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9]} -x 1383 -y 136
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[10]} -x 1151 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set} -x 2014 -y 118
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8]} -x 1376 -y 42
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52]} -x 1263 -y 216
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[7]} -x 1284 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a2} -x 2414 -y 117
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[3]} -x 1221 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3]} -x 1335 -y 49
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/lckfrc_st} -x 2417 -y 112
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0]} -x 1281 -y 129
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0]} -x 2448 -y 82
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22]} -x 1315 -y 31
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2} -x 1186 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO} -x 2455 -y 126
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10]} -x 1337 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8]} -x 1372 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14]} -x 1243 -y 22
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[2]} -x 1234 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 1392 -y 166
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19]} -x 1205 -y 150
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[4]} -x 2453 -y 64
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7]} -x 1398 -y 144
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_2[7]} -x 1504 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 1429 -y 145
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[0]} -x 1234 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_1} -x 1294 -y 129
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[12]} -x 1149 -y 24
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38_4} -x 1249 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 1193 -y 132
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3]} -x 1384 -y 97
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55]} -x 1902 -y 201
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 1488 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2]} -x 1308 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]} -x 2424 -y 112
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11]} -x 1164 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 2122 -y 132
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28]} -x 985 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 1495 -y 132
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets[1]} -x 1201 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9]} -x 1374 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset} -x 1316 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/cmb_lckfrc.un1_lckfrc_nx6_0_0} -x 2426 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1]} -x 1304 -y 136
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0]} -x 2258 -y 207
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o6_RNIILSM1[2]} -x 1646 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8]} -x 1252 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[2]} -x 2414 -y 136
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42]} -x 774 -y 261
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28]} -x 1210 -y 36
set_location -inst_name {Controler_0/ADI_SPI_1/assert_data} -x 1267 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 1275 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 1384 -y 73
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1]} -x 2415 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7]} -x 1364 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11]} -x 1259 -y 19
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[17]} -x 2272 -y 97
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0]} -x 1232 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9]} -x 1286 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[0]} -x 2448 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4]} -x 1433 -y 109
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[27]} -x 1124 -y 19
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23]} -x 1207 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7]} -x 2230 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4]} -x 1328 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4]} -x 2210 -y 112
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1465 -y 91
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2} -x 2434 -y 33
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[2]} -x 1281 -y 25
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14]} -x 1290 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_0[5]} -x 2436 -y 108
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10]} -x 1382 -y 102
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1527 -y 91
set_location -inst_name {Controler_0/Command_Decoder_0/counter[12]} -x 1164 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 1418 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6]} -x 1506 -y 97
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[16]} -x 2225 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9]} -x 1462 -y 145
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11]} -x 1400 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61} -x 1349 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5]} -x 1369 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft} -x 1347 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[2]} -x 2415 -y 109
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52]} -x 2148 -y 282
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[1]} -x 1135 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2} -x 1452 -y 90
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2} -x 1265 -y 144
set_location -inst_name {Controler_0/ADI_SPI_0/counter[0]} -x 1250 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[4]} -x 2416 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 1378 -y 144
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0]} -x 1134 -y 31
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16]} -x 1150 -y 22
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[8]} -x 1263 -y 28
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10]} -x 1335 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_1_a2_0_a3_0_a3_0_a3} -x 1297 -y 48
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8]} -x 1280 -y 46
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4]} -x 1195 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 1442 -y 106
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6_1_0[5]} -x 1121 -y 30
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9]} -x 2419 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18]} -x 1302 -y 46
set_location -inst_name {Controler_0/gpio_controler_0/state_reg_ns_i_o2[0]} -x 1179 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 1469 -y 97
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0]} -x 1176 -y 27
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0} -x 1099 -y 24
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[4]} -x 1225 -y 33
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10]} -x 1397 -y 144
set_location -inst_name {Controler_0/Reset_Controler_0/state_reg[2]} -x 1183 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1524 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11]} -x 2327 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5]} -x 1659 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO} -x 1449 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5]} -x 1222 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[2]} -x 2209 -y 112
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50]} -x 1070 -y 261
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11]} -x 1287 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_3_a2_0_a2_0_a2_0_a2} -x 1363 -y 48
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0]} -x 1217 -y 142
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Req} -x 1199 -y 88
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_6[5]} -x 1610 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0]} -x 1308 -y 24
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8]} -x 1364 -y 151
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0} -x 1317 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0]} -x 2424 -y 130
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11]} -x 1189 -y 15
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0_0_0} -x 1160 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[0]} -x 1249 -y 139
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2} -x 1128 -y 18
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[2]} -x 1237 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[13]} -x 1153 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_a2} -x 2421 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 1493 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7]} -x 1623 -y 37
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2} -x 1321 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6]} -x 1318 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8]} -x 1460 -y 34
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19]} -x 1587 -y 153
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[20]} -x 2196 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[5]} -x 1273 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r} -x 1396 -y 70
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6]} -x 1285 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[1]} -x 1257 -y 139
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0]} -x 2424 -y 96
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16]} -x 1210 -y 150
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs} -x 1110 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[8]} -x 1161 -y 37
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[2]} -x 1167 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7} -x 1494 -y 141
set_location -inst_name {Controler_0/Command_Decoder_0/counter[16]} -x 1168 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 2083 -y 136
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u} -x 1328 -y 21
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[3]} -x 1144 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1636 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[8]} -x 1184 -y 151
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12]} -x 1296 -y 46
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[8]} -x 1128 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11]} -x 1708 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 2097 -y 136
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9]} -x 1216 -y 24
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1281 -y 130
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert} -x 1284 -y 129
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[5]} -x 1222 -y 22
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0} -x 1251 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 1530 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13]} -x 1212 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10} -x 1493 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[3]} -x 1274 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1271 -y 127
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17]} -x 1291 -y 27
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38]} -x 1031 -y 174
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2]} -x 995 -y 27
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1]} -x 1311 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1500 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11]} -x 1412 -y 144
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[0]} -x 2433 -y 64
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1]} -x 1312 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 1430 -y 105
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3]} -x 2427 -y 118
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7]} -x 1049 -y 21
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5]} -x 1403 -y 144
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15]} -x 1168 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[4]} -x 2431 -y 78
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1} -x 1102 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2]} -x 2439 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5} -x 2400 -y 102
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18]} -x 1317 -y 31
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5]} -x 989 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0} -x 1446 -y 99
set_location -inst_name {Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1]} -x 1136 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[1]} -x 1250 -y 10
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7]} -x 1364 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0]} -x 2404 -y 103
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3]} -x 1156 -y 34
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58]} -x 846 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2]} -x 1709 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1} -x 1532 -y 63
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[10]} -x 1201 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 1467 -y 145
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_7[8]} -x 1481 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1522 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12]} -x 1328 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 1388 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9]} -x 1200 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10]} -x 1532 -y 70
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0]} -x 2424 -y 40
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4]} -x 2439 -y 66
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0]} -x 2437 -y 126
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15]} -x 1366 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7]} -x 1511 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 2081 -y 136
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r} -x 2435 -y 91
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7]} -x 1212 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 1399 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[7]} -x 1225 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7]} -x 1394 -y 156
set_location -inst_name {Controler_0/ADI_SPI_1/sdio_1} -x 1266 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 1470 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rx[11]} -x 1211 -y 28
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[5]} -x 1122 -y 27
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3]} -x 1256 -y 15
set_location -inst_name {Controler_0/ADI_SPI_1/sclk} -x 1254 -y 16
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 1453 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqEn} -x 2431 -y 106
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1]} -x 2410 -y 103
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2]} -x 1269 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[6]} -x 1255 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1} -x 1469 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[2]} -x 2081 -y 115
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2} -x 2447 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set} -x 1379 -y 145
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10]} -x 1298 -y 25
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO} -x 2457 -y 81
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13]} -x 1210 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[2]} -x 2427 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[1]} -x 1248 -y 139
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 1491 -y 124
set_location -inst_name {Controler_0/Command_Decoder_0/counter[14]} -x 1166 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 1465 -y 97
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18} -x 1285 -y 18
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_DFN1} -x 2443 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 1393 -y 156
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14]} -x 1321 -y 30
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1]} -x 1330 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14]} -x 1491 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2} -x 1279 -y 129
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6]} -x 1383 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn} -x 2440 -y 64
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2} -x 1281 -y 33
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13]} -x 1343 -y 153
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1]} -x 1004 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid} -x 2118 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0]} -x 1676 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9]} -x 1360 -y 46
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_1[4]} -x 1251 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0]} -x 2425 -y 130
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16]} -x 1371 -y 48
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57]} -x 1340 -y 192
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty} -x 2116 -y 142
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2_0_a2_2_a3_0_a3_0_a3} -x 1299 -y 48
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39]} -x 913 -y 342
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9]} -x 998 -y 27
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10]} -x 1296 -y 145
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8]} -x 2414 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[5]} -x 2418 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7]} -x 1593 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8]} -x 1609 -y 58
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer[4]} -x 1272 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9]} -x 2050 -y 118
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25} -x 1186 -y 18
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5]} -x 1290 -y 127
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_RNI8G21} -x 2432 -y 138
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0]} -x 1272 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1518 -y 64
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1168 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 1523 -y 70
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/cmb_fsm.fsm_nx35} -x 2445 -y 108
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18]} -x 1317 -y 30
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNITP2K} -x 1204 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8]} -x 1661 -y 100
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9]} -x 1186 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1488 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1470 -y 34
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11]} -x 1387 -y 180
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 1677 -y 144
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0]} -x 1320 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[2]} -x 1283 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0} -x 2445 -y 105
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12]} -x 1188 -y 142
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[9]} -x 1282 -y 16
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51]} -x 437 -y 288
set_location -inst_name {Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4} -x 1207 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO} -x 1316 -y 42
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[2]} -x 1266 -y 145
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[5]} -x 1231 -y 36
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[3]} -x 1247 -y 9
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_1} -x 1182 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 1708 -y 144
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42]} -x 1114 -y 168
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_LENGTH[14]} -x 1241 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3]} -x 1387 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11]} -x 2317 -y 118
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38]} -x 1124 -y 21
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[22]} -x 1271 -y 10
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19]} -x 1635 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1632 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync_RNII7OL[1]} -x 2424 -y 105
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3]} -x 1130 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11]} -x 1372 -y 43
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8]} -x 1308 -y 153
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame[15]} -x 1222 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4]} -x 1618 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28]} -x 1304 -y 43
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53]} -x 1012 -y 153
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3]} -x 2440 -y 34
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15]} -x 1185 -y 37
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33]} -x 1118 -y 21
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_8} -x 1388 -y 51
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3]} -x 1288 -y 127
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16]} -x 1214 -y 175
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6]} -x 1619 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1457 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 2038 -y 118
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets[12]} -x 1258 -y 22
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter[5]} -x 1206 -y 142
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0]} -x 1308 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14]} -x 1076 -y 150
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[9]} -x 1129 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1490 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N} -x 2018 -y 117
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[7]} -x 2405 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout} -x 1399 -y 165
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2]} -x 1323 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO} -x 1397 -y 165
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15]} -x 1301 -y 145
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2_0_a2_0_a2_0_a2_0_a2} -x 1350 -y 48
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid} -x 1534 -y 64
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1} -x 1208 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9]} -x 1617 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31]} -x 1307 -y 43
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNIUBVQ[4]} -x 2434 -y 138
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO} -x 1926 -y 96
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9]} -x 1338 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync_RNIE3VQ[1]} -x 2420 -y 105
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13]} -x 1211 -y 175
set_location -inst_name {Controler_0/ADI_SPI_0/sclk} -x 1272 -y 34
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12]} -x 1365 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 2035 -y 118
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3]} -x 1304 -y 18
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_0[11]} -x 1105 -y 33
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18]} -x 1314 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[3]} -x 2428 -y 78
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[14]} -x 1133 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9} -x 1444 -y 90
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0]} -x 2424 -y 127
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10]} -x 1183 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 2114 -y 142
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0} -x 1296 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8]} -x 1657 -y 100
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_4[7]} -x 1135 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqEn_RNO} -x 2421 -y 108
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[5]} -x 1210 -y 22
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[10]} -x 1249 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set} -x 1279 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10]} -x 1381 -y 118
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5]} -x 1120 -y 33
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52]} -x 2220 -y 261
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO} -x 1210 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8} -x 1445 -y 90
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2]} -x 1333 -y 27
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0]} -x 1327 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[7]} -x 2432 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1]} -x 1369 -y 46
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_0[5]} -x 1579 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91} -x 1402 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4]} -x 1388 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20]} -x 1289 -y 25
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1455 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/rxidle_st_RNI3A9A1[1]} -x 2423 -y 111
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14]} -x 1192 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 1486 -y 124
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6]} -x 1340 -y 49
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33]} -x 1383 -y 201
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[1]} -x 2087 -y 115
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0]} -x 1341 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6]} -x 1311 -y 19
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[4]} -x 2402 -y 91
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[7]} -x 1215 -y 33
set_location -inst_name {Controler_0/ADI_SPI_0/counter[2]} -x 1259 -y 43
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNI1DPJ} -x 1251 -y 138
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable} -x 1314 -y 19
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23]} -x 1308 -y 31
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2]} -x 77 -y 207
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO} -x 1320 -y 24
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[8]} -x 1292 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO} -x 1474 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8]} -x 1371 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7]} -x 1327 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0]} -x 2422 -y 33
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6]} -x 2449 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs} -x 1139 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0]} -x 1285 -y 154
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[23]} -x 1308 -y 34
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[4]} -x 1277 -y 25
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29]} -x 1305 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 1403 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 1397 -y 37
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53]} -x 542 -y 96
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_0dflt} -x 1180 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13]} -x 1475 -y 34
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31]} -x 1025 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/o_lckfrc_st_RNO} -x 2422 -y 108
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14]} -x 2094 -y 136
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1]} -x 1343 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5]} -x 2276 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4]} -x 1403 -y 157
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9]} -x 1216 -y 141
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25]} -x 1050 -y 30
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31]} -x 1315 -y 46
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22]} -x 1273 -y 288
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32]} -x 1381 -y 153
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_3} -x 2413 -y 111
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[3]} -x 1143 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28]} -x 1349 -y 37
set_location -inst_name {Controler_0/Reset_Controler_0/PULSE_INT_Mask[11]} -x 1195 -y 16
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame} -x 1361 -y 55
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[12]} -x 1261 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8]} -x 1707 -y 145
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8]} -x 2421 -y 91
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2]} -x 2415 -y 91
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19]} -x 1308 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[15]} -x 1160 -y 37
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0]} -x 2316 -y 118
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_2[5]} -x 1579 -y 181
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[9]} -x 1140 -y 36
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0]} -x 1395 -y 157
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10]} -x 1201 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7]} -x 1494 -y 133
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8]} -x 2427 -y 88
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2]} -x 2433 -y 88
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2]} -x 1379 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1459 -y 91
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15]} -x 1242 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0]} -x 2428 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 1409 -y 70
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13]} -x 1378 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNID90E2[14]} -x 1303 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 1383 -y 126
set_location -inst_name {Controler_0/ADI_SPI_1/tx_data_buffer[5]} -x 1276 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 2112 -y 142
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[3]} -x 2430 -y 106
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8]} -x 1194 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 2101 -y 144
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0} -x 1315 -y 21
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_1} -x 2424 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4]} -x 1710 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0]} -x 1381 -y 73
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable} -x 1356 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9]} -x 1493 -y 133
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22]} -x 1315 -y 30
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[1]} -x 2426 -y 103
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIN6FK[0]} -x 2456 -y 87
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0]} -x 1235 -y 150
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11]} -x 1331 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 1382 -y 126
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10]} -x 881 -y 342
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0]} -x 2105 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6]} -x 1373 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14]} -x 1302 -y 25
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3} -x 1310 -y 18
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7]} -x 1328 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4]} -x 1439 -y 145
set_location -inst_name {Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs} -x 1129 -y 33
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a2[1]} -x 1267 -y 180
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[2]} -x 2402 -y 97
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg[5]} -x 1262 -y 181
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[5]} -x 2417 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6]} -x 1400 -y 157
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[0]} -x 2437 -y 73
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10]} -x 2412 -y 97
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1]} -x 1382 -y 342
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[3]} -x 1129 -y 19
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8]} -x 1348 -y 151
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5]} -x 2406 -y 100
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1402 -y 70
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1436 -y 106
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51]} -x 299 -y 282
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11]} -x 1272 -y 127
set_location -inst_name {Data_Block_0/Communication_Builder_0/Read_Sample_3[9]} -x 1116 -y 196
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0]} -x 2425 -y 127
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8]} -x 2049 -y 118
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3]} -x 1201 -y 175
set_location -inst_name {Controler_0/Reset_Controler_0/EXT_ADC_Reset_N} -x 1229 -y 24
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock_RNO} -x 2444 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[11]} -x 1163 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4]} -x 2014 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10]} -x 1392 -y 156
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2_RNITVLH1[0]} -x 2444 -y 99
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18]} -x 1142 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2]} -x 1709 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1457 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 1391 -y 73
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0]} -x 1278 -y 123
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2]} -x 1305 -y 18
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16]} -x 1212 -y 189
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO} -x 1228 -y 141
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[26]} -x 1311 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[15]} -x 1222 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10]} -x 1406 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12]} -x 1144 -y 28
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[0]} -x 1230 -y 34
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13]} -x 1146 -y 15
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14]} -x 1161 -y 151
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[4]} -x 1180 -y 151
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1} -x 1371 -y 145
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1106 -y 25
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32]} -x 984 -y 27
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNIB9TC4[0]} -x 2443 -y 45
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12]} -x 1341 -y 153
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[22]} -x 1295 -y 16
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10]} -x 1228 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[2]} -x 2451 -y 64
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4]} -x 2441 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12]} -x 1258 -y 21
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17]} -x 1157 -y 150
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11]} -x 1201 -y 28
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO} -x 1717 -y 96
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2} -x 2426 -y 138
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1530 -y 91
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_3[5]} -x 1694 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3]} -x 1271 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[0]} -x 2421 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 1414 -y 64
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_5[9]} -x 1590 -y 64
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7]} -x 1284 -y 21
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[13]} -x 1298 -y 34
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15]} -x 1202 -y 18
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_a2_0[6]} -x 1240 -y 33
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0} -x 1240 -y 123
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1]} -x 2442 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2]} -x 1411 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/cmb_lckfrc.un1_lckfrc_nx6_0_0} -x 2439 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7]} -x 1391 -y 103
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3]} -x 1334 -y 28
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12]} -x 1074 -y 150
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9]} -x 1370 -y 49
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 1434 -y 106
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Data_2[8]} -x 1505 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[3]} -x 2428 -y 79
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8} -x 1498 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 1401 -y 37
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter[6]} -x 1182 -y 151
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1]} -x 1154 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4]} -x 1434 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3]} -x 1608 -y 58
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI0F7S[8]} -x 1300 -y 126
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0]} -x 2435 -y 42
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25]} -x 1151 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame[4]} -x 1145 -y 34
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[2]} -x 2430 -y 64
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11]} -x 1223 -y 34
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 1344 -y 136
set_location -inst_name {Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10]} -x 1209 -y 25
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8]} -x 1187 -y 36
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[2]} -x 2451 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9]} -x 2033 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11]} -x 2037 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1]} -x 1389 -y 130
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[0]} -x 1902 -y 96
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5]} -x 2408 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8]} -x 1334 -y 48
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[1]} -x 2412 -y 106
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 1417 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10]} -x 1380 -y 118
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7]} -x 1305 -y 154
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1} -x 1187 -y 31
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1]} -x 1322 -y 37
set_location -inst_name {Controler_0/ADI_SPI_1/counter_3[1]} -x 1225 -y 9
set_location -inst_name {Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8]} -x 1188 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 1497 -y 144
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8[8]} -x 1157 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12]} -x 1399 -y 136
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9]} -x 1667 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2_1_a2_1_a2_1_a2_1_a2_0} -x 1307 -y 48
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0]} -x 1153 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16]} -x 1200 -y 151
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[6]} -x 2455 -y 115
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2]} -x 2438 -y 81
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqEn} -x 2421 -y 109
set_location -inst_name {Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_1_0} -x 1164 -y 27
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_9_i_0} -x 1272 -y 30
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[8]} -x 1249 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 1442 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[4]} -x 2434 -y 106
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_m2_2[3]} -x 1228 -y 30
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20]} -x 1127 -y 19
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_0[0]} -x 2435 -y 75
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[6]} -x 2431 -y 46
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11]} -x 1366 -y 46
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8]} -x 2434 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 1490 -y 133
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11]} -x 1510 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[3]} -x 2456 -y 115
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9]} -x 1627 -y 64
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2} -x 2459 -y 81
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0} -x 1279 -y 30
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[0]} -x 2434 -y 87
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5]} -x 1260 -y 34
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14]} -x 1299 -y 154
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5]} -x 1580 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15]} -x 1364 -y 43
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_10_7dflt} -x 1186 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set} -x 1714 -y 145
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[2]} -x 1254 -y 31
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_2[1]} -x 1234 -y 36
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10]} -x 1331 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3]} -x 1679 -y 145
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2} -x 2422 -y 135
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID_RNIEPF8[4]} -x 1202 -y 21
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[1]} -x 1280 -y 22
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 1453 -y 33
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5]} -x 1340 -y 28
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3]} -x 2434 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9]} -x 1497 -y 132
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14]} -x 1142 -y 16
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[10]} -x 1122 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 1399 -y 70
set_location -inst_name {Controler_0/Reset_Controler_0/read_data_frame_6[1]} -x 1215 -y 18
set_location -inst_name {Controler_0/ADI_SPI_1/data_counter[25]} -x 1274 -y 10
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4]} -x 1386 -y 126
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st[0]} -x 2447 -y 109
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_21_RNO} -x 1231 -y 141
set_location -inst_name {Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18]} -x 1303 -y 154
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2]} -x 2431 -y 135
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter[26]} -x 1299 -y 16
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_OR2} -x 2445 -y 114
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[0]} -x 2418 -y 109
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 1997 -y 118
set_location -inst_name {Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17]} -x 1311 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5]} -x 1564 -y 19
set_location -inst_name {Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11]} -x 1287 -y 24
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[16]} -x 1301 -y 34
set_location -inst_name {Controler_0/gpio_controler_0/Outputs[7]} -x 1123 -y 31
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10]} -x 1387 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11} -x 1473 -y 99
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0]} -x 1227 -y 16
set_location -inst_name {Data_Block_0/Communication_Builder_0/next_state_0[8]} -x 1249 -y 141
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21]} -x 237 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9]} -x 1385 -y 136
set_location -inst_name {Controler_0/Command_Decoder_0/counter[15]} -x 1167 -y 19
set_location -inst_name {Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12]} -x 1143 -y 36
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[1]} -x 1906 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17]} -x 1338 -y 37
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_1[10]} -x 1145 -y 30
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 1461 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[11]} -x 1238 -y 37
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0]} -x 1259 -y 123
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 1109 -y 25
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[22]} -x 1307 -y 34
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 1167 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count_RNO[0]} -x 2424 -y 39
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6]} -x 1715 -y 97
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNIBB3O3[0]} -x 2430 -y 123
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2]} -x 1273 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9} -x 1415 -y 69
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a6_1[0]} -x 1901 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12]} -x 1309 -y 42
set_location -inst_name {Controler_0/gpio_controler_0/Outputs_6[12]} -x 1135 -y 21
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[2]} -x 2217 -y 112
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4]} -x 1350 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG} -x 1385 -y 126
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[1]} -x 2414 -y 109
set_location -inst_name {Controler_0/gpio_controler_0/read_data_frame_8_3[13]} -x 1140 -y 24
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[13]} -x 1270 -y 145
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3]} -x 2032 -y 97
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3} -x 1317 -y 18
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4]} -x 1392 -y 207
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11]} -x 1422 -y 64
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2]} -x 1390 -y 130
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11]} -x 1386 -y 180
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[5]} -x 1288 -y 22
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Fifo_Full_u} -x 1179 -y 30
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35]} -x 1187 -y 168
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[0]} -x 1201 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[4]} -x 2431 -y 79
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8]} -x 1313 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_1_i_o6} -x 1367 -y 54
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[1]} -x 2437 -y 43
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6]} -x 1338 -y 49
set_location -inst_name {Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13]} -x 1069 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 1526 -y 91
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49]} -x 1030 -y 99
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[12]} -x 1264 -y 139
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24]} -x 2150 -y 261
set_location -inst_name {Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6]} -x 1118 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNI2VU31[2]} -x 2435 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13]} -x 1495 -y 145
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m2_0_3_1} -x 2416 -y 99
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn} -x 2417 -y 106
set_location -inst_name {Controler_0/Reset_Controler_0/un11_write_signal_0_a2} -x 1224 -y 21
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17]} -x 1337 -y 154
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10]} -x 2111 -y 136
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb} -x 1200 -y 22
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_OR2} -x 2439 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5]} -x 1714 -y 97
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1]} -x 1670 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_o2} -x 1282 -y 126
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[1]} -x 2438 -y 45
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[7]} -x 2224 -y 97
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i} -x 1283 -y 33
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg[7]} -x 1252 -y 142
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0]} -x 2439 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11]} -x 2052 -y 118
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37]} -x 1382 -y 180
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3]} -x 2442 -y 100
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0]} -x 1366 -y 55
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 1494 -y 124
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12]} -x 1441 -y 109
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[5]} -x 2430 -y 46
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10} -x 1480 -y 144
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2} -x 1284 -y 18
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8]} -x 2444 -y 91
set_location -inst_name {Data_Block_0/Communication_Builder_0/wait_next_state[9]} -x 1242 -y 142
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11]} -x 1416 -y 99
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/rx[7]} -x 1248 -y 37
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/lckfrc_st} -x 2430 -y 73
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNO[4]} -x 1183 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13]} -x 1442 -y 91
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5]} -x 1423 -y 100
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_a3_0_a5_RNIDP9V3[2]} -x 2422 -y 114
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[12]} -x 1309 -y 28
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE[0]} -x 1255 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO} -x 2458 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO} -x 1529 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7]} -x 1486 -y 97
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26]} -x 1302 -y 43
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9]} -x 1489 -y 133
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_i_1[5]} -x 1254 -y 33
set_location -inst_name {Controler_0/gpio_controler_0/Inputs_Last[0]} -x 1129 -y 37
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1} -x 1133 -y 19
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO} -x 1393 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a2} -x 1361 -y 54
set_location -inst_name {Controler_0/ADI_SPI_1/wr_addr_buffer[3]} -x 1278 -y 25
set_location -inst_name {Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER} -x 1157 -y 28
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[4]} -x 2437 -y 115
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21} -x 36 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42} -x 660 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17} -x 360 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11} -x 1596 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27} -x 108 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37} -x 1896 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37} -x 1968 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55} -x 1860 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56} -x 2328 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 2184 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17} -x 396 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37} -x 1860 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18} -x 396 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25} -x 432 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42} -x 732 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2} -x 216 -y 179
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C0} -x 2400 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32} -x 2040 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 2112 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19} -x 1752 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38} -x 696 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37} -x 1968 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8} -x 1968 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48} -x 1200 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1} -x 1200 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 2328 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37} -x 2040 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6} -x 360 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 1668 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7} -x 2076 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48} -x 1056 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40} -x 1380 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23} -x 1896 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26} -x 540 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3} -x 588 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39} -x 840 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0} -x 1752 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5} -x 2292 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49} -x 660 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11} -x 1344 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5} -x 1932 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8} -x 1824 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25} -x 624 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5} -x 2076 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43} -x 144 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48} -x 984 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55} -x 2076 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18} -x 252 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24} -x 2148 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7} -x 2184 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34} -x 1128 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4} -x 1824 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6} -x 948 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58} -x 948 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7} -x 2220 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43} -x 144 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1} -x 1488 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43} -x 216 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55} -x 1932 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 1452 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18} -x 0 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10} -x 660 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43} -x 108 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 1452 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38} -x 1200 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18} -x 324 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35} -x 840 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41} -x 2292 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16} -x 504 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5} -x 2004 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16} -x 696 -y 314
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 1308 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52} -x 1968 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 1560 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33} -x 1824 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38} -x 1200 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4} -x 1752 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 1452 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52} -x 2148 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6} -x 504 -y 95
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 2184 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43} -x 72 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1} -x 1236 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38} -x 1164 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16} -x 624 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33} -x 1632 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 1524 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0} -x 2328 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56} -x 1932 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0} -x 2292 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26} -x 504 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51} -x 468 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2} -x 108 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 1488 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6} -x 660 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 1308 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38} -x 1020 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 2436 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5} -x 1896 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4} -x 1932 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10} -x 804 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20} -x 768 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5} -x 2364 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55} -x 1668 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27} -x 504 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23} -x 1788 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36} -x 1704 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56} -x 2148 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9} -x 396 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10} -x 1092 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22} -x 1416 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33} -x 1596 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53} -x 540 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2} -x 108 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9} -x 504 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52} -x 2292 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40} -x 1128 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22} -x 1200 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9} -x 468 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7} -x 1824 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26} -x 288 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3} -x 396 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40} -x 1272 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52} -x 2220 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36} -x 1752 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1} -x 1164 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32} -x 2076 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23} -x 2256 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36} -x 1380 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20} -x 1200 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43} -x 72 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 1560 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59} -x 1056 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54} -x 1560 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11} -x 2004 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55} -x 2148 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0} -x 2436 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52} -x 2328 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33} -x 1272 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0} -x 2364 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36} -x 1860 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40} -x 1164 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59} -x 1020 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49} -x 876 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 1344 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 1488 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19} -x 1380 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43} -x 252 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 1488 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8} -x 1968 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40} -x 1632 -y 368
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 1824 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38} -x 1236 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21} -x 0 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41} -x 2040 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7} -x 2076 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23} -x 2220 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56} -x 2004 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58} -x 984 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11} -x 1020 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9} -x 432 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58} -x 876 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39} -x 1020 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25} -x 504 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57} -x 144 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53} -x 432 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10} -x 696 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42} -x 1128 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0} -x 2256 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50} -x 1308 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59} -x 1020 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27} -x 252 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10} -x 876 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20} -x 660 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59} -x 768 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41} -x 2256 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35} -x 876 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55} -x 1932 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5} -x 1824 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 1788 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9} -x 396 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9} -x 396 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22} -x 1344 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36} -x 1632 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18} -x 324 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 1416 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37} -x 1788 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7} -x 2364 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27} -x 36 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4} -x 1704 -y 368
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 1668 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8} -x 2112 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59} -x 1164 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19} -x 1668 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8} -x 2004 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32} -x 1860 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57} -x 504 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57} -x 540 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58} -x 840 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25} -x 588 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53} -x 396 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20} -x 1236 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1} -x 1452 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1} -x 1236 -y 368
set_location -inst_name {Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0} -x 1380 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5} -x 1968 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6} -x 432 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17} -x 252 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9} -x 360 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59} -x 948 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57} -x 588 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4} -x 1752 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22} -x 1272 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54} -x 1344 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35} -x 1272 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 1668 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 1632 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41} -x 2328 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25} -x 468 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51} -x 288 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24} -x 2364 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18} -x 144 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17} -x 252 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26} -x 324 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19} -x 1632 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36} -x 1668 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54} -x 1488 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 1632 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16} -x 360 -y 314
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0} -x 1092 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34} -x 1164 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23} -x 1788 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19} -x 1752 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 1416 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 1272 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33} -x 1560 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17} -x 216 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2} -x 144 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48} -x 912 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58} -x 840 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 1596 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43} -x 288 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 2148 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54} -x 1596 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27} -x 468 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3} -x 432 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5} -x 2220 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49} -x 696 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21} -x 36 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49} -x 768 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34} -x 1236 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 1524 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59} -x 948 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55} -x 1824 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49} -x 840 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6} -x 588 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4} -x 1788 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1} -x 1416 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58} -x 1128 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37} -x 1896 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2} -x 108 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6} -x 468 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38} -x 1200 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 1704 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57} -x 660 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50} -x 1020 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2} -x 0 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4} -x 2004 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36} -x 1596 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18} -x 144 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42} -x 1020 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58} -x 732 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50} -x 1092 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4} -x 1704 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53} -x 288 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50} -x 1308 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21} -x 468 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1} -x 1272 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39} -x 876 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18} -x 732 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19} -x 1524 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 1344 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3} -x 588 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20} -x 984 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53} -x 324 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6} -x 396 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 1380 -y 41
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 2220 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43} -x 732 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10} -x 1128 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53} -x 36 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 2040 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43} -x 252 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6} -x 624 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8} -x 1788 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34} -x 1128 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25} -x 432 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24} -x 2076 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26} -x 324 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50} -x 1092 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59} -x 1092 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51} -x 180 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35} -x 840 -y 179
set_location -inst_name {Controler_0/REGISTERS_0/memory_memory_0_0} -x 1236 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 1416 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52} -x 2148 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5} -x 2112 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23} -x 1824 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9} -x 696 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 2292 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22} -x 1344 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 2004 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26} -x 360 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10} -x 840 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58} -x 1020 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0} -x 2184 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 1488 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34} -x 1236 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32} -x 1896 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35} -x 1128 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53} -x 0 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48} -x 984 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42} -x 588 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4} -x 2112 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20} -x 912 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51} -x 804 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40} -x 1416 -y 368
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 1752 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51} -x 144 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40} -x 1596 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 2292 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10} -x 1092 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50} -x 1236 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49} -x 768 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8} -x 1968 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20} -x 1128 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16} -x 732 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18} -x 504 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18} -x 36 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40} -x 1200 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17} -x 180 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36} -x 1788 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 2364 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16} -x 696 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25} -x 732 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6} -x 504 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27} -x 72 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11} -x 1524 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35} -x 804 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48} -x 1056 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 2148 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10} -x 876 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7} -x 2040 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48} -x 1020 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19} -x 1272 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19} -x 1632 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43} -x 216 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49} -x 660 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2} -x 180 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24} -x 2292 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36} -x 1752 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10} -x 912 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3} -x 468 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51} -x 288 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48} -x 912 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42} -x 876 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23} -x 2184 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35} -x 948 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6} -x 768 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27} -x 288 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43} -x 36 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4} -x 1788 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41} -x 2220 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3} -x 540 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55} -x 2004 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11} -x 1416 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59} -x 804 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6} -x 588 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17} -x 540 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 2292 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50} -x 1200 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43} -x 216 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21} -x 732 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38} -x 804 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58} -x 840 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11} -x 1452 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9} -x 360 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41} -x 2436 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59} -x 1056 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37} -x 1860 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50} -x 948 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11} -x 1236 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39} -x 1056 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59} -x 768 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2} -x 36 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56} -x 2112 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22} -x 1344 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10} -x 1056 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 2220 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3} -x 432 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21} -x 180 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25} -x 696 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26} -x 360 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41} -x 2184 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0} -x 2400 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11} -x 1524 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51} -x 624 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53} -x 360 -y 95
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0} -x 1236 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23} -x 2256 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36} -x 1860 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48} -x 1128 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34} -x 1200 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9} -x 588 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24} -x 2112 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38} -x 660 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34} -x 1308 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33} -x 1488 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8} -x 1896 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23} -x 1968 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6} -x 696 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49} -x 876 -y 41
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 1380 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22} -x 1344 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5} -x 1344 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56} -x 1968 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20} -x 732 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4} -x 1668 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0} -x 2328 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52} -x 1896 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34} -x 1164 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39} -x 696 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 1752 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57} -x 696 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16} -x 396 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18} -x 432 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34} -x 1596 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4} -x 1668 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53} -x 696 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40} -x 1668 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11} -x 1164 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42} -x 252 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24} -x 2004 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7} -x 1968 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34} -x 1164 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9} -x 504 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50} -x 1164 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2} -x 72 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 1632 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10} -x 804 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10} -x 768 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26} -x 624 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57} -x 252 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58} -x 876 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35} -x 948 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40} -x 1128 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27} -x 324 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48} -x 1020 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16} -x 804 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 2328 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 1860 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59} -x 984 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49} -x 732 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54} -x 1452 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19} -x 1596 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55} -x 1860 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 1380 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49} -x 624 -y 14
set_location -inst_name {Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0} -x 1272 -y 149
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 1668 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 1344 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16} -x 432 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20} -x 984 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20} -x 1272 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55} -x 1896 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7} -x 1788 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32} -x 2112 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19} -x 1416 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3} -x 468 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21} -x 288 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36} -x 1704 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27} -x 360 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25} -x 540 -y 41
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 1896 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52} -x 2220 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8} -x 2040 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33} -x 1452 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50} -x 1128 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24} -x 2148 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0} -x 2184 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52} -x 1824 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25} -x 468 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33} -x 1788 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35} -x 1164 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40} -x 1524 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41} -x 2292 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 1524 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24} -x 2112 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41} -x 2436 -y 233
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1} -x 1056 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49} -x 840 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35} -x 876 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58} -x 804 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50} -x 1056 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23} -x 1860 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55} -x 1896 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1} -x 1452 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41} -x 2220 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20} -x 660 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9} -x 624 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33} -x 1668 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38} -x 1236 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24} -x 2256 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40} -x 1344 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58} -x 912 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52} -x 2184 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5} -x 2292 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11} -x 1308 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11} -x 1596 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48} -x 912 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53} -x 588 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57} -x 768 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0} -x 2400 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21} -x 180 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39} -x 948 -y 341
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 2220 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35} -x 912 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52} -x 2148 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1} -x 1488 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41} -x 2400 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8} -x 1932 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24} -x 2292 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8} -x 1860 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11} -x 2076 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49} -x 768 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20} -x 1380 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 1488 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11} -x 1380 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20} -x 1056 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53} -x 72 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9} -x 468 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35} -x 732 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 1488 -y 14
set_location -inst_name {Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0} -x 1344 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37} -x 2004 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5} -x 2076 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21} -x 36 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51} -x 180 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2} -x 252 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57} -x 432 -y 314
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 1272 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57} -x 396 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3} -x 624 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22} -x 1380 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56} -x 2040 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35} -x 840 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51} -x 216 -y 314
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 1416 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50} -x 984 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54} -x 1524 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 1704 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42} -x 1092 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23} -x 1932 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3} -x 288 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52} -x 1860 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56} -x 2148 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 1788 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 1560 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56} -x 2436 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3} -x 624 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48} -x 1092 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8} -x 2040 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17} -x 288 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35} -x 804 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3} -x 468 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21} -x 108 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5} -x 1860 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16} -x 432 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48} -x 1056 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21} -x 0 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49} -x 624 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1} -x 1560 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41} -x 2364 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 1524 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32} -x 2148 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34} -x 1308 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57} -x 732 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49} -x 732 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42} -x 912 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32} -x 1932 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39} -x 840 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54} -x 1788 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 1860 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10} -x 660 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54} -x 1560 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 1596 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17} -x 468 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34} -x 1272 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22} -x 1488 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0} -x 2400 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26} -x 504 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42} -x 624 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50} -x 876 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27} -x 360 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26} -x 432 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 1452 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17} -x 396 -y 41
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 1824 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58} -x 912 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2} -x 180 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16} -x 540 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1} -x 1164 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23} -x 2328 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17} -x 144 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20} -x 1056 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34} -x 1200 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39} -x 948 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4} -x 2040 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27} -x 216 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54} -x 1488 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36} -x 1632 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56} -x 2292 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57} -x 588 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40} -x 1308 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51} -x 108 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54} -x 1560 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33} -x 1524 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53} -x 324 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4} -x 1632 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43} -x 180 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54} -x 1452 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9} -x 468 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50} -x 948 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3} -x 396 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21} -x 216 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11} -x 1560 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48} -x 1092 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59} -x 1092 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25} -x 660 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51} -x 324 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43} -x 0 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37} -x 1968 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1} -x 1524 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3} -x 540 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56} -x 2112 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17} -x 108 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1} -x 1416 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9} -x 588 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42} -x 324 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24} -x 2004 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39} -x 1020 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24} -x 2112 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54} -x 1452 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33} -x 1704 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 1416 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3} -x 504 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7} -x 2076 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32} -x 2076 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40} -x 1380 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48} -x 948 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42} -x 252 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21} -x 252 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18} -x 216 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40} -x 1308 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33} -x 1632 -y 206
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1} -x 2436 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54} -x 1752 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25} -x 804 -y 14
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 1560 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26} -x 288 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0} -x 2220 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 2112 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34} -x 1164 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48} -x 984 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58} -x 840 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41} -x 2112 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7} -x 1932 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23} -x 1752 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18} -x 72 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7} -x 1824 -y 341
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1} -x 1272 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19} -x 1932 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59} -x 1056 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 2256 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22} -x 1452 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38} -x 1092 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25} -x 540 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35} -x 912 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22} -x 1200 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26} -x 660 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32} -x 2004 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52} -x 2364 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 2328 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26} -x 540 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39} -x 840 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32} -x 2004 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58} -x 876 -y 95
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 2256 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37} -x 1932 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42} -x 840 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 1380 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23} -x 2364 -y 41
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0} -x 1128 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19} -x 1344 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18} -x 288 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6} -x 660 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59} -x 984 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16} -x 216 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59} -x 876 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37} -x 1788 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22} -x 1488 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26} -x 396 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42} -x 696 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22} -x 1416 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19} -x 1596 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17} -x 660 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17} -x 180 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42} -x 984 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32} -x 2256 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27} -x 144 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 1596 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41} -x 2364 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51} -x 432 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8} -x 1860 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37} -x 1968 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39} -x 984 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16} -x 768 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32} -x 1968 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55} -x 2040 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41} -x 2148 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6} -x 540 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2} -x 72 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0} -x 2328 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2} -x 0 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51} -x 360 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18} -x 540 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2} -x 144 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11} -x 2400 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8} -x 2004 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32} -x 1968 -y 95
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4} -x 1308 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1} -x 1560 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11} -x 1488 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55} -x 2076 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 1524 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40} -x 1596 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52} -x 2256 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19} -x 1632 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27} -x 324 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57} -x 540 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8} -x 2040 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3} -x 804 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39} -x 912 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4} -x 1704 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17} -x 252 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25} -x 588 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24} -x 2220 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36} -x 1632 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37} -x 1752 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32} -x 1788 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57} -x 504 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38} -x 1128 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56} -x 2076 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52} -x 2400 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56} -x 2076 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33} -x 1668 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21} -x 588 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0} -x 2364 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39} -x 768 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22} -x 1380 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53} -x 432 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7} -x 1896 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38} -x 804 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39} -x 984 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53} -x 624 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27} -x 288 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25} -x 396 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49} -x 804 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0} -x 1932 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24} -x 2184 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0} -x 1524 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50} -x 912 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3} -x 1632 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27} -x 144 -y 41
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 1752 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16} -x 588 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20} -x 1020 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25} -x 504 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33} -x 1596 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1} -x 1416 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38} -x 696 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51} -x 360 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49} -x 696 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24} -x 2040 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 1452 -y 95
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5} -x 1668 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37} -x 1704 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56} -x 2220 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55} -x 2112 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7} -x 2184 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56} -x 2364 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34} -x 1236 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37} -x 1824 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54} -x 1668 -y 233
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10} -x 1824 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50} -x 1056 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8} -x 1932 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53} -x 108 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7} -x 2112 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 1704 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19} -x 1308 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38} -x 876 -y 179
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6} -x 1344 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39} -x 948 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10} -x 732 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18} -x 360 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19} -x 1704 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16} -x 624 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 1380 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22} -x 1272 -y 287
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9} -x 1560 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20} -x 1092 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24} -x 2256 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2} -x 36 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4} -x 1752 -y 314
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2} -x 2184 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32} -x 2256 -y 68
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 1704 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57} -x 180 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39} -x 732 -y 368
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26} -x 324 -y 179
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42} -x 768 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34} -x 1272 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56} -x 2184 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58} -x 804 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36} -x 1560 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27} -x 72 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17} -x 216 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23} -x 1896 -y 41
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52} -x 2436 -y 260
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 1704 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41} -x 2256 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10} -x 912 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43} -x 108 -y 179
set_location -inst_name {Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0} -x 1308 -y 149
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35} -x 768 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22} -x 1236 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57} -x 324 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53} -x 624 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5} -x 2040 -y 41
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 1452 -y 68
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51} -x 72 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2} -x 180 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9} -x 468 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23} -x 2148 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6} -x 768 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55} -x 2004 -y 206
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8} -x 1560 -y 95
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21} -x 72 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55} -x 2076 -y 206
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1} -x 1200 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5} -x 2184 -y 14
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26} -x 288 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38} -x 1164 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54} -x 1308 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36} -x 1896 -y 314
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36} -x 1896 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21} -x 180 -y 122
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7} -x 2400 -y 122
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1} -x 1308 -y 341
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16} -x 540 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54} -x 1416 -y 206
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33} -x 1524 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33} -x 1704 -y 233
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51} -x 324 -y 287
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7} -x 1932 -y 260
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32} -x 1824 -y 68
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIV2P6[1]} -x 2448 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0} -x 1428 -y 108
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_1151} -x 1203 -y 192
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0} -x 1428 -y 90
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]} -x 1197 -y 174
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0} -x 1236 -y 27
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy} -x 2436 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J} -x 1993 -y 117
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC} -x 1398 -y 69
set_location -inst_name {Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0} -x 1285 -y 150
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI1NJP[1]} -x 2448 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 2064 -y 114
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 1429 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 1434 -y 87
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3} -x 1584 -y 63
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0069} -x 2397 -y 90
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]} -x 1283 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 1410 -y 63
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy} -x 2424 -y 45
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0} -x 1380 -y 72
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2} -x 1500 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 1452 -y 108
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD} -x 1104 -y 24
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL} -x 2424 -y 90
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0} -x 1428 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0} -x 1331 -y 141
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3} -x 1692 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 2025 -y 117
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_RNI5V8V[1]} -x 2412 -y 114
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1314} -x 1152 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 1500 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I} -x 1335 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0} -x 1995 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 1395 -y 36
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]} -x 1131 -y 27
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0} -x 2417 -y 99
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_s_1144} -x 2400 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0} -x 1569 -y 63
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0} -x 2412 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]} -x 1284 -y 33
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71} -x 1176 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0} -x 2100 -y 135
set_location -inst_name {Controler_0/ADI_SPI_0/un1_counter_s_1_1319} -x 1257 -y 42
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy} -x 1242 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 1356 -y 141
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy} -x 1198 -y 33
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]} -x 1284 -y 153
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0} -x 2436 -y 42
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter_s_1147} -x 1176 -y 150
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1} -x 1320 -y 36
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]} -x 1272 -y 15
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1318} -x 1296 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0} -x 1500 -y 96
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 1671 -y 135
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0} -x 2424 -y 33
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0} -x 2448 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0} -x 1620 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 1284 -y 123
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNI3BEC[1]} -x 2448 -y 108
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1317} -x 1332 -y 24
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE} -x 1453 -y 99
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI4BK21[1]} -x 2436 -y 72
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0} -x 1344 -y 51
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0} -x 1704 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED} -x 1275 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0} -x 1476 -y 96
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0} -x 1320 -y 42
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A} -x 1432 -y 105
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0} -x 2040 -y 117
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0} -x 2424 -y 117
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0} -x 1371 -y 51
set_location -inst_name {Controler_0/ADI_SPI_1/un1_counter_s_1_1320} -x 1233 -y 9
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0} -x 1320 -y 45
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_1146} -x 1272 -y 150
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 1680 -y 144
set_location -inst_name {Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0} -x 1286 -y 144
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3} -x 1476 -y 99
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M} -x 1455 -y 90
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315} -x 1226 -y 15
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0} -x 2448 -y 81
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 1627 -y 36
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0} -x 1227 -y 18
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 2142 -y 135
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0} -x 2010 -y 96
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_s_1145} -x 2436 -y 90
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0} -x 1368 -y 45
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]} -x 1248 -y 9
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 2045 -y 114
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150} -x 1320 -y 153
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy} -x 2436 -y 87
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 1485 -y 123
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]} -x 1164 -y 36
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]} -x 2412 -y 90
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]} -x 2411 -y 96
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]} -x 1296 -y 27
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy} -x 2424 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 1521 -y 69
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]} -x 1116 -y 9
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0} -x 1476 -y 141
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2} -x 1383 -y 42
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNI2NPF[1]} -x 2448 -y 63
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 1461 -y 33
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer_s_1153} -x 1248 -y 144
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM} -x 1260 -y 126
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 2100 -y 141
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 1521 -y 90
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_s_1148} -x 1200 -y 141
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0} -x 1284 -y 126
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_1149} -x 1356 -y 150
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30} -x 2448 -y 78
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA} -x 1481 -y 144
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 1404 -y 72
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI} -x 2079 -y 135
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy} -x 2436 -y 117
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316} -x 1254 -y 27
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 1386 -y 135
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1} -x 1263 -y 141
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]} -x 1080 -y 15
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 1512 -y 63
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152} -x 1321 -y 144
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2} -x 1608 -y 63
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 1263 -y 123
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy} -x 2436 -y 123
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]} -x 1452 -y 96
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]} -x 1152 -y 33
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0} -x 2103 -y 132
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27]} -x 291 -y 63
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35]} -x 891 -y 228
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22]} -x 1401 -y 288
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33]} -x 1563 -y 207
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49]} -x 726 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21]} -x 231 -y 144
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20]} -x 1071 -y 261
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2]} -x 183 -y 207
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43]} -x 180 -y 207
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54]} -x 1560 -y 207
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59]} -x 1023 -y 174
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55]} -x 1937 -y 180
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37]} -x 1932 -y 180
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0]} -x 2259 -y 207
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3]} -x 549 -y 315
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56]} -x 2079 -y 69
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32]} -x 2029 -y 114
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1]} -x 1380 -y 342
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42]} -x 888 -y 228
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41]} -x 2256 -y 207
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40]} -x 1387 -y 342
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18]} -x 291 -y 144
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16]} -x 495 -y 282
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48]} -x 987 -y 96
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19]} -x 1380 -y 156
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9]} -x 471 -y 207
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58]} -x 904 -y 96
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4]} -x 1761 -y 315
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52]} -x 2151 -y 261
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8]} -x 1917 -y 309
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53]} -x 543 -y 96
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51]} -x 492 -y 282
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6]} -x 642 -y 117
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17]} -x 288 -y 63
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5]} -x 1959 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50]} -x 1068 -y 261
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26]} -x 468 -y 207
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11]} -x 1392 -y 288
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10]} -x 916 -y 342
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7]} -x 1908 -y 309
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24]} -x 2149 -y 252
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38]} -x 1077 -y 174
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57]} -x 540 -y 315
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25]} -x 696 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36]} -x 1720 -y 288
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23]} -x 1965 -y 36
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34]} -x 1173 -y 117
set_location -inst_name {Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39]} -x 919 -y 342
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0} -x 1296 -y 29
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1} -x 1308 -y 29
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2} -x 1320 -y 29
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0} -x 1284 -y 35
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1} -x 1296 -y 35
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2} -x 1308 -y 35
set_location -inst_name {Controler_0/ADI_SPI_0/un1_counter_s_1_1319_CC_0} -x 1257 -y 44
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0} -x 1272 -y 17
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1} -x 1284 -y 17
set_location -inst_name {Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2} -x 1296 -y 17
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0} -x 1248 -y 11
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1} -x 1260 -y 11
set_location -inst_name {Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2} -x 1272 -y 11
set_location -inst_name {Controler_0/ADI_SPI_1/un1_counter_s_1_1320_CC_0} -x 1233 -y 11
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1314_CC_0} -x 1152 -y 20
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1314_CC_1} -x 1164 -y 20
set_location -inst_name {Controler_0/Command_Decoder_0/counter_s_1314_CC_2} -x 1176 -y 20
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0} -x 1104 -y 26
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0} -x 1116 -y 11
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 1080 -y 17
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0} -x 1176 -y 35
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0} -x 1198 -y 35
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0} -x 1164 -y 38
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0} -x 1131 -y 29
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1} -x 1140 -y 29
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0} -x 1152 -y 35
set_location -inst_name {Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1} -x 1164 -y 35
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315_CC_0} -x 1226 -y 17
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315_CC_1} -x 1236 -y 17
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316_CC_0} -x 1254 -y 29
set_location -inst_name {Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316_CC_1} -x 1260 -y 29
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0} -x 1227 -y 20
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1} -x 1236 -y 20
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0} -x 1236 -y 29
set_location -inst_name {Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1} -x 1248 -y 29
set_location -inst_name {Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1318_CC_0} -x 1296 -y 20
set_location -inst_name {Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1317_CC_0} -x 1332 -y 26
set_location -inst_name {Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_1146_CC_0} -x 1272 -y 152
set_location -inst_name {Data_Block_0/Communication_Builder_0/Frame_Counter_s_1148_CC_0} -x 1200 -y 143
set_location -inst_name {Data_Block_0/Communication_Builder_0/fsm_timer_s_1153_CC_0} -x 1248 -y 146
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter_s_1147_CC_0} -x 1176 -y 152
set_location -inst_name {Data_Block_0/Communication_Builder_0/Packet_Counter_s_1147_CC_1} -x 1188 -y 152
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0} -x 1197 -y 176
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1} -x 1200 -y 176
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0} -x 1284 -y 155
set_location -inst_name {Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1} -x 1296 -y 155
set_location -inst_name {Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0} -x 1285 -y 152
set_location -inst_name {Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1} -x 1296 -y 152
set_location -inst_name {Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0} -x 1263 -y 143
set_location -inst_name {Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0} -x 1286 -y 146
set_location -inst_name {Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1} -x 1296 -y 146
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0069_CC_0} -x 2397 -y 92
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL_CC_0} -x 2424 -y 92
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0} -x 2412 -y 92
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_0} -x 2411 -y 98
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_s_1144_CC_0} -x 2400 -y 98
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_s_1145_CC_0} -x 2436 -y 92
set_location -inst_name {Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_0} -x 2417 -y 101
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150_CC_0} -x 1320 -y 155
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150_CC_1} -x 1332 -y 155
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_1149_CC_0} -x 1356 -y 152
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152_CC_0} -x 1321 -y 146
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152_CC_1} -x 1332 -y 146
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_1151_CC_0} -x 1203 -y 194
set_location -inst_name {Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_1151_CC_1} -x 1212 -y 194
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0} -x 2040 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1} -x 2052 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0} -x 1993 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1} -x 2004 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 2025 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 2028 -y 119
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 2064 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 2076 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 2045 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 2052 -y 116
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0} -x 2100 -y 137
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1} -x 2112 -y 137
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0} -x 2079 -y 137
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1} -x 2088 -y 137
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 2100 -y 143
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 2112 -y 143
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 2142 -y 137
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 2148 -y 137
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 2103 -y 134
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 2112 -y 134
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0} -x 1428 -y 101
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1} -x 1440 -y 101
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0} -x 1453 -y 101
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1} -x 1464 -y 101
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 1452 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 1464 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 1521 -y 92
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 1524 -y 92
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 1429 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 1440 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0} -x 1476 -y 143
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1} -x 1488 -y 143
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0} -x 1481 -y 146
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1} -x 1488 -y 146
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 1680 -y 146
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 1692 -y 146
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 1671 -y 137
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 1680 -y 137
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 1500 -y 143
set_location -inst_name {Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 1512 -y 143
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 2010 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 2016 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 1995 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 2004 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 1500 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 1512 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 1704 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 1716 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0} -x 1380 -y 74
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1} -x 1392 -y 74
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0} -x 1398 -y 71
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1} -x 1404 -y 71
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 1395 -y 38
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 1404 -y 38
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 1410 -y 65
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 1416 -y 65
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 1404 -y 74
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 1416 -y 74
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0} -x 1428 -y 110
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1} -x 1440 -y 110
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0} -x 1432 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1} -x 1440 -y 107
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 1461 -y 35
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 1464 -y 35
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 1627 -y 38
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 1632 -y 38
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 1452 -y 110
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 1464 -y 110
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0} -x 1428 -y 92
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1} -x 1440 -y 92
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0} -x 1455 -y 92
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1} -x 1464 -y 92
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 1512 -y 65
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 1524 -y 65
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 1521 -y 71
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 1524 -y 71
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 1434 -y 89
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 1440 -y 89
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0} -x 1331 -y 143
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1} -x 1332 -y 143
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0} -x 1335 -y 137
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1} -x 1344 -y 137
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 1386 -y 137
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 1392 -y 137
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0} -x 1485 -y 125
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1} -x 1488 -y 125
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 1356 -y 143
set_location -inst_name {Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 1368 -y 143
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 1368 -y 47
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 1380 -y 47
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 1569 -y 65
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 1572 -y 65
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 1620 -y 65
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 1632 -y 65
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0} -x 1476 -y 98
set_location -inst_name {Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1} -x 1488 -y 98
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIV2P6[1]_CC_0} -x 2448 -y 107
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI1NJP[1]_CC_0} -x 2448 -y 116
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNI3BEC[1]_CC_0} -x 2448 -y 110
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_RNI5V8V[1]_CC_0} -x 2412 -y 116
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30_CC_0} -x 2448 -y 80
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0} -x 2448 -y 83
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0} -x 2436 -y 89
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0} -x 2424 -y 119
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0} -x 2436 -y 119
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0} -x 2448 -y 128
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0} -x 2436 -y 125
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0} -x 2412 -y 137
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0} -x 2424 -y 143
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNI2NPF[1]_CC_0} -x 2448 -y 65
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI4BK21[1]_CC_0} -x 2436 -y 74
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0} -x 2424 -y 35
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0} -x 2436 -y 35
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0} -x 2436 -y 44
set_location -inst_name {Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0} -x 2424 -y 47
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0} -x 1500 -y 101
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0} -x 1692 -y 98
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0} -x 1383 -y 44
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0} -x 1584 -y 65
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0} -x 1608 -y 65
set_location -inst_name {Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0} -x 1476 -y 101
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0} -x 1284 -y 128
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1} -x 1296 -y 128
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0} -x 1260 -y 128
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1} -x 1272 -y 128
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0} -x 1263 -y 125
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1} -x 1272 -y 125
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0} -x 1242 -y 125
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1} -x 1248 -y 125
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0} -x 1284 -y 125
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1} -x 1296 -y 125
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0} -x 1283 -y 47
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1} -x 1284 -y 47
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2} -x 1296 -y 47
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0} -x 1320 -y 47
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1} -x 1332 -y 47
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2} -x 1344 -y 47
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0} -x 1320 -y 44
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1} -x 1332 -y 44
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2} -x 1344 -y 44
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1_CC_0} -x 1320 -y 38
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1_CC_1} -x 1332 -y 38
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1_CC_2} -x 1344 -y 38
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0} -x 1275 -y 44
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1} -x 1284 -y 44
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2} -x 1296 -y 44
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0} -x 1344 -y 53
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1} -x 1356 -y 53
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0} -x 1371 -y 53
set_location -inst_name {Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1} -x 1380 -y 53
