// Seed: 3936081427
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire \id_11 ;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd12,
    parameter id_1 = 32'd9
) (
    input tri0 _id_0,
    input supply1 _id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5
);
  logic id_7;
  assign id_7 = -1;
  logic [1 : 1] id_8;
  wire [id_1  ==  -1 : ~  id_0] id_9;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_9,
      id_7,
      id_9,
      id_9,
      id_9,
      id_7,
      id_9,
      id_7
  );
  assign id_9 = id_9;
  assign id_8[1] = -1;
endmodule
