Arm Corp. 2006, www.arm.com.
Kubilay Atasu , Laura Pozzi , Paolo Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775897]
Bister, M., Taeymans, Y., and Cornelis, J. 1989. Automatic segmentation of cardiac MR images. In Proceedings of the Computers in Cardiology. IEEE Computer Society Press, 215--218.
Timothy J. Callahan , John R. Hauser , John Wawrzynek, The Garp Architecture and C Compiler, Computer, v.33 n.4, p.62-69, April 2000[doi>10.1109/2.839323]
Catthoor, F., Man, H., De, Geurts, W., and Vernalde, S. 1996. Accelerator datapath Synthesis for High-Throughput Signal Processing Applications. Kluwer Academic Publishers.
Newton Cheung , Sri Parameswaran , Jörg Henkel, INSIDE: INstruction Selection/Identification & Design Exploration for Extensible Processors, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.291, November 09-13, 2003[doi>10.1109/ICCAD.2003.86]
Jason Cong , Yiping Fan , Guoling Han , Zhiru Zhang, Application-specific instruction generation for configurable processor architectures, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA[doi>10.1145/968280.968307]
M. R. Corazao , M. A. Khalaf , L. M. Guerra , M. Potkonjak , J. M. Rabaey, Performance optimization using template mapping for datapath-intensive high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.8, p.877-888, November 2006[doi>10.1109/43.511568]
Jack W. Crenshaw, Math toolkit for real-time programming, CMP Publications, Inc., Manhasset, NY, 2000
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Carl Ebeling , Chris Fisher , Guanbin Xing , Manyuan Shen , Hui Liu, Implementing an OFDM Receiver on the RaPiD Reconfigurable Architecture, IEEE Transactions on Computers, v.53 n.11, p.1436-1448, November 2004[doi>10.1109/TC.2004.98]
M. D. Galanis , G. Theodoridis , S. Tragoudas , C. E. Goutis, A high-performance data path for synthesizing DSP kernels, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.1154-1162, June 2006[doi>10.1109/TCAD.2005.855965]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Ben Hounsell , Richard Taylor, Co-Processor Synthesis: A New Methodology for Embedded Software Acceleration, Proceedings of the conference on Design, automation and test in Europe, p.10682, February 16-20, 2004
Ieee 802.11a wireless lan standard. http://grouper.ieee.org/groups/802/11/.
Jpeg Image Compression. www.jpeg.org.
R. Kastner , A. Kaplan , S. Ogrenci Memik , E. Bozorgzadeh, Instruction generation for hybrid reconfigurable systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.4, p.605-627, October 2002[doi>10.1145/605440.605446]
S. Kumar , L. Pires , S. Ponnuswamy , C. Nanavati , J. Golusky , M. Vojta , S. Wadi , D. Pandalai , H. Spaanenberg, A benchmark suite for evaluating configurable computing systems—status, reflections, and future directions, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.126-134, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329193]
Ian Kuon , Jonathan Rose, Measuring the gap between FPGAs and ASICs, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117205]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
E. Maas , D. Herrmann , R. Ernst , P. Riiffer , S. Hasenzahl , M. Seitz, A Processor-Coprocessor Architecture for High End Video Applications, Proceedings of the 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '97) -Volume 1, p.595, April 21-24, 1997
Marwedel, P., Landwehr, B., and Domer, R. 1997. Built-in chaining: Introducing complex components into architectural synthesis. In Proceedings of the ASPDAC. 599--605.
Bingfeng Mei , Serge Vernalde , Diederik Verkest , Rudy Lauwereins, Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study, Proceedings of the conference on Design, automation and test in Europe, p.21224, February 16-20, 2004
Robert Schreiber , Shail Aditya , Scott Mahlke , Vinod Kathail , B. Ramakrishna Rau , Darren Cronquist , Mukund Sivaraman, PICO-NPA: High-Level Synthesis of Nonprogrammable Hardware Accelerators, Journal of VLSI Signal Processing Systems, v.31 n.2, p.127-142, June 2002[doi>10.1023/A:1015341305426]
Seng Lin Shee , Sri Parameswaran , Newton Cheung, Novel architecture for loop acceleration: a case study, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084908]
Mihai Sima , Sorin Cotofana , Stamatis Vassiliadis , Jos T. J. van Eijndhoven , Kees A. Vissers, A Reconfigurable Functional Unit for TriMedia/CPU64. A Case Study, Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS, p.224-241, January 2002
Hartej Singh , Ming-Hau Lee , Guangming Lu , Nader Bagherzadeh , Fadi J. Kurdahi , Eliseu M. Chaves Filho, MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, v.49 n.5, p.465-481, May 2000[doi>10.1109/12.859540]
Smith, M. D. and Holloway, G. 2002. An introduction to machine SUIF and its portable libraries for analysis and optimization. Tech. Rep., Harvard University.
Greg Stitt , Frank Vahid , Gordon McGregor , Brian Einloth, Hardware/software partitioning of software binaries: a case study of H.264 decode, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084905]
Suif2 Compiler Infrastucture. http://suif.stanford.edu/suif/suif2/index.html.
Fei Sun , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Synthesis of custom processors based on extensible platforms, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.641-648, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774667]
Synplify Asic. www.synplicity.com, Synplicity Inc.
Texas Instruments. www.ti.com.
Utdsp Suite. http://www.eecg.toronto.edu/~corinna/DSP/infrastructure/UTDSP.html.
Villarreal, J., Suresh, D., Stitt, G., Vahid, F., and Najjar, W. 2002. Improving software performance with configurable logic. In Proceedings of the Design Automation for Embedded Systems 7, 4, 325--339.
