// Seed: 1326122620
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_17 = 32'd54,
    parameter id_2  = 32'd50
) (
    input wor id_0,
    input uwire id_1
    , id_8,
    input tri0 _id_2,
    output supply0 id_3,
    output wor id_4,
    output tri1 void id_5,
    input tri1 id_6
);
  wire id_9;
  localparam id_10#(
      .id_11(-1),
      .id_12(id_10)
  ) = 1;
  wire id_13;
  wire id_14;
  wire id_15, id_16;
  module_0 modCall_1 (
      id_8,
      id_15,
      id_14,
      id_13,
      id_9
  );
  wire  _id_17;
  logic id_18 = 1'd0;
  assign id_14 = id_18;
  wire id_19[!  id_2 : id_17];
endmodule
