Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,52
design__inferred_latch__count,0
design__instance__count,3073
design__instance__area,21812.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,18
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,5
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0022124683018773794
power__switching__total,0.0023674762342125177
power__leakage__total,2.1792109450302632e-08
power__total,0.004579966422170401
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.068679
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.068679
timing__hold__ws__corner:nom_tt_025C_1v80,0.322969
timing__setup__ws__corner:nom_tt_025C_1v80,4.658385
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.322969
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,6.009233
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,81
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,5
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.133867
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.133867
timing__hold__ws__corner:nom_ss_100C_1v60,0.879376
timing__setup__ws__corner:nom_ss_100C_1v60,-3.25177
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-79.111061
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-3.25177
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.879376
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,37
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.25177
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,37
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,5
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,5
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.053351
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.053351
timing__hold__ws__corner:nom_ff_n40C_1v95,0.120154
timing__setup__ws__corner:nom_ff_n40C_1v95,4.727068
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.120154
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,6.641788
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,131
design__max_fanout_violation__count,5
design__max_cap_violation__count,3
clock__skew__worst_hold,0.150488
clock__skew__worst_setup,0.046992
timing__hold__ws,0.116957
timing__setup__ws,-3.654351
timing__hold__tns,0.0
timing__setup__tns,-93.819107
timing__hold__wns,0.0
timing__setup__wns,-3.654351
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116957
timing__hold_r2r_vio__count,0
timing__setup_vio__count,110
timing__setup_r2r__ws,-3.654351
timing__setup_r2r_vio__count,110
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3073
design__instance__area__stdcell,21812.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.636752
design__instance__utilization__stdcell,0.636752
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,77547.5
design__violations,0
design__instance__count__setup_buffer,69
design__instance__count__hold_buffer,11
antenna__violating__nets,9
antenna__violating__pins,11
route__antenna_violation__count,9
route__net,2636
route__net__special,2
route__drc_errors__iter:1,3356
route__wirelength__iter:1,98789
route__drc_errors__iter:2,1767
route__wirelength__iter:2,97233
route__drc_errors__iter:3,1613
route__wirelength__iter:3,96745
route__drc_errors__iter:4,593
route__wirelength__iter:4,96621
route__drc_errors__iter:5,186
route__wirelength__iter:5,96620
route__drc_errors__iter:6,37
route__wirelength__iter:6,96527
route__drc_errors__iter:7,22
route__wirelength__iter:7,96525
route__drc_errors__iter:8,6
route__wirelength__iter:8,96536
route__drc_errors__iter:9,0
route__wirelength__iter:9,96528
route__drc_errors,0
route__wirelength,96528
route__vias,22693
route__vias__singlecut,22693
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,503.62
timing__unannotated_net__count__corner:nom_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,9
design__max_fanout_violation__count__corner:min_tt_025C_1v80,5
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.060552
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.060552
timing__hold__ws__corner:min_tt_025C_1v80,0.318332
timing__setup__ws__corner:min_tt_025C_1v80,4.689689
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.318332
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,6.062834
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,53
design__max_fanout_violation__count__corner:min_ss_100C_1v60,5
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.12378
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.12378
timing__hold__ws__corner:min_ss_100C_1v60,0.873215
timing__setup__ws__corner:min_ss_100C_1v60,-2.949584
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-67.422745
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-2.949584
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.873215
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,34
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-2.949584
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,34
timing__unannotated_net__count__corner:min_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,5
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.046992
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.046992
timing__hold__ws__corner:min_ff_n40C_1v95,0.116957
timing__setup__ws__corner:min_ff_n40C_1v95,4.745817
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.116957
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,6.677017
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,20
design__max_fanout_violation__count__corner:max_tt_025C_1v80,5
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.081492
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.081492
timing__hold__ws__corner:max_tt_025C_1v80,0.327988
timing__setup__ws__corner:max_tt_025C_1v80,4.637291
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.327988
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,5.957084
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,25
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,131
design__max_fanout_violation__count__corner:max_ss_100C_1v60,5
design__max_cap_violation__count__corner:max_ss_100C_1v60,3
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.150488
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.150488
timing__hold__ws__corner:max_ss_100C_1v60,0.888747
timing__setup__ws__corner:max_ss_100C_1v60,-3.654351
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-93.819107
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-3.654351
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.888747
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,39
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-3.654351
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,39
timing__unannotated_net__count__corner:max_ss_100C_1v60,25
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,5
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,5
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.064834
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.064834
timing__hold__ws__corner:max_ff_n40C_1v95,0.123611
timing__setup__ws__corner:max_ff_n40C_1v95,4.712621
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.123611
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.604671
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,25
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79924
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000762206
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000722757
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000406576
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000722757
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000040800000000000002388887698767661049714661203324794769287109375
ir__drop__worst,0.000761999999999999982035203682784185730270110070705413818359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
