$comment
	File created using the following command:
		vcd file reg8bit.msim.vcd -direction
$end
$date
	Tue Oct 04 15:23:51 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module reg8bit_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " D [7:0] $end
$var reg 1 # EN $end
$var wire 1 $ Q [7] $end
$var wire 1 % Q [6] $end
$var wire 1 & Q [5] $end
$var wire 1 ' Q [4] $end
$var wire 1 ( Q [3] $end
$var wire 1 ) Q [2] $end
$var wire 1 * Q [1] $end
$var wire 1 + Q [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 clk~input_o $end
$var wire 1 4 clk~inputCLKENA0_outclk $end
$var wire 1 5 D[7]~input_o $end
$var wire 1 6 EN~input_o $end
$var wire 1 7 inst1|inst3~q $end
$var wire 1 8 D[6]~input_o $end
$var wire 1 9 inst1|inst2~q $end
$var wire 1 : D[5]~input_o $end
$var wire 1 ; inst1|inst1~q $end
$var wire 1 < D[4]~input_o $end
$var wire 1 = inst1|inst~q $end
$var wire 1 > D[3]~input_o $end
$var wire 1 ? inst|inst3~feeder_combout $end
$var wire 1 @ inst|inst3~q $end
$var wire 1 A D[2]~input_o $end
$var wire 1 B inst|inst2~q $end
$var wire 1 C D[1]~input_o $end
$var wire 1 D inst|inst1~feeder_combout $end
$var wire 1 E inst|inst1~q $end
$var wire 1 F D[0]~input_o $end
$var wire 1 G inst|inst~feeder_combout $end
$var wire 1 H inst|inst~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
1#
0+
0*
0)
0(
0'
0&
0%
0$
0,
1-
x.
1/
10
11
02
03
04
05
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
$end
#31250
1!
13
14
#62500
0!
03
04
#93750
1!
13
14
#125000
b1 "
0!
1F
03
04
1G
#156250
1!
13
14
1H
1+
#187500
0!
03
04
#218750
1!
13
14
#250000
b11 "
b10 "
0!
0F
1C
03
04
1D
0G
#281250
1!
13
14
0H
1E
1*
0+
#312500
0!
03
04
#343750
1!
13
14
#375000
b11 "
0!
1F
03
04
1G
#406250
1!
13
14
1H
1+
#437500
0!
03
04
#468750
1!
13
14
#500000
b111 "
b101 "
b100 "
0!
0F
0C
1A
03
04
0D
0G
#531250
1!
13
14
0H
0E
1B
1)
0*
0+
#562500
0!
03
04
#593750
1!
13
14
#625000
b101 "
0!
1F
03
04
1G
#656250
1!
13
14
1H
1+
#687500
0!
03
04
#718750
1!
13
14
#750000
b111 "
b110 "
0!
0F
1C
03
04
1D
0G
#781250
1!
13
14
0H
1E
1*
0+
#812500
0!
03
04
#843750
1!
13
14
#875000
b111 "
0!
1F
03
04
1G
#906250
1!
13
14
1H
1+
#937500
0!
03
04
#968750
1!
13
14
#1000000
