// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module TopPL_SystemControl (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        ITER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        ConvArray,
        syscontrol_0_din,
        syscontrol_0_num_data_valid,
        syscontrol_0_fifo_cap,
        syscontrol_0_full_n,
        syscontrol_0_write,
        syscontrol_1_din,
        syscontrol_1_num_data_valid,
        syscontrol_1_fifo_cap,
        syscontrol_1_full_n,
        syscontrol_1_write,
        syscontrol_2_din,
        syscontrol_2_num_data_valid,
        syscontrol_2_fifo_cap,
        syscontrol_2_full_n,
        syscontrol_2_write,
        convSet_0_dout,
        convSet_0_num_data_valid,
        convSet_0_fifo_cap,
        convSet_0_empty_n,
        convSet_0_read,
        convSet_1_dout,
        convSet_1_num_data_valid,
        convSet_1_fifo_cap,
        convSet_1_empty_n,
        convSet_1_read
);

parameter    ap_ST_fsm_state1 = 78'd1;
parameter    ap_ST_fsm_state2 = 78'd2;
parameter    ap_ST_fsm_state3 = 78'd4;
parameter    ap_ST_fsm_state4 = 78'd8;
parameter    ap_ST_fsm_state5 = 78'd16;
parameter    ap_ST_fsm_state6 = 78'd32;
parameter    ap_ST_fsm_state7 = 78'd64;
parameter    ap_ST_fsm_state8 = 78'd128;
parameter    ap_ST_fsm_state9 = 78'd256;
parameter    ap_ST_fsm_state10 = 78'd512;
parameter    ap_ST_fsm_state11 = 78'd1024;
parameter    ap_ST_fsm_state12 = 78'd2048;
parameter    ap_ST_fsm_state13 = 78'd4096;
parameter    ap_ST_fsm_state14 = 78'd8192;
parameter    ap_ST_fsm_state15 = 78'd16384;
parameter    ap_ST_fsm_state16 = 78'd32768;
parameter    ap_ST_fsm_state17 = 78'd65536;
parameter    ap_ST_fsm_state18 = 78'd131072;
parameter    ap_ST_fsm_state19 = 78'd262144;
parameter    ap_ST_fsm_state20 = 78'd524288;
parameter    ap_ST_fsm_state21 = 78'd1048576;
parameter    ap_ST_fsm_state22 = 78'd2097152;
parameter    ap_ST_fsm_state23 = 78'd4194304;
parameter    ap_ST_fsm_state24 = 78'd8388608;
parameter    ap_ST_fsm_state25 = 78'd16777216;
parameter    ap_ST_fsm_state26 = 78'd33554432;
parameter    ap_ST_fsm_state27 = 78'd67108864;
parameter    ap_ST_fsm_state28 = 78'd134217728;
parameter    ap_ST_fsm_state29 = 78'd268435456;
parameter    ap_ST_fsm_state30 = 78'd536870912;
parameter    ap_ST_fsm_state31 = 78'd1073741824;
parameter    ap_ST_fsm_state32 = 78'd2147483648;
parameter    ap_ST_fsm_state33 = 78'd4294967296;
parameter    ap_ST_fsm_state34 = 78'd8589934592;
parameter    ap_ST_fsm_state35 = 78'd17179869184;
parameter    ap_ST_fsm_state36 = 78'd34359738368;
parameter    ap_ST_fsm_state37 = 78'd68719476736;
parameter    ap_ST_fsm_state38 = 78'd137438953472;
parameter    ap_ST_fsm_state39 = 78'd274877906944;
parameter    ap_ST_fsm_state40 = 78'd549755813888;
parameter    ap_ST_fsm_state41 = 78'd1099511627776;
parameter    ap_ST_fsm_state42 = 78'd2199023255552;
parameter    ap_ST_fsm_state43 = 78'd4398046511104;
parameter    ap_ST_fsm_state44 = 78'd8796093022208;
parameter    ap_ST_fsm_state45 = 78'd17592186044416;
parameter    ap_ST_fsm_state46 = 78'd35184372088832;
parameter    ap_ST_fsm_state47 = 78'd70368744177664;
parameter    ap_ST_fsm_state48 = 78'd140737488355328;
parameter    ap_ST_fsm_state49 = 78'd281474976710656;
parameter    ap_ST_fsm_state50 = 78'd562949953421312;
parameter    ap_ST_fsm_state51 = 78'd1125899906842624;
parameter    ap_ST_fsm_state52 = 78'd2251799813685248;
parameter    ap_ST_fsm_state53 = 78'd4503599627370496;
parameter    ap_ST_fsm_state54 = 78'd9007199254740992;
parameter    ap_ST_fsm_state55 = 78'd18014398509481984;
parameter    ap_ST_fsm_state56 = 78'd36028797018963968;
parameter    ap_ST_fsm_state57 = 78'd72057594037927936;
parameter    ap_ST_fsm_state58 = 78'd144115188075855872;
parameter    ap_ST_fsm_state59 = 78'd288230376151711744;
parameter    ap_ST_fsm_state60 = 78'd576460752303423488;
parameter    ap_ST_fsm_state61 = 78'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 78'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 78'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 78'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 78'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 78'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 78'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 78'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 78'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 78'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 78'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 78'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 78'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 78'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 78'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 78'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 78'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 78'd151115727451828646838272;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] ITER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [31:0] m_axi_gmem3_WDATA;
output  [3:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [31:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [10:0] m_axi_gmem3_RFIFONUM;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] ConvArray;
output  [0:0] syscontrol_0_din;
input  [2:0] syscontrol_0_num_data_valid;
input  [2:0] syscontrol_0_fifo_cap;
input   syscontrol_0_full_n;
output   syscontrol_0_write;
output  [0:0] syscontrol_1_din;
input  [2:0] syscontrol_1_num_data_valid;
input  [2:0] syscontrol_1_fifo_cap;
input   syscontrol_1_full_n;
output   syscontrol_1_write;
output  [0:0] syscontrol_2_din;
input  [2:0] syscontrol_2_num_data_valid;
input  [2:0] syscontrol_2_fifo_cap;
input   syscontrol_2_full_n;
output   syscontrol_2_write;
input  [31:0] convSet_0_dout;
input  [2:0] convSet_0_num_data_valid;
input  [2:0] convSet_0_fifo_cap;
input   convSet_0_empty_n;
output   convSet_0_read;
input  [31:0] convSet_1_dout;
input  [2:0] convSet_1_num_data_valid;
input  [2:0] convSet_1_fifo_cap;
input   convSet_1_empty_n;
output   convSet_1_read;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_gmem3_AWVALID;
reg m_axi_gmem3_WVALID;
reg m_axi_gmem3_BREADY;
reg[0:0] syscontrol_0_din;
reg syscontrol_0_write;
reg[0:0] syscontrol_1_din;
reg syscontrol_1_write;
reg[0:0] syscontrol_2_din;
reg syscontrol_2_write;
reg convSet_0_read;
reg convSet_1_read;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [77:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    gmem3_blk_n_AW;
wire    ap_CS_fsm_state7;
reg    gmem3_blk_n_W;
wire    ap_CS_fsm_state8;
reg    gmem3_blk_n_B;
wire    ap_CS_fsm_state76;
reg    ap_block_state1;
wire   [30:0] add_ln313_fu_201_p2;
reg   [30:0] add_ln313_reg_368;
wire    ap_CS_fsm_state5;
reg   [63:0] gmem3_addr_reg_375;
wire   [0:0] icmp_ln314_2_fu_247_p2;
reg   [0:0] icmp_ln314_2_reg_381;
wire    ap_CS_fsm_state6;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_done;
wire   [0:0] icmp_ln314_fu_286_p2;
reg   [0:0] icmp_ln314_reg_389;
wire   [0:0] icmp_ln314_1_fu_292_p2;
reg   [0:0] icmp_ln314_1_reg_394;
wire   [0:0] tmp_3_fu_174_p2;
reg   [0:0] tmp_3_reg_399;
wire   [63:0] bitcast_ln39_fu_306_p1;
reg   [63:0] bitcast_ln39_reg_404;
wire    ap_CS_fsm_state9;
wire   [0:0] or_ln314_fu_324_p2;
reg   [0:0] or_ln314_reg_409;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_done;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_idle;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_ready;
wire   [0:0] grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_din;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_write;
wire   [0:0] grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_din;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_write;
wire   [0:0] grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_din;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_write;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_idle;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_ready;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_0_read;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_1_read;
wire   [31:0] grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out_ap_vld;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_done;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_idle;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_ready;
wire   [0:0] grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_din;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_write;
wire   [0:0] grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_din;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_write;
wire   [0:0] grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_din;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_write;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_idle;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_ready;
wire   [0:0] grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_din;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_write;
wire   [0:0] grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_din;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_write;
wire   [0:0] grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_din;
wire    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_write;
reg    grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg;
reg    grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg;
wire    ap_CS_fsm_state77;
reg    grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg;
wire    ap_CS_fsm_state78;
wire  signed [63:0] sext_ln311_fu_234_p1;
wire   [31:0] bitcast_ln311_fu_259_p1;
reg   [30:0] iter_fu_96;
reg   [31:0] grp_fu_171_p0;
wire   [32:0] tmp_10_fu_207_p3;
wire   [63:0] zext_ln311_fu_215_p1;
wire   [63:0] add_ln311_fu_219_p2;
wire   [61:0] trunc_ln_fu_224_p4;
wire   [31:0] zext_ln304_fu_244_p1;
wire   [7:0] tmp_1_fu_272_p4;
wire   [22:0] trunc_ln314_fu_282_p1;
wire   [63:0] grp_fu_171_p1;
wire   [0:0] or_ln314_1_fu_310_p2;
wire   [0:0] and_ln314_fu_314_p2;
wire   [0:0] xor_ln314_fu_319_p2;
wire    ap_CS_fsm_state10;
reg    printdouble_ln39_fu_330_ap_ce;
reg   [77:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 78'd1;
#0 grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg = 1'b0;
#0 grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg = 1'b0;
#0 grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg = 1'b0;
#0 grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg = 1'b0;
#0 iter_fu_96 = 31'd0;
end

TopPL_SystemControl_Pipeline_VITIS_LOOP_295_1 grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start),
    .ap_done(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_done),
    .ap_idle(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_idle),
    .ap_ready(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_ready),
    .syscontrol_1_din(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_din),
    .syscontrol_1_num_data_valid(3'd0),
    .syscontrol_1_fifo_cap(3'd0),
    .syscontrol_1_full_n(syscontrol_1_full_n),
    .syscontrol_1_write(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_write),
    .syscontrol_0_din(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_din),
    .syscontrol_0_num_data_valid(3'd0),
    .syscontrol_0_fifo_cap(3'd0),
    .syscontrol_0_full_n(syscontrol_0_full_n),
    .syscontrol_0_write(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_write),
    .syscontrol_2_din(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_din),
    .syscontrol_2_num_data_valid(3'd0),
    .syscontrol_2_fifo_cap(3'd0),
    .syscontrol_2_full_n(syscontrol_2_full_n),
    .syscontrol_2_write(grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_write)
);

TopPL_SystemControl_Pipeline_VITIS_LOOP_304_3 grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start),
    .ap_done(grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_done),
    .ap_idle(grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_idle),
    .ap_ready(grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_ready),
    .convSet_0_dout(convSet_0_dout),
    .convSet_0_num_data_valid(3'd0),
    .convSet_0_fifo_cap(3'd0),
    .convSet_0_empty_n(convSet_0_empty_n),
    .convSet_0_read(grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_0_read),
    .convSet_1_dout(convSet_1_dout),
    .convSet_1_num_data_valid(3'd0),
    .convSet_1_fifo_cap(3'd0),
    .convSet_1_empty_n(convSet_1_empty_n),
    .convSet_1_read(grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_1_read),
    .p_out(grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out),
    .p_out_ap_vld(grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out_ap_vld)
);

TopPL_SystemControl_Pipeline_VITIS_LOOP_321_5 grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start),
    .ap_done(grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_done),
    .ap_idle(grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_idle),
    .ap_ready(grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_ready),
    .syscontrol_1_din(grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_din),
    .syscontrol_1_num_data_valid(3'd0),
    .syscontrol_1_fifo_cap(3'd0),
    .syscontrol_1_full_n(syscontrol_1_full_n),
    .syscontrol_1_write(grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_write),
    .syscontrol_0_din(grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_din),
    .syscontrol_0_num_data_valid(3'd0),
    .syscontrol_0_fifo_cap(3'd0),
    .syscontrol_0_full_n(syscontrol_0_full_n),
    .syscontrol_0_write(grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_write),
    .syscontrol_2_din(grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_din),
    .syscontrol_2_num_data_valid(3'd0),
    .syscontrol_2_fifo_cap(3'd0),
    .syscontrol_2_full_n(syscontrol_2_full_n),
    .syscontrol_2_write(grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_write)
);

TopPL_SystemControl_Pipeline_VITIS_LOOP_315_4 grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start),
    .ap_done(grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done),
    .ap_idle(grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_idle),
    .ap_ready(grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_ready),
    .syscontrol_1_din(grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_din),
    .syscontrol_1_num_data_valid(3'd0),
    .syscontrol_1_fifo_cap(3'd0),
    .syscontrol_1_full_n(syscontrol_1_full_n),
    .syscontrol_1_write(grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_write),
    .syscontrol_0_din(grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_din),
    .syscontrol_0_num_data_valid(3'd0),
    .syscontrol_0_fifo_cap(3'd0),
    .syscontrol_0_full_n(syscontrol_0_full_n),
    .syscontrol_0_write(grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_write),
    .syscontrol_2_din(grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_din),
    .syscontrol_2_num_data_valid(3'd0),
    .syscontrol_2_fifo_cap(3'd0),
    .syscontrol_2_full_n(syscontrol_2_full_n),
    .syscontrol_2_write(grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_write)
);

TopPL_fpext_32ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_1_no_dsp_1_U19(
    .din0(grp_fu_171_p0),
    .dout(grp_fu_171_p1)
);

TopPL_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U20(
    .din0(grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out),
    .din1(32'd897988541),
    .opcode(5'd4),
    .dout(tmp_3_fu_174_p2)
);

TopPL_printdouble printdouble_U21(
    .ap_clk(ap_clk),
    .ap_rst(1'b0),
    .fmt(32'd1),
    .v(bitcast_ln39_reg_404),
    .ap_ce(printdouble_ln39_fu_330_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg <= 1'b1;
        end else if ((grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_ready == 1'b1)) begin
            grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg <= 1'b1;
        end else if ((grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_ready == 1'b1)) begin
            grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg <= 1'b0;
    end else begin
        if (((or_ln314_reg_409 == 1'd1) & (1'b1 == ap_CS_fsm_state76) & (m_axi_gmem3_BVALID == 1'b1))) begin
            grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg <= 1'b1;
        end else if ((grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_ready == 1'b1)) begin
            grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg <= 1'b0;
    end else begin
        if (((or_ln314_reg_409 == 1'd0) & (1'b1 == ap_CS_fsm_state76) & (m_axi_gmem3_BVALID == 1'b1))) begin
            grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg <= 1'b1;
        end else if ((grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_ready == 1'b1)) begin
            grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        iter_fu_96 <= 31'd0;
    end else if (((or_ln314_reg_409 == 1'd0) & (1'b1 == ap_CS_fsm_state76) & (m_axi_gmem3_BVALID == 1'b1))) begin
        iter_fu_96 <= add_ln313_reg_368;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln313_reg_368 <= add_ln313_fu_201_p2;
        gmem3_addr_reg_375 <= sext_ln311_fu_234_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        bitcast_ln39_reg_404 <= bitcast_ln39_fu_306_p1;
        or_ln314_reg_409 <= or_ln314_fu_324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (m_axi_gmem3_WREADY == 1'b1))) begin
        grp_fu_171_p0 <= grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out;
        icmp_ln314_1_reg_394 <= icmp_ln314_1_fu_292_p2;
        icmp_ln314_reg_389 <= icmp_ln314_fu_286_p2;
        tmp_3_reg_399 <= tmp_3_fu_174_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        icmp_ln314_2_reg_381 <= icmp_ln314_2_fu_247_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

always @ (*) begin
    if ((grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem3_BVALID == 1'b0)) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_done == 1'b0)) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem3_AWREADY == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem3_WREADY == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        convSet_0_read = grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_0_read;
    end else begin
        convSet_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        convSet_1_read = grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_convSet_1_read;
    end else begin
        convSet_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        gmem3_blk_n_AW = m_axi_gmem3_AWREADY;
    end else begin
        gmem3_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        gmem3_blk_n_B = m_axi_gmem3_BVALID;
    end else begin
        gmem3_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        gmem3_blk_n_W = m_axi_gmem3_WREADY;
    end else begin
        gmem3_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (m_axi_gmem3_AWREADY == 1'b1))) begin
        m_axi_gmem3_AWVALID = 1'b1;
    end else begin
        m_axi_gmem3_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) & (m_axi_gmem3_BVALID == 1'b1))) begin
        m_axi_gmem3_BREADY = 1'b1;
    end else begin
        m_axi_gmem3_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (m_axi_gmem3_WREADY == 1'b1))) begin
        m_axi_gmem3_WVALID = 1'b1;
    end else begin
        m_axi_gmem3_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        printdouble_ln39_fu_330_ap_ce = 1'b1;
    end else begin
        printdouble_ln39_fu_330_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        syscontrol_0_din = grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_din;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        syscontrol_0_din = grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_din;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        syscontrol_0_din = grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_din;
    end else begin
        syscontrol_0_din = grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        syscontrol_0_write = grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_0_write;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        syscontrol_0_write = grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_0_write;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        syscontrol_0_write = grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_0_write;
    end else begin
        syscontrol_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        syscontrol_1_din = grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_din;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        syscontrol_1_din = grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_din;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        syscontrol_1_din = grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_din;
    end else begin
        syscontrol_1_din = grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        syscontrol_1_write = grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_1_write;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        syscontrol_1_write = grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_1_write;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        syscontrol_1_write = grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_1_write;
    end else begin
        syscontrol_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        syscontrol_2_din = grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_din;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        syscontrol_2_din = grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_din;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        syscontrol_2_din = grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_din;
    end else begin
        syscontrol_2_din = grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        syscontrol_2_write = grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_syscontrol_2_write;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        syscontrol_2_write = grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_syscontrol_2_write;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        syscontrol_2_write = grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_syscontrol_2_write;
    end else begin
        syscontrol_2_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (m_axi_gmem3_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (m_axi_gmem3_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            if (((or_ln314_reg_409 == 1'd1) & (1'b1 == ap_CS_fsm_state76) & (m_axi_gmem3_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else if (((or_ln314_reg_409 == 1'd0) & (1'b1 == ap_CS_fsm_state76) & (m_axi_gmem3_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            if (((grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln311_fu_219_p2 = (zext_ln311_fu_215_p1 + ConvArray);

assign add_ln313_fu_201_p2 = (iter_fu_96 + 31'd1);

assign and_ln314_fu_314_p2 = (tmp_3_reg_399 & or_ln314_1_fu_310_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign bitcast_ln311_fu_259_p1 = grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_p_out;

assign bitcast_ln39_fu_306_p1 = grp_fu_171_p1;

assign grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start = grp_SystemControl_Pipeline_VITIS_LOOP_295_1_fu_132_ap_start_reg;

assign grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start = grp_SystemControl_Pipeline_VITIS_LOOP_304_3_fu_142_ap_start_reg;

assign grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start = grp_SystemControl_Pipeline_VITIS_LOOP_315_4_fu_161_ap_start_reg;

assign grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start = grp_SystemControl_Pipeline_VITIS_LOOP_321_5_fu_151_ap_start_reg;

assign icmp_ln314_1_fu_292_p2 = ((trunc_ln314_fu_282_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln314_2_fu_247_p2 = (($signed(zext_ln304_fu_244_p1) < $signed(ITER)) ? 1'b1 : 1'b0);

assign icmp_ln314_fu_286_p2 = ((tmp_1_fu_272_p4 != 8'd255) ? 1'b1 : 1'b0);

assign m_axi_gmem3_ARADDR = 64'd0;

assign m_axi_gmem3_ARBURST = 2'd0;

assign m_axi_gmem3_ARCACHE = 4'd0;

assign m_axi_gmem3_ARID = 1'd0;

assign m_axi_gmem3_ARLEN = 32'd0;

assign m_axi_gmem3_ARLOCK = 2'd0;

assign m_axi_gmem3_ARPROT = 3'd0;

assign m_axi_gmem3_ARQOS = 4'd0;

assign m_axi_gmem3_ARREGION = 4'd0;

assign m_axi_gmem3_ARSIZE = 3'd0;

assign m_axi_gmem3_ARUSER = 1'd0;

assign m_axi_gmem3_ARVALID = 1'b0;

assign m_axi_gmem3_AWADDR = gmem3_addr_reg_375;

assign m_axi_gmem3_AWBURST = 2'd0;

assign m_axi_gmem3_AWCACHE = 4'd0;

assign m_axi_gmem3_AWID = 1'd0;

assign m_axi_gmem3_AWLEN = 32'd1;

assign m_axi_gmem3_AWLOCK = 2'd0;

assign m_axi_gmem3_AWPROT = 3'd0;

assign m_axi_gmem3_AWQOS = 4'd0;

assign m_axi_gmem3_AWREGION = 4'd0;

assign m_axi_gmem3_AWSIZE = 3'd0;

assign m_axi_gmem3_AWUSER = 1'd0;

assign m_axi_gmem3_RREADY = 1'b0;

assign m_axi_gmem3_WDATA = bitcast_ln311_fu_259_p1;

assign m_axi_gmem3_WID = 1'd0;

assign m_axi_gmem3_WLAST = 1'b0;

assign m_axi_gmem3_WSTRB = 4'd15;

assign m_axi_gmem3_WUSER = 1'd0;

assign or_ln314_1_fu_310_p2 = (icmp_ln314_reg_389 | icmp_ln314_1_reg_394);

assign or_ln314_fu_324_p2 = (xor_ln314_fu_319_p2 | and_ln314_fu_314_p2);

assign sext_ln311_fu_234_p1 = $signed(trunc_ln_fu_224_p4);

assign start_out = real_start;

assign tmp_10_fu_207_p3 = {{iter_fu_96}, {2'd0}};

assign tmp_1_fu_272_p4 = {{bitcast_ln311_fu_259_p1[30:23]}};

assign trunc_ln314_fu_282_p1 = bitcast_ln311_fu_259_p1[22:0];

assign trunc_ln_fu_224_p4 = {{add_ln311_fu_219_p2[63:2]}};

assign xor_ln314_fu_319_p2 = (icmp_ln314_2_reg_381 ^ 1'd1);

assign zext_ln304_fu_244_p1 = add_ln313_reg_368;

assign zext_ln311_fu_215_p1 = tmp_10_fu_207_p3;

endmodule //TopPL_SystemControl
