--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/nfs4/soleil.ce.chalmers.se/cab/ce/sw/1/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-v 5 leon3mp.ncd leon3mp.pcf

Design file:              leon3mp.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc7a100t,csg324,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 5 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: PLLE2_ADV_inst/CLKIN1
  Logical resource: PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y2.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: PLLE2_ADV_inst/CLKIN1
  Logical resource: PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y2.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
  Logical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
  Logical resource: clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y1.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: PLLE2_ADV_inst/CLKIN1
  Logical resource: PLLE2_ADV_inst/CLKIN1
  Location pin: PLLE2_ADV_X1Y2.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_clk90_nobuf = PERIOD TIMEGRP "eth_clk90_nobuf" 
TS_sys_clk_pin * 0.5         PHASE 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11316 paths analyzed, 1588 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.472ns.
--------------------------------------------------------------------------------
Slack:                  0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_3 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.386ns (3.883 - 4.269)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_3 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y167.DQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength(3)
                                                       eth0.e1/m100.u0/ethc0/r_txlength_3
    SLICE_X21Y171.D6     net (fanout=11)       0.787   eth0.e1/m100.u0/ethc0/r_txlength(3)
    SLICE_X21Y171.CMUX   Topdc                 0.449   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111_F
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111
    SLICE_X20Y173.B5     net (fanout=5)        0.377   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o11
    SLICE_X20Y173.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o116
    SLICE_X7Y177.D6      net (fanout=5)        0.832   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o
    SLICE_X7Y177.D       Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state[3]_X_107_o_Mux_117_o
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Mmux_r_main_state[3]_X_107_o_Mux_117_o11
    OLOGIC_X0Y177.D1     net (fanout=2)        0.431   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state[3]_X_107_o_Mux_117_o
    OLOGIC_X0Y177.CLK    Todck                 0.707   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      4.172ns (1.745ns logic, 2.427ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_0 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.381ns (3.883 - 4.264)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_0 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y171.BQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength(0)
                                                       eth0.e1/m100.u0/ethc0/r_txlength_0
    SLICE_X21Y171.D3     net (fanout=7)        0.550   eth0.e1/m100.u0/ethc0/r_txlength(0)
    SLICE_X21Y171.CMUX   Topdc                 0.449   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111_F
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111
    SLICE_X20Y173.B5     net (fanout=5)        0.377   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o11
    SLICE_X20Y173.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o116
    SLICE_X7Y177.D6      net (fanout=5)        0.832   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o
    SLICE_X7Y177.D       Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state[3]_X_107_o_Mux_117_o
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Mmux_r_main_state[3]_X_107_o_Mux_117_o11
    OLOGIC_X0Y177.D1     net (fanout=2)        0.431   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state[3]_X_107_o_Mux_117_o
    OLOGIC_X0Y177.CLK    Todck                 0.707   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      3.935ns (1.745ns logic, 2.190ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_3 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.925ns (Levels of Logic = 3)
  Clock Path Skew:      -0.386ns (3.883 - 4.269)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_3 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y167.DQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength(3)
                                                       eth0.e1/m100.u0/ethc0/r_txlength_3
    SLICE_X21Y171.D6     net (fanout=11)       0.787   eth0.e1/m100.u0/ethc0/r_txlength(3)
    SLICE_X21Y171.CMUX   Topdc                 0.449   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111_F
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111
    SLICE_X20Y173.B5     net (fanout=5)        0.377   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o11
    SLICE_X20Y173.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o116
    SLICE_X4Y175.D6      net (fanout=5)        0.950   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o
    SLICE_X4Y175.D       Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/_n0859_inv
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/_n0859_inv4
    OLOGIC_X0Y177.OCE    net (fanout=2)        0.442   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/_n0859_inv
    OLOGIC_X0Y177.CLK    Tooceck               0.331   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      3.925ns (1.369ns logic, 2.556ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.918ns (Levels of Logic = 3)
  Clock Path Skew:      -0.384ns (3.883 - 4.267)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_2 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y169.BQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength(2)
                                                       eth0.e1/m100.u0/ethc0/r_txlength_2
    SLICE_X21Y171.B5     net (fanout=13)       0.390   eth0.e1/m100.u0/ethc0/r_txlength(2)
    SLICE_X21Y171.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o112
    SLICE_X20Y173.B1     net (fanout=5)        0.864   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111
    SLICE_X20Y173.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o116
    SLICE_X7Y177.D6      net (fanout=5)        0.832   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o
    SLICE_X7Y177.D       Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state[3]_X_107_o_Mux_117_o
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Mmux_r_main_state[3]_X_107_o_Mux_117_o11
    OLOGIC_X0Y177.D1     net (fanout=2)        0.431   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state[3]_X_107_o_Mux_117_o
    OLOGIC_X0Y177.CLK    Todck                 0.707   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (1.401ns logic, 2.517ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/m100.u0/ethc0/r_txlength_2 (FF)
  Destination:          eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.916ns (Levels of Logic = 3)
  Clock Path Skew:      -0.384ns (3.883 - 4.267)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    eth_clk90 rising at 5.000ns
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.309ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: eth0.e1/m100.u0/ethc0/r_txlength_2 to eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y169.BQ     Tcko                  0.379   eth0.e1/m100.u0/ethc0/r_txlength(2)
                                                       eth0.e1/m100.u0/ethc0/r_txlength_2
    SLICE_X21Y171.D5     net (fanout=13)       0.531   eth0.e1/m100.u0/ethc0/r_txlength(2)
    SLICE_X21Y171.CMUX   Topdc                 0.449   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111_F
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o111
    SLICE_X20Y173.B5     net (fanout=5)        0.377   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o11
    SLICE_X20Y173.B      Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o116
    SLICE_X7Y177.D6      net (fanout=5)        0.832   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en_PWR_130_o_MUX_7089_o
    SLICE_X7Y177.D       Tilo                  0.105   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state[3]_X_107_o_Mux_117_o
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Mmux_r_main_state[3]_X_107_o_Mux_117_o11
    OLOGIC_X0Y177.D1     net (fanout=2)        0.431   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_main_state[3]_X_107_o_Mux_117_o
    OLOGIC_X0Y177.CLK    Todck                 0.707   eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
                                                       eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      3.916ns (1.745ns logic, 2.171ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_clk90_nobuf = PERIOD TIMEGRP "eth_clk90_nobuf" TS_sys_clk_pin * 0.5
        PHASE 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.292ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_speed(1)/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Mshreg_r_speed_1/CLK
  Location pin: SLICE_X34Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 18.292ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.854ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_speed(1)/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Mshreg_r_speed_1/CLK
  Location pin: SLICE_X34Y170.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 18.292ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.854ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_fullduplex(1)/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Mshreg_r_fullduplex_1/CLK
  Location pin: SLICE_X34Y180.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 18.292ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.854ns (Tmpw)
  Physical resource: eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_fullduplex(1)/CLK
  Logical resource: eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/Mshreg_r_fullduplex_1/CLK
  Location pin: SLICE_X34Y180.CLK
  Clock network: eth_clk90
--------------------------------------------------------------------------------
Slack: 18.408ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: bufgclk45/I0
  Logical resource: bufgclk45/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: eth_clk90_nobuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen0_xc7l_v_clk_nobuf = PERIOD TIMEGRP 
"clkgen0_xc7l_v_clk_nobuf"         TS_sys_clk_pin * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17480045 paths analyzed, 20200 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.785ns.
--------------------------------------------------------------------------------
Slack:                  6.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_3 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.710ns (Levels of Logic = 13)
  Clock Path Skew:      0.007ns (0.674 - 0.667)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_3 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X61Y73.DQ           Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1(3)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_3
    SLICE_X75Y72.D1           net (fanout=6)        1.352   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1(3)
    SLICE_X75Y72.D            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst(3)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_ctrl_inst241
    SLICE_X79Y74.B1           net (fanout=11)       0.949   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_ctrl_inst(3)
    SLICE_X79Y74.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa2(5)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_rfa2(4)111
    SLICE_X83Y70.B1           net (fanout=4)        0.942   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_rfa2(5)
    SLICE_X83Y70.B            Tilo                  0.105   N1424
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_76_o_r_e_ctrl_rd[7]_equal_764_o84_SW0
    SLICE_X83Y70.A4           net (fanout=1)        0.343   N1424
    SLICE_X83Y70.A            Tilo                  0.105   N1424
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_76_o_r_e_ctrl_rd[7]_equal_764_o84
    SLICE_X75Y68.A1           net (fanout=2)        1.028   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_76_o_r_e_ctrl_rd[7]_equal_764_o
    SLICE_X75Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst(13)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock110
    SLICE_X70Y67.A1           net (fanout=1)        0.881   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock19
    SLICE_X70Y67.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X70Y67.B5           net (fanout=8)        0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X70Y67.BMUX         Tilo                  0.284   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc3
    SLICE_X70Y68.A1           net (fanout=8)        0.720   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc
    SLICE_X70Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT92
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1151
    SLICE_X63Y70.B3           net (fanout=30)       0.754   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT115
    SLICE_X63Y70.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(9)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT812
    SLICE_X63Y70.A4           net (fanout=1)        0.343   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT811
    SLICE_X63Y70.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(9)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT815
    SLICE_X58Y68.C2           net (fanout=1)        0.968   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT(6)
    SLICE_X58Y68.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr(4)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite181
    SLICE_X58Y68.D4           net (fanout=1)        0.371   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite18
    SLICE_X58Y68.D            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr(4)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite182
    SLICE_X55Y67.A2           net (fanout=1)        0.922   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite181
    SLICE_X55Y67.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(7)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite183
    RAMB18_X1Y32.ADDRARDADDR9 net (fanout=12)       1.465   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(6)
    RAMB18_X1Y32.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          13.710ns (2.413ns logic, 11.297ns route)
                                                            (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  6.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst_30 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.597ns (Levels of Logic = 11)
  Clock Path Skew:      -0.073ns (0.674 - 0.747)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst_30 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X73Y69.AQ           Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_imm(9)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst_30
    SLICE_X49Y79.C1           net (fanout=48)       2.204   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst(30)
    SLICE_X49Y79.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_shcnt(4)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/_n3063(31)1
    SLICE_X73Y67.B2           net (fanout=39)       2.303   leon3gen.cpu[0].u0/leon3x0/p0/iu/_n3063
    SLICE_X73Y67.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_mul
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock13_SW0
    SLICE_X73Y67.A4           net (fanout=1)        0.343   N1520
    SLICE_X73Y67.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_mul
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock13
    SLICE_X70Y67.A2           net (fanout=1)        0.742   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock12
    SLICE_X70Y67.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X70Y67.B5           net (fanout=8)        0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X70Y67.BMUX         Tilo                  0.284   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc3
    SLICE_X70Y68.A1           net (fanout=8)        0.720   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc
    SLICE_X70Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT92
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1151
    SLICE_X63Y70.B3           net (fanout=30)       0.754   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT115
    SLICE_X63Y70.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(9)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT812
    SLICE_X63Y70.A4           net (fanout=1)        0.343   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT811
    SLICE_X63Y70.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(9)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT815
    SLICE_X58Y68.C2           net (fanout=1)        0.968   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT(6)
    SLICE_X58Y68.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr(4)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite181
    SLICE_X58Y68.D4           net (fanout=1)        0.371   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite18
    SLICE_X58Y68.D            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr(4)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite182
    SLICE_X55Y67.A2           net (fanout=1)        0.922   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite181
    SLICE_X55Y67.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(7)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite183
    RAMB18_X1Y32.ADDRARDADDR9 net (fanout=12)       1.465   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(6)
    RAMB18_X1Y32.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r
    ------------------------------------------------------  ---------------------------
    Total                                          13.597ns (2.203ns logic, 11.394ns route)
                                                            (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  6.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_3 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.605ns (Levels of Logic = 13)
  Clock Path Skew:      0.009ns (0.676 - 0.667)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_3 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X61Y73.DQ           Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1(3)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_3
    SLICE_X75Y72.D1           net (fanout=6)        1.352   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1(3)
    SLICE_X75Y72.D            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst(3)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_ctrl_inst241
    SLICE_X79Y74.B1           net (fanout=11)       0.949   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_ctrl_inst(3)
    SLICE_X79Y74.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa2(5)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_rfa2(4)111
    SLICE_X83Y70.B1           net (fanout=4)        0.942   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_rfa2(5)
    SLICE_X83Y70.B            Tilo                  0.105   N1424
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_76_o_r_e_ctrl_rd[7]_equal_764_o84_SW0
    SLICE_X83Y70.A4           net (fanout=1)        0.343   N1424
    SLICE_X83Y70.A            Tilo                  0.105   N1424
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_76_o_r_e_ctrl_rd[7]_equal_764_o84
    SLICE_X75Y68.A1           net (fanout=2)        1.028   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_76_o_r_e_ctrl_rd[7]_equal_764_o
    SLICE_X75Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst(13)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock110
    SLICE_X70Y67.A1           net (fanout=1)        0.881   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock19
    SLICE_X70Y67.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X70Y67.B5           net (fanout=8)        0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X70Y67.BMUX         Tilo                  0.284   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc3
    SLICE_X70Y68.A1           net (fanout=8)        0.720   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc
    SLICE_X70Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT92
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1151
    SLICE_X60Y70.D1           net (fanout=30)       1.145   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT115
    SLICE_X60Y70.D            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(7)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT782
    SLICE_X60Y70.C3           net (fanout=1)        0.668   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT781
    SLICE_X60Y70.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(7)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT785
    SLICE_X58Y68.A6           net (fanout=1)        0.355   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT(5)
    SLICE_X58Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr(4)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite171
    SLICE_X58Y68.B5           net (fanout=1)        0.222   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite17
    SLICE_X58Y68.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr(4)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite172
    SLICE_X55Y68.A1           net (fanout=1)        0.813   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite171
    SLICE_X55Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/_n5833(11)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite173
    RAMB18_X1Y24.ADDRARDADDR8 net (fanout=12)       1.515   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(5)
    RAMB18_X1Y24.RDCLK        Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].idata0/xc2v.x0/a11.x[3].r
    ------------------------------------------------------  ---------------------------
    Total                                          13.605ns (2.413ns logic, 11.192ns route)
                                                            (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  6.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_3 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.605ns (Levels of Logic = 13)
  Clock Path Skew:      0.009ns (0.676 - 0.667)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_3 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X61Y73.DQ           Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1(3)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1_3
    SLICE_X75Y72.D1           net (fanout=6)        1.352   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_inst_1(3)
    SLICE_X75Y72.D            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst(3)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_ctrl_inst241
    SLICE_X79Y74.B1           net (fanout=11)       0.949   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_ctrl_inst(3)
    SLICE_X79Y74.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_rfa2(5)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.v_a_rfa2(4)111
    SLICE_X83Y70.B1           net (fanout=4)        0.942   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.v_a_rfa2(5)
    SLICE_X83Y70.B            Tilo                  0.105   N1424
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_76_o_r_e_ctrl_rd[7]_equal_764_o84_SW0
    SLICE_X83Y70.A4           net (fanout=1)        0.343   N1424
    SLICE_X83Y70.A            Tilo                  0.105   N1424
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_76_o_r_e_ctrl_rd[7]_equal_764_o84
    SLICE_X75Y68.A1           net (fanout=2)        1.028   leon3gen.cpu[0].u0/leon3x0/p0/iu/GND_76_o_r_e_ctrl_rd[7]_equal_764_o
    SLICE_X75Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst(13)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock110
    SLICE_X70Y67.A1           net (fanout=1)        0.881   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock19
    SLICE_X70Y67.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X70Y67.B5           net (fanout=8)        0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X70Y67.BMUX         Tilo                  0.284   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc3
    SLICE_X70Y68.A1           net (fanout=8)        0.720   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc
    SLICE_X70Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT92
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1151
    SLICE_X60Y70.D1           net (fanout=30)       1.145   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT115
    SLICE_X60Y70.D            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(7)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT782
    SLICE_X60Y70.C3           net (fanout=1)        0.668   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT781
    SLICE_X60Y70.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(7)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT785
    SLICE_X58Y68.A6           net (fanout=1)        0.355   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT(5)
    SLICE_X58Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr(4)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite171
    SLICE_X58Y68.B5           net (fanout=1)        0.222   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite17
    SLICE_X58Y68.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr(4)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite172
    SLICE_X55Y68.A1           net (fanout=1)        0.813   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite171
    SLICE_X55Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/_n5833(11)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite173
    RAMB18_X1Y25.ADDRARDADDR8 net (fanout=12)       1.515   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(5)
    RAMB18_X1Y25.CLKARDCLK    Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r
    ------------------------------------------------------  ---------------------------
    Total                                          13.605ns (2.413ns logic, 11.192ns route)
                                                            (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  6.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst_30 (FF)
  Destination:          leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.492ns (Levels of Logic = 11)
  Clock Path Skew:      -0.071ns (0.676 - 0.747)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst_30 to leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X73Y69.AQ           Tcko                  0.379   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_imm(9)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst_30
    SLICE_X49Y79.C1           net (fanout=48)       2.204   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_a_ctrl_inst(30)
    SLICE_X49Y79.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_shcnt(4)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/_n3063(31)1
    SLICE_X73Y67.B2           net (fanout=39)       2.303   leon3gen.cpu[0].u0/leon3x0/p0/iu/_n3063
    SLICE_X73Y67.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_mul
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock13_SW0
    SLICE_X73Y67.A4           net (fanout=1)        0.343   N1520
    SLICE_X73Y67.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_e_mul
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock13
    SLICE_X70Y67.A2           net (fanout=1)        0.742   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock12
    SLICE_X70Y67.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_comb.de_ldlock112
    SLICE_X70Y67.B5           net (fanout=8)        0.259   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_ldlock
    SLICE_X70Y67.BMUX         Tilo                  0.284   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_d_step
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc3
    SLICE_X70Y68.A1           net (fanout=8)        0.720   leon3gen.cpu[0].u0/leon3x0/p0/iu/comb.de_hold_pc
    SLICE_X70Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT92
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT1151
    SLICE_X60Y70.D1           net (fanout=30)       1.145   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT115
    SLICE_X60Y70.D            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(7)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT782
    SLICE_X60Y70.C3           net (fanout=1)        0.668   leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT781
    SLICE_X60Y70.C            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc(7)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/iu/Mmux_r_f_pc[31]_r_x_rstate[1]_mux_858_OUT785
    SLICE_X58Y68.A6           net (fanout=1)        0.355   leon3gen.cpu[0].u0/leon3x0/p0/iu/r_f_pc[31]_r_x_rstate[1]_mux_858_OUT(5)
    SLICE_X58Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr(4)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite171
    SLICE_X58Y68.B5           net (fanout=1)        0.222   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite17
    SLICE_X58Y68.B            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/rl_waddr(4)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite172
    SLICE_X55Y68.A1           net (fanout=1)        0.813   leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite171
    SLICE_X55Y68.A            Tilo                  0.105   leon3gen.cpu[0].u0/leon3x0/p0/iu/_n5833(11)
                                                            leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/Mmux_ictrl.ctwrite173
    RAMB18_X1Y25.ADDRARDADDR8 net (fanout=12)       1.515   leon3gen.cpu[0].u0/leon3x0/crami_icramin_address(5)
    RAMB18_X1Y25.CLKARDCLK    Trcck_ADDRA           0.490   leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r
                                                            leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[2].r
    ------------------------------------------------------  ---------------------------
    Total                                          13.492ns (2.203ns logic, 11.289ns route)
                                                            (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen0_xc7l_v_clk_nobuf = PERIOD TIMEGRP "clkgen0_xc7l_v_clk_nobuf"
        TS_sys_clk_pin * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.528ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
  Logical resource: eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
  Location pin: RAMB18_X1Y62.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.528ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKBWRCLK
  Logical resource: eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKBWRCLK
  Location pin: RAMB18_X1Y62.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.528ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
  Logical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
  Location pin: RAMB18_X1Y63.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.528ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKB)
  Physical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKBWRCLK
  Logical resource: eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKBWRCLK
  Location pin: RAMB18_X1Y63.CLKBWRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.528ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.472ns (404.531MHz) (Trper_CLKA)
  Physical resource: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
  Logical resource: leon3gen.cpu[0].u0/leon3x0/rf0/s1.rhu/s1.dp.x1/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
  Location pin: RAMB18_X2Y37.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.736ns|            0|            0|            0|     17491361|
| TS_eth_clk90_nobuf            |     20.000ns|     19.472ns|          N/A|            0|            0|        11316|            0|
| TS_clkgen0_xc7l_v_clk_nobuf   |     20.000ns|     13.785ns|          N/A|            0|            0|     17480045|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.785|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17491361 paths, 0 nets, and 57408 connections

Design statistics:
   Minimum period:  19.472ns{1}   (Maximum frequency:  51.356MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 25 18:23:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 945 MB



