Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Feb  9 15:47:59 2018
| Host         : lzhou-dt2-vi-local running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_utilization -file xilinx_pcie4_uscale_ep_utilization_synth.rpt -pb xilinx_pcie4_uscale_ep_utilization_synth.pb
| Design       : xilinx_pcie4_uscale_ep
| Device       : xcku15pffve1517-3
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               |  579 |     0 |    522720 |  0.11 |
|   LUT as Logic          |  579 |     0 |    522720 |  0.11 |
|   LUT as Memory         |    0 |     0 |    161280 |  0.00 |
| CLB Registers           |  673 |     0 |   1045440 |  0.06 |
|   Register as Flip Flop |  673 |     0 |   1045440 |  0.06 |
|   Register as Latch     |    0 |     0 |   1045440 |  0.00 |
| CARRY8                  |    4 |     0 |     65340 | <0.01 |
| F7 Muxes                |    0 |     0 |    261360 |  0.00 |
| F8 Muxes                |    0 |     0 |    130680 |  0.00 |
| F9 Muxes                |    0 |     0 |     65340 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 672   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    4 |     0 |       984 |  0.41 |
|   RAMB36/FIFO*    |    4 |     0 |       984 |  0.41 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    0 |     0 |      1968 |  0.00 |
| URAM              |    0 |     0 |       128 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    1 |     0 |       512 |  0.20 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       940 |  0.00 |
|   BUFGCE             |    0 |     0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         6 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        28 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        28 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+-------------+------+---------------------+
|   Ref Name  | Used | Functional Category |
+-------------+------+---------------------+
| FDRE        |  672 |            Register |
| LUT5        |  202 |                 CLB |
| LUT6        |  145 |                 CLB |
| LUT2        |  130 |                 CLB |
| LUT4        |   79 |                 CLB |
| LUT3        |   66 |                 CLB |
| RAMB36E2    |    4 |           Block Ram |
| CARRY8      |    4 |                 CLB |
| LUT1        |    2 |                 CLB |
| INBUF       |    1 |                 I/O |
| IBUFDS_GTE4 |    1 |                 I/O |
| IBUFCTRL    |    1 |              Others |
| FDSE        |    1 |            Register |
+-------------+------+---------------------+


9. Black Boxes
--------------

+---------------------+------+
|       Ref Name      | Used |
+---------------------+------+
| pcie4_uscale_plus_1 |    1 |
+---------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


