- ğŸ‘‹ Hi, Iâ€™m Sean Perry
- ğŸ‘€ Iâ€™m interested in compilers (c++, COBOL, llvm)
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
s66perry/s66perry is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### ğŸ“• Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [Template representation in AST &lpar;and RAV&rpar; with explicit instantiations](https://discourse.llvm.org/t/template-representation-in-ast-and-rav-with-explicit-instantiations/60606/8)
- [[doc] mlir-translate / mlir-opt](https://discourse.llvm.org/t/doc-mlir-translate-mlir-opt/60751/1)
- [Template representation in AST &lpar;and RAV&rpar; with explicit instantiations](https://discourse.llvm.org/t/template-representation-in-ast-and-rav-with-explicit-instantiations/60606/7)
- [Bay Area LLVM Meetup - Restarting it](https://discourse.llvm.org/t/bay-area-llvm-meetup-restarting-it/60749/1)
- [[AArch64] which vesion is should be expected in pass simple-register-coalescing?](https://discourse.llvm.org/t/aarch64-which-vesion-is-should-be-expected-in-pass-simple-register-coalescing/60720/3)
<!-- DISCOURSE-LLVM:END -->
