
STM32_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005df0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  08005f00  08005f00  00015f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006120  08006120  00020144  2**0
                  CONTENTS
  4 .ARM          00000000  08006120  08006120  00020144  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006120  08006120  00020144  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006120  08006120  00016120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006124  08006124  00016124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000144  20000000  08006128  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000460  20000144  0800626c  00020144  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005a4  0800626c  000205a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020144  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013950  00000000  00000000  0002016d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000324f  00000000  00000000  00033abd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  00036d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f40  00000000  00000000  00037e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019cf1  00000000  00000000  00038d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001690f  00000000  00000000  00052a31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d734  00000000  00000000  00069340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f6a74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043ec  00000000  00000000  000f6ac8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000144 	.word	0x20000144
 800012c:	00000000 	.word	0x00000000
 8000130:	08005ee8 	.word	0x08005ee8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000148 	.word	0x20000148
 800014c:	08005ee8 	.word	0x08005ee8

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <__aeabi_drsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000168:	e002      	b.n	8000170 <__adddf3>
 800016a:	bf00      	nop

0800016c <__aeabi_dsub>:
 800016c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000170 <__adddf3>:
 8000170:	b530      	push	{r4, r5, lr}
 8000172:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000176:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800017a:	ea94 0f05 	teq	r4, r5
 800017e:	bf08      	it	eq
 8000180:	ea90 0f02 	teqeq	r0, r2
 8000184:	bf1f      	itttt	ne
 8000186:	ea54 0c00 	orrsne.w	ip, r4, r0
 800018a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000192:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000196:	f000 80e2 	beq.w	800035e <__adddf3+0x1ee>
 800019a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001a2:	bfb8      	it	lt
 80001a4:	426d      	neglt	r5, r5
 80001a6:	dd0c      	ble.n	80001c2 <__adddf3+0x52>
 80001a8:	442c      	add	r4, r5
 80001aa:	ea80 0202 	eor.w	r2, r0, r2
 80001ae:	ea81 0303 	eor.w	r3, r1, r3
 80001b2:	ea82 0000 	eor.w	r0, r2, r0
 80001b6:	ea83 0101 	eor.w	r1, r3, r1
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	2d36      	cmp	r5, #54	; 0x36
 80001c4:	bf88      	it	hi
 80001c6:	bd30      	pophi	{r4, r5, pc}
 80001c8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001d0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x70>
 80001da:	4240      	negs	r0, r0
 80001dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001e0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001ec:	d002      	beq.n	80001f4 <__adddf3+0x84>
 80001ee:	4252      	negs	r2, r2
 80001f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f4:	ea94 0f05 	teq	r4, r5
 80001f8:	f000 80a7 	beq.w	800034a <__adddf3+0x1da>
 80001fc:	f1a4 0401 	sub.w	r4, r4, #1
 8000200:	f1d5 0e20 	rsbs	lr, r5, #32
 8000204:	db0d      	blt.n	8000222 <__adddf3+0xb2>
 8000206:	fa02 fc0e 	lsl.w	ip, r2, lr
 800020a:	fa22 f205 	lsr.w	r2, r2, r5
 800020e:	1880      	adds	r0, r0, r2
 8000210:	f141 0100 	adc.w	r1, r1, #0
 8000214:	fa03 f20e 	lsl.w	r2, r3, lr
 8000218:	1880      	adds	r0, r0, r2
 800021a:	fa43 f305 	asr.w	r3, r3, r5
 800021e:	4159      	adcs	r1, r3
 8000220:	e00e      	b.n	8000240 <__adddf3+0xd0>
 8000222:	f1a5 0520 	sub.w	r5, r5, #32
 8000226:	f10e 0e20 	add.w	lr, lr, #32
 800022a:	2a01      	cmp	r2, #1
 800022c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000230:	bf28      	it	cs
 8000232:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	18c0      	adds	r0, r0, r3
 800023c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000240:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000244:	d507      	bpl.n	8000256 <__adddf3+0xe6>
 8000246:	f04f 0e00 	mov.w	lr, #0
 800024a:	f1dc 0c00 	rsbs	ip, ip, #0
 800024e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000252:	eb6e 0101 	sbc.w	r1, lr, r1
 8000256:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800025a:	d31b      	bcc.n	8000294 <__adddf3+0x124>
 800025c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000260:	d30c      	bcc.n	800027c <__adddf3+0x10c>
 8000262:	0849      	lsrs	r1, r1, #1
 8000264:	ea5f 0030 	movs.w	r0, r0, rrx
 8000268:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800026c:	f104 0401 	add.w	r4, r4, #1
 8000270:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000274:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000278:	f080 809a 	bcs.w	80003b0 <__adddf3+0x240>
 800027c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000280:	bf08      	it	eq
 8000282:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000286:	f150 0000 	adcs.w	r0, r0, #0
 800028a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028e:	ea41 0105 	orr.w	r1, r1, r5
 8000292:	bd30      	pop	{r4, r5, pc}
 8000294:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000298:	4140      	adcs	r0, r0
 800029a:	eb41 0101 	adc.w	r1, r1, r1
 800029e:	3c01      	subs	r4, #1
 80002a0:	bf28      	it	cs
 80002a2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a6:	d2e9      	bcs.n	800027c <__adddf3+0x10c>
 80002a8:	f091 0f00 	teq	r1, #0
 80002ac:	bf04      	itt	eq
 80002ae:	4601      	moveq	r1, r0
 80002b0:	2000      	moveq	r0, #0
 80002b2:	fab1 f381 	clz	r3, r1
 80002b6:	bf08      	it	eq
 80002b8:	3320      	addeq	r3, #32
 80002ba:	f1a3 030b 	sub.w	r3, r3, #11
 80002be:	f1b3 0220 	subs.w	r2, r3, #32
 80002c2:	da0c      	bge.n	80002de <__adddf3+0x16e>
 80002c4:	320c      	adds	r2, #12
 80002c6:	dd08      	ble.n	80002da <__adddf3+0x16a>
 80002c8:	f102 0c14 	add.w	ip, r2, #20
 80002cc:	f1c2 020c 	rsb	r2, r2, #12
 80002d0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d4:	fa21 f102 	lsr.w	r1, r1, r2
 80002d8:	e00c      	b.n	80002f4 <__adddf3+0x184>
 80002da:	f102 0214 	add.w	r2, r2, #20
 80002de:	bfd8      	it	le
 80002e0:	f1c2 0c20 	rsble	ip, r2, #32
 80002e4:	fa01 f102 	lsl.w	r1, r1, r2
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	bfdc      	itt	le
 80002ee:	ea41 010c 	orrle.w	r1, r1, ip
 80002f2:	4090      	lslle	r0, r2
 80002f4:	1ae4      	subs	r4, r4, r3
 80002f6:	bfa2      	ittt	ge
 80002f8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002fc:	4329      	orrge	r1, r5
 80002fe:	bd30      	popge	{r4, r5, pc}
 8000300:	ea6f 0404 	mvn.w	r4, r4
 8000304:	3c1f      	subs	r4, #31
 8000306:	da1c      	bge.n	8000342 <__adddf3+0x1d2>
 8000308:	340c      	adds	r4, #12
 800030a:	dc0e      	bgt.n	800032a <__adddf3+0x1ba>
 800030c:	f104 0414 	add.w	r4, r4, #20
 8000310:	f1c4 0220 	rsb	r2, r4, #32
 8000314:	fa20 f004 	lsr.w	r0, r0, r4
 8000318:	fa01 f302 	lsl.w	r3, r1, r2
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	fa21 f304 	lsr.w	r3, r1, r4
 8000324:	ea45 0103 	orr.w	r1, r5, r3
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	f1c4 040c 	rsb	r4, r4, #12
 800032e:	f1c4 0220 	rsb	r2, r4, #32
 8000332:	fa20 f002 	lsr.w	r0, r0, r2
 8000336:	fa01 f304 	lsl.w	r3, r1, r4
 800033a:	ea40 0003 	orr.w	r0, r0, r3
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	fa21 f004 	lsr.w	r0, r1, r4
 8000346:	4629      	mov	r1, r5
 8000348:	bd30      	pop	{r4, r5, pc}
 800034a:	f094 0f00 	teq	r4, #0
 800034e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000352:	bf06      	itte	eq
 8000354:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000358:	3401      	addeq	r4, #1
 800035a:	3d01      	subne	r5, #1
 800035c:	e74e      	b.n	80001fc <__adddf3+0x8c>
 800035e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000362:	bf18      	it	ne
 8000364:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000368:	d029      	beq.n	80003be <__adddf3+0x24e>
 800036a:	ea94 0f05 	teq	r4, r5
 800036e:	bf08      	it	eq
 8000370:	ea90 0f02 	teqeq	r0, r2
 8000374:	d005      	beq.n	8000382 <__adddf3+0x212>
 8000376:	ea54 0c00 	orrs.w	ip, r4, r0
 800037a:	bf04      	itt	eq
 800037c:	4619      	moveq	r1, r3
 800037e:	4610      	moveq	r0, r2
 8000380:	bd30      	pop	{r4, r5, pc}
 8000382:	ea91 0f03 	teq	r1, r3
 8000386:	bf1e      	ittt	ne
 8000388:	2100      	movne	r1, #0
 800038a:	2000      	movne	r0, #0
 800038c:	bd30      	popne	{r4, r5, pc}
 800038e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000392:	d105      	bne.n	80003a0 <__adddf3+0x230>
 8000394:	0040      	lsls	r0, r0, #1
 8000396:	4149      	adcs	r1, r1
 8000398:	bf28      	it	cs
 800039a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a4:	bf3c      	itt	cc
 80003a6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003aa:	bd30      	popcc	{r4, r5, pc}
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b8:	f04f 0000 	mov.w	r0, #0
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c2:	bf1a      	itte	ne
 80003c4:	4619      	movne	r1, r3
 80003c6:	4610      	movne	r0, r2
 80003c8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003cc:	bf1c      	itt	ne
 80003ce:	460b      	movne	r3, r1
 80003d0:	4602      	movne	r2, r0
 80003d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d6:	bf06      	itte	eq
 80003d8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003dc:	ea91 0f03 	teqeq	r1, r3
 80003e0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	bf00      	nop

080003e8 <__aeabi_ui2d>:
 80003e8:	f090 0f00 	teq	r0, #0
 80003ec:	bf04      	itt	eq
 80003ee:	2100      	moveq	r1, #0
 80003f0:	4770      	bxeq	lr
 80003f2:	b530      	push	{r4, r5, lr}
 80003f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003fc:	f04f 0500 	mov.w	r5, #0
 8000400:	f04f 0100 	mov.w	r1, #0
 8000404:	e750      	b.n	80002a8 <__adddf3+0x138>
 8000406:	bf00      	nop

08000408 <__aeabi_i2d>:
 8000408:	f090 0f00 	teq	r0, #0
 800040c:	bf04      	itt	eq
 800040e:	2100      	moveq	r1, #0
 8000410:	4770      	bxeq	lr
 8000412:	b530      	push	{r4, r5, lr}
 8000414:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000418:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800041c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000420:	bf48      	it	mi
 8000422:	4240      	negmi	r0, r0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e73e      	b.n	80002a8 <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_f2d>:
 800042c:	0042      	lsls	r2, r0, #1
 800042e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000432:	ea4f 0131 	mov.w	r1, r1, rrx
 8000436:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800043a:	bf1f      	itttt	ne
 800043c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000440:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000444:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000448:	4770      	bxne	lr
 800044a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044e:	bf08      	it	eq
 8000450:	4770      	bxeq	lr
 8000452:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000456:	bf04      	itt	eq
 8000458:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000464:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000468:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800046c:	e71c      	b.n	80002a8 <__adddf3+0x138>
 800046e:	bf00      	nop

08000470 <__aeabi_ul2d>:
 8000470:	ea50 0201 	orrs.w	r2, r0, r1
 8000474:	bf08      	it	eq
 8000476:	4770      	bxeq	lr
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	f04f 0500 	mov.w	r5, #0
 800047e:	e00a      	b.n	8000496 <__aeabi_l2d+0x16>

08000480 <__aeabi_l2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048e:	d502      	bpl.n	8000496 <__aeabi_l2d+0x16>
 8000490:	4240      	negs	r0, r0
 8000492:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000496:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004a2:	f43f aed8 	beq.w	8000256 <__adddf3+0xe6>
 80004a6:	f04f 0203 	mov.w	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b6:	bf18      	it	ne
 80004b8:	3203      	addne	r2, #3
 80004ba:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004be:	f1c2 0320 	rsb	r3, r2, #32
 80004c2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c6:	fa20 f002 	lsr.w	r0, r0, r2
 80004ca:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ce:	ea40 000e 	orr.w	r0, r0, lr
 80004d2:	fa21 f102 	lsr.w	r1, r1, r2
 80004d6:	4414      	add	r4, r2
 80004d8:	e6bd      	b.n	8000256 <__adddf3+0xe6>
 80004da:	bf00      	nop

080004dc <__aeabi_dmul>:
 80004dc:	b570      	push	{r4, r5, r6, lr}
 80004de:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ea:	bf1d      	ittte	ne
 80004ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004f0:	ea94 0f0c 	teqne	r4, ip
 80004f4:	ea95 0f0c 	teqne	r5, ip
 80004f8:	f000 f8de 	bleq	80006b8 <__aeabi_dmul+0x1dc>
 80004fc:	442c      	add	r4, r5
 80004fe:	ea81 0603 	eor.w	r6, r1, r3
 8000502:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000506:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800050a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050e:	bf18      	it	ne
 8000510:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000514:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000518:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800051c:	d038      	beq.n	8000590 <__aeabi_dmul+0xb4>
 800051e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000522:	f04f 0500 	mov.w	r5, #0
 8000526:	fbe1 e502 	umlal	lr, r5, r1, r2
 800052a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000532:	f04f 0600 	mov.w	r6, #0
 8000536:	fbe1 5603 	umlal	r5, r6, r1, r3
 800053a:	f09c 0f00 	teq	ip, #0
 800053e:	bf18      	it	ne
 8000540:	f04e 0e01 	orrne.w	lr, lr, #1
 8000544:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000548:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800054c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000550:	d204      	bcs.n	800055c <__aeabi_dmul+0x80>
 8000552:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000556:	416d      	adcs	r5, r5
 8000558:	eb46 0606 	adc.w	r6, r6, r6
 800055c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000560:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000564:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000568:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800056c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000570:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000574:	bf88      	it	hi
 8000576:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800057a:	d81e      	bhi.n	80005ba <__aeabi_dmul+0xde>
 800057c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000580:	bf08      	it	eq
 8000582:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000586:	f150 0000 	adcs.w	r0, r0, #0
 800058a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000594:	ea46 0101 	orr.w	r1, r6, r1
 8000598:	ea40 0002 	orr.w	r0, r0, r2
 800059c:	ea81 0103 	eor.w	r1, r1, r3
 80005a0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a4:	bfc2      	ittt	gt
 80005a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ae:	bd70      	popgt	{r4, r5, r6, pc}
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f04f 0e00 	mov.w	lr, #0
 80005b8:	3c01      	subs	r4, #1
 80005ba:	f300 80ab 	bgt.w	8000714 <__aeabi_dmul+0x238>
 80005be:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005c2:	bfde      	ittt	le
 80005c4:	2000      	movle	r0, #0
 80005c6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd70      	pople	{r4, r5, r6, pc}
 80005cc:	f1c4 0400 	rsb	r4, r4, #0
 80005d0:	3c20      	subs	r4, #32
 80005d2:	da35      	bge.n	8000640 <__aeabi_dmul+0x164>
 80005d4:	340c      	adds	r4, #12
 80005d6:	dc1b      	bgt.n	8000610 <__aeabi_dmul+0x134>
 80005d8:	f104 0414 	add.w	r4, r4, #20
 80005dc:	f1c4 0520 	rsb	r5, r4, #32
 80005e0:	fa00 f305 	lsl.w	r3, r0, r5
 80005e4:	fa20 f004 	lsr.w	r0, r0, r4
 80005e8:	fa01 f205 	lsl.w	r2, r1, r5
 80005ec:	ea40 0002 	orr.w	r0, r0, r2
 80005f0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005fc:	fa21 f604 	lsr.w	r6, r1, r4
 8000600:	eb42 0106 	adc.w	r1, r2, r6
 8000604:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000608:	bf08      	it	eq
 800060a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	f1c4 040c 	rsb	r4, r4, #12
 8000614:	f1c4 0520 	rsb	r5, r4, #32
 8000618:	fa00 f304 	lsl.w	r3, r0, r4
 800061c:	fa20 f005 	lsr.w	r0, r0, r5
 8000620:	fa01 f204 	lsl.w	r2, r1, r4
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800062c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000630:	f141 0100 	adc.w	r1, r1, #0
 8000634:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000638:	bf08      	it	eq
 800063a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063e:	bd70      	pop	{r4, r5, r6, pc}
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f205 	lsl.w	r2, r0, r5
 8000648:	ea4e 0e02 	orr.w	lr, lr, r2
 800064c:	fa20 f304 	lsr.w	r3, r0, r4
 8000650:	fa01 f205 	lsl.w	r2, r1, r5
 8000654:	ea43 0302 	orr.w	r3, r3, r2
 8000658:	fa21 f004 	lsr.w	r0, r1, r4
 800065c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000660:	fa21 f204 	lsr.w	r2, r1, r4
 8000664:	ea20 0002 	bic.w	r0, r0, r2
 8000668:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800066c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000670:	bf08      	it	eq
 8000672:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000676:	bd70      	pop	{r4, r5, r6, pc}
 8000678:	f094 0f00 	teq	r4, #0
 800067c:	d10f      	bne.n	800069e <__aeabi_dmul+0x1c2>
 800067e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000682:	0040      	lsls	r0, r0, #1
 8000684:	eb41 0101 	adc.w	r1, r1, r1
 8000688:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800068c:	bf08      	it	eq
 800068e:	3c01      	subeq	r4, #1
 8000690:	d0f7      	beq.n	8000682 <__aeabi_dmul+0x1a6>
 8000692:	ea41 0106 	orr.w	r1, r1, r6
 8000696:	f095 0f00 	teq	r5, #0
 800069a:	bf18      	it	ne
 800069c:	4770      	bxne	lr
 800069e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006a2:	0052      	lsls	r2, r2, #1
 80006a4:	eb43 0303 	adc.w	r3, r3, r3
 80006a8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006ac:	bf08      	it	eq
 80006ae:	3d01      	subeq	r5, #1
 80006b0:	d0f7      	beq.n	80006a2 <__aeabi_dmul+0x1c6>
 80006b2:	ea43 0306 	orr.w	r3, r3, r6
 80006b6:	4770      	bx	lr
 80006b8:	ea94 0f0c 	teq	r4, ip
 80006bc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006c0:	bf18      	it	ne
 80006c2:	ea95 0f0c 	teqne	r5, ip
 80006c6:	d00c      	beq.n	80006e2 <__aeabi_dmul+0x206>
 80006c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006cc:	bf18      	it	ne
 80006ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d2:	d1d1      	bne.n	8000678 <__aeabi_dmul+0x19c>
 80006d4:	ea81 0103 	eor.w	r1, r1, r3
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	f04f 0000 	mov.w	r0, #0
 80006e0:	bd70      	pop	{r4, r5, r6, pc}
 80006e2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e6:	bf06      	itte	eq
 80006e8:	4610      	moveq	r0, r2
 80006ea:	4619      	moveq	r1, r3
 80006ec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f0:	d019      	beq.n	8000726 <__aeabi_dmul+0x24a>
 80006f2:	ea94 0f0c 	teq	r4, ip
 80006f6:	d102      	bne.n	80006fe <__aeabi_dmul+0x222>
 80006f8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006fc:	d113      	bne.n	8000726 <__aeabi_dmul+0x24a>
 80006fe:	ea95 0f0c 	teq	r5, ip
 8000702:	d105      	bne.n	8000710 <__aeabi_dmul+0x234>
 8000704:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000708:	bf1c      	itt	ne
 800070a:	4610      	movne	r0, r2
 800070c:	4619      	movne	r1, r3
 800070e:	d10a      	bne.n	8000726 <__aeabi_dmul+0x24a>
 8000710:	ea81 0103 	eor.w	r1, r1, r3
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000718:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000720:	f04f 0000 	mov.w	r0, #0
 8000724:	bd70      	pop	{r4, r5, r6, pc}
 8000726:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072e:	bd70      	pop	{r4, r5, r6, pc}

08000730 <__aeabi_ddiv>:
 8000730:	b570      	push	{r4, r5, r6, lr}
 8000732:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000736:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800073a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073e:	bf1d      	ittte	ne
 8000740:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000744:	ea94 0f0c 	teqne	r4, ip
 8000748:	ea95 0f0c 	teqne	r5, ip
 800074c:	f000 f8a7 	bleq	800089e <__aeabi_ddiv+0x16e>
 8000750:	eba4 0405 	sub.w	r4, r4, r5
 8000754:	ea81 0e03 	eor.w	lr, r1, r3
 8000758:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800075c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000760:	f000 8088 	beq.w	8000874 <__aeabi_ddiv+0x144>
 8000764:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000768:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800076c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000770:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000774:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000778:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800077c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000780:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000784:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000788:	429d      	cmp	r5, r3
 800078a:	bf08      	it	eq
 800078c:	4296      	cmpeq	r6, r2
 800078e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000792:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000796:	d202      	bcs.n	800079e <__aeabi_ddiv+0x6e>
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	1ab6      	subs	r6, r6, r2
 80007a0:	eb65 0503 	sbc.w	r5, r5, r3
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ae:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000802:	bf22      	ittt	cs
 8000804:	1ab6      	subcs	r6, r6, r2
 8000806:	4675      	movcs	r5, lr
 8000808:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800080c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000810:	d018      	beq.n	8000844 <__aeabi_ddiv+0x114>
 8000812:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000816:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800081a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000822:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000826:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800082a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082e:	d1c0      	bne.n	80007b2 <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	d10b      	bne.n	800084e <__aeabi_ddiv+0x11e>
 8000836:	ea41 0100 	orr.w	r1, r1, r0
 800083a:	f04f 0000 	mov.w	r0, #0
 800083e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000842:	e7b6      	b.n	80007b2 <__aeabi_ddiv+0x82>
 8000844:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000848:	bf04      	itt	eq
 800084a:	4301      	orreq	r1, r0
 800084c:	2000      	moveq	r0, #0
 800084e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000852:	bf88      	it	hi
 8000854:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000858:	f63f aeaf 	bhi.w	80005ba <__aeabi_dmul+0xde>
 800085c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000860:	bf04      	itt	eq
 8000862:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000866:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800086a:	f150 0000 	adcs.w	r0, r0, #0
 800086e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000878:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800087c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000880:	bfc2      	ittt	gt
 8000882:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000886:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800088a:	bd70      	popgt	{r4, r5, r6, pc}
 800088c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000890:	f04f 0e00 	mov.w	lr, #0
 8000894:	3c01      	subs	r4, #1
 8000896:	e690      	b.n	80005ba <__aeabi_dmul+0xde>
 8000898:	ea45 0e06 	orr.w	lr, r5, r6
 800089c:	e68d      	b.n	80005ba <__aeabi_dmul+0xde>
 800089e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008a2:	ea94 0f0c 	teq	r4, ip
 80008a6:	bf08      	it	eq
 80008a8:	ea95 0f0c 	teqeq	r5, ip
 80008ac:	f43f af3b 	beq.w	8000726 <__aeabi_dmul+0x24a>
 80008b0:	ea94 0f0c 	teq	r4, ip
 80008b4:	d10a      	bne.n	80008cc <__aeabi_ddiv+0x19c>
 80008b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ba:	f47f af34 	bne.w	8000726 <__aeabi_dmul+0x24a>
 80008be:	ea95 0f0c 	teq	r5, ip
 80008c2:	f47f af25 	bne.w	8000710 <__aeabi_dmul+0x234>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e72c      	b.n	8000726 <__aeabi_dmul+0x24a>
 80008cc:	ea95 0f0c 	teq	r5, ip
 80008d0:	d106      	bne.n	80008e0 <__aeabi_ddiv+0x1b0>
 80008d2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d6:	f43f aefd 	beq.w	80006d4 <__aeabi_dmul+0x1f8>
 80008da:	4610      	mov	r0, r2
 80008dc:	4619      	mov	r1, r3
 80008de:	e722      	b.n	8000726 <__aeabi_dmul+0x24a>
 80008e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e4:	bf18      	it	ne
 80008e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ea:	f47f aec5 	bne.w	8000678 <__aeabi_dmul+0x19c>
 80008ee:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008f2:	f47f af0d 	bne.w	8000710 <__aeabi_dmul+0x234>
 80008f6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008fa:	f47f aeeb 	bne.w	80006d4 <__aeabi_dmul+0x1f8>
 80008fe:	e712      	b.n	8000726 <__aeabi_dmul+0x24a>

08000900 <__aeabi_d2uiz>:
 8000900:	004a      	lsls	r2, r1, #1
 8000902:	d211      	bcs.n	8000928 <__aeabi_d2uiz+0x28>
 8000904:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000908:	d211      	bcs.n	800092e <__aeabi_d2uiz+0x2e>
 800090a:	d50d      	bpl.n	8000928 <__aeabi_d2uiz+0x28>
 800090c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000910:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000914:	d40e      	bmi.n	8000934 <__aeabi_d2uiz+0x34>
 8000916:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800091a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800091e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000922:	fa23 f002 	lsr.w	r0, r3, r2
 8000926:	4770      	bx	lr
 8000928:	f04f 0000 	mov.w	r0, #0
 800092c:	4770      	bx	lr
 800092e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000932:	d102      	bne.n	800093a <__aeabi_d2uiz+0x3a>
 8000934:	f04f 30ff 	mov.w	r0, #4294967295
 8000938:	4770      	bx	lr
 800093a:	f04f 0000 	mov.w	r0, #0
 800093e:	4770      	bx	lr

08000940 <Button_Init>:
		list_button_Pin
};

// IMPLEMENTATION

void Button_Init(){
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_BUTTONS; i++){
 8000946:	2300      	movs	r3, #0
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	e039      	b.n	80009c0 <Button_Init+0x80>
		buttons[i].KeyReg0 = NORMAL_STATE;
 800094c:	4a21      	ldr	r2, [pc, #132]	; (80009d4 <Button_Init+0x94>)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	015b      	lsls	r3, r3, #5
 8000952:	4413      	add	r3, r2
 8000954:	2201      	movs	r2, #1
 8000956:	601a      	str	r2, [r3, #0]
		buttons[i].KeyReg1 = NORMAL_STATE;
 8000958:	4a1e      	ldr	r2, [pc, #120]	; (80009d4 <Button_Init+0x94>)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	015b      	lsls	r3, r3, #5
 800095e:	4413      	add	r3, r2
 8000960:	3304      	adds	r3, #4
 8000962:	2201      	movs	r2, #1
 8000964:	601a      	str	r2, [r3, #0]
		buttons[i].KeyReg2 = NORMAL_STATE;
 8000966:	4a1b      	ldr	r2, [pc, #108]	; (80009d4 <Button_Init+0x94>)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	015b      	lsls	r3, r3, #5
 800096c:	4413      	add	r3, r2
 800096e:	3308      	adds	r3, #8
 8000970:	2201      	movs	r2, #1
 8000972:	601a      	str	r2, [r3, #0]
		buttons[i].KeyReg3 = NORMAL_STATE;
 8000974:	4a17      	ldr	r2, [pc, #92]	; (80009d4 <Button_Init+0x94>)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	015b      	lsls	r3, r3, #5
 800097a:	4413      	add	r3, r2
 800097c:	330c      	adds	r3, #12
 800097e:	2201      	movs	r2, #1
 8000980:	601a      	str	r2, [r3, #0]

		buttons[i].TimeOutForKeyPress = 50;
 8000982:	4a14      	ldr	r2, [pc, #80]	; (80009d4 <Button_Init+0x94>)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	015b      	lsls	r3, r3, #5
 8000988:	4413      	add	r3, r2
 800098a:	3310      	adds	r3, #16
 800098c:	2232      	movs	r2, #50	; 0x32
 800098e:	601a      	str	r2, [r3, #0]
		buttons[i].flag_pressed = 0;
 8000990:	4a10      	ldr	r2, [pc, #64]	; (80009d4 <Button_Init+0x94>)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	015b      	lsls	r3, r3, #5
 8000996:	4413      	add	r3, r2
 8000998:	3314      	adds	r3, #20
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
		buttons[i].flag_long_pressed = 0;
 800099e:	4a0d      	ldr	r2, [pc, #52]	; (80009d4 <Button_Init+0x94>)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	015b      	lsls	r3, r3, #5
 80009a4:	4413      	add	r3, r2
 80009a6:	3318      	adds	r3, #24
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
		buttons[i].flag_released = 0;
 80009ac:	4a09      	ldr	r2, [pc, #36]	; (80009d4 <Button_Init+0x94>)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	015b      	lsls	r3, r3, #5
 80009b2:	4413      	add	r3, r2
 80009b4:	331c      	adds	r3, #28
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < NUM_BUTTONS; i++){
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	3301      	adds	r3, #1
 80009be:	607b      	str	r3, [r7, #4]
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	2b09      	cmp	r3, #9
 80009c4:	ddc2      	ble.n	800094c <Button_Init+0xc>
	}
}
 80009c6:	bf00      	nop
 80009c8:	bf00      	nop
 80009ca:	370c      	adds	r7, #12
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bc80      	pop	{r7}
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	200001bc 	.word	0x200001bc

080009d8 <isButtonPressed>:

int isButtonPressed(int index) {
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
    if (buttons[index].flag_pressed == 1) {
 80009e0:	4a0b      	ldr	r2, [pc, #44]	; (8000a10 <isButtonPressed+0x38>)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	015b      	lsls	r3, r3, #5
 80009e6:	4413      	add	r3, r2
 80009e8:	3314      	adds	r3, #20
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d108      	bne.n	8000a02 <isButtonPressed+0x2a>
        buttons[index].flag_pressed = 0;
 80009f0:	4a07      	ldr	r2, [pc, #28]	; (8000a10 <isButtonPressed+0x38>)
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	015b      	lsls	r3, r3, #5
 80009f6:	4413      	add	r3, r2
 80009f8:	3314      	adds	r3, #20
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
        return 1;
 80009fe:	2301      	movs	r3, #1
 8000a00:	e000      	b.n	8000a04 <isButtonPressed+0x2c>
    }
    return 0;
 8000a02:	2300      	movs	r3, #0
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	370c      	adds	r7, #12
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	bc80      	pop	{r7}
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	200001bc 	.word	0x200001bc

08000a14 <isButtonLongPressed>:

int isButtonLongPressed(int index){
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
	if (buttons[index].flag_long_pressed == 1) {
 8000a1c:	4a0b      	ldr	r2, [pc, #44]	; (8000a4c <isButtonLongPressed+0x38>)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	015b      	lsls	r3, r3, #5
 8000a22:	4413      	add	r3, r2
 8000a24:	3318      	adds	r3, #24
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d108      	bne.n	8000a3e <isButtonLongPressed+0x2a>
		buttons[index].flag_long_pressed = 0;
 8000a2c:	4a07      	ldr	r2, [pc, #28]	; (8000a4c <isButtonLongPressed+0x38>)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	015b      	lsls	r3, r3, #5
 8000a32:	4413      	add	r3, r2
 8000a34:	3318      	adds	r3, #24
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
	    return 1;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e000      	b.n	8000a40 <isButtonLongPressed+0x2c>
	}
	return 0;
 8000a3e:	2300      	movs	r3, #0
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bc80      	pop	{r7}
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	200001bc 	.word	0x200001bc

08000a50 <isButtonReleased>:

int isButtonReleased(int index) {
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
    if (buttons[index].flag_released == 1) {
 8000a58:	4a0b      	ldr	r2, [pc, #44]	; (8000a88 <isButtonReleased+0x38>)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	015b      	lsls	r3, r3, #5
 8000a5e:	4413      	add	r3, r2
 8000a60:	331c      	adds	r3, #28
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	2b01      	cmp	r3, #1
 8000a66:	d108      	bne.n	8000a7a <isButtonReleased+0x2a>
        buttons[index].flag_released = 0;
 8000a68:	4a07      	ldr	r2, [pc, #28]	; (8000a88 <isButtonReleased+0x38>)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	015b      	lsls	r3, r3, #5
 8000a6e:	4413      	add	r3, r2
 8000a70:	331c      	adds	r3, #28
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
        return 1;
 8000a76:	2301      	movs	r3, #1
 8000a78:	e000      	b.n	8000a7c <isButtonReleased+0x2c>
    }
    return 0;
 8000a7a:	2300      	movs	r3, #0
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bc80      	pop	{r7}
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	200001bc 	.word	0x200001bc

08000a8c <setButtonFlag>:

void subKeyProcess(int index){
	buttons[index].flag_pressed = 1;
}

void setButtonFlag(int index){
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	buttons[index].flag_pressed = 0;
 8000a94:	4a05      	ldr	r2, [pc, #20]	; (8000aac <setButtonFlag+0x20>)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	015b      	lsls	r3, r3, #5
 8000a9a:	4413      	add	r3, r2
 8000a9c:	3314      	adds	r3, #20
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
}
 8000aa2:	bf00      	nop
 8000aa4:	370c      	adds	r7, #12
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bc80      	pop	{r7}
 8000aaa:	4770      	bx	lr
 8000aac:	200001bc 	.word	0x200001bc

08000ab0 <getKeyInput>:
//				}
//			}
//		}
//	}
//}
void getKeyInput(){
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_BUTTONS; i++){
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	607b      	str	r3, [r7, #4]
 8000aba:	e0b3      	b.n	8000c24 <getKeyInput+0x174>
		buttons[i].KeyReg2 = buttons[i].KeyReg1;
 8000abc:	4a5e      	ldr	r2, [pc, #376]	; (8000c38 <getKeyInput+0x188>)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	015b      	lsls	r3, r3, #5
 8000ac2:	4413      	add	r3, r2
 8000ac4:	3304      	adds	r3, #4
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	495b      	ldr	r1, [pc, #364]	; (8000c38 <getKeyInput+0x188>)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	015b      	lsls	r3, r3, #5
 8000ace:	440b      	add	r3, r1
 8000ad0:	3308      	adds	r3, #8
 8000ad2:	601a      	str	r2, [r3, #0]
		buttons[i].KeyReg1 = buttons[i].KeyReg0;
 8000ad4:	4a58      	ldr	r2, [pc, #352]	; (8000c38 <getKeyInput+0x188>)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	015b      	lsls	r3, r3, #5
 8000ada:	4413      	add	r3, r2
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	4956      	ldr	r1, [pc, #344]	; (8000c38 <getKeyInput+0x188>)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	015b      	lsls	r3, r3, #5
 8000ae4:	440b      	add	r3, r1
 8000ae6:	3304      	adds	r3, #4
 8000ae8:	601a      	str	r2, [r3, #0]

		buttons[i].KeyReg0 = HAL_GPIO_ReadPin(BUTTON_PORTS[i], BUTTON_PINS[i]);
 8000aea:	4a54      	ldr	r2, [pc, #336]	; (8000c3c <getKeyInput+0x18c>)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000af2:	4953      	ldr	r1, [pc, #332]	; (8000c40 <getKeyInput+0x190>)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000afa:	4619      	mov	r1, r3
 8000afc:	4610      	mov	r0, r2
 8000afe:	f003 f83f 	bl	8003b80 <HAL_GPIO_ReadPin>
 8000b02:	4603      	mov	r3, r0
 8000b04:	4619      	mov	r1, r3
 8000b06:	4a4c      	ldr	r2, [pc, #304]	; (8000c38 <getKeyInput+0x188>)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	015b      	lsls	r3, r3, #5
 8000b0c:	4413      	add	r3, r2
 8000b0e:	6019      	str	r1, [r3, #0]

		if ((buttons[i].KeyReg1 == buttons[i].KeyReg0) && (buttons[i].KeyReg1 == buttons[i].KeyReg2)){
 8000b10:	4a49      	ldr	r2, [pc, #292]	; (8000c38 <getKeyInput+0x188>)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	015b      	lsls	r3, r3, #5
 8000b16:	4413      	add	r3, r2
 8000b18:	3304      	adds	r3, #4
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	4946      	ldr	r1, [pc, #280]	; (8000c38 <getKeyInput+0x188>)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	015b      	lsls	r3, r3, #5
 8000b22:	440b      	add	r3, r1
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	429a      	cmp	r2, r3
 8000b28:	d179      	bne.n	8000c1e <getKeyInput+0x16e>
 8000b2a:	4a43      	ldr	r2, [pc, #268]	; (8000c38 <getKeyInput+0x188>)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	015b      	lsls	r3, r3, #5
 8000b30:	4413      	add	r3, r2
 8000b32:	3304      	adds	r3, #4
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	4940      	ldr	r1, [pc, #256]	; (8000c38 <getKeyInput+0x188>)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	015b      	lsls	r3, r3, #5
 8000b3c:	440b      	add	r3, r1
 8000b3e:	3308      	adds	r3, #8
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	429a      	cmp	r2, r3
 8000b44:	d16b      	bne.n	8000c1e <getKeyInput+0x16e>
			if (buttons[i].KeyReg2 != buttons[i].KeyReg3){
 8000b46:	4a3c      	ldr	r2, [pc, #240]	; (8000c38 <getKeyInput+0x188>)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	015b      	lsls	r3, r3, #5
 8000b4c:	4413      	add	r3, r2
 8000b4e:	3308      	adds	r3, #8
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	4939      	ldr	r1, [pc, #228]	; (8000c38 <getKeyInput+0x188>)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	015b      	lsls	r3, r3, #5
 8000b58:	440b      	add	r3, r1
 8000b5a:	330c      	adds	r3, #12
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	429a      	cmp	r2, r3
 8000b60:	d032      	beq.n	8000bc8 <getKeyInput+0x118>
				buttons[i].KeyReg3 = buttons[i].KeyReg2;
 8000b62:	4a35      	ldr	r2, [pc, #212]	; (8000c38 <getKeyInput+0x188>)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	015b      	lsls	r3, r3, #5
 8000b68:	4413      	add	r3, r2
 8000b6a:	3308      	adds	r3, #8
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	4932      	ldr	r1, [pc, #200]	; (8000c38 <getKeyInput+0x188>)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	015b      	lsls	r3, r3, #5
 8000b74:	440b      	add	r3, r1
 8000b76:	330c      	adds	r3, #12
 8000b78:	601a      	str	r2, [r3, #0]

				if (buttons[i].KeyReg3 == PRESSED_STATE){
 8000b7a:	4a2f      	ldr	r2, [pc, #188]	; (8000c38 <getKeyInput+0x188>)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	015b      	lsls	r3, r3, #5
 8000b80:	4413      	add	r3, r2
 8000b82:	330c      	adds	r3, #12
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d10e      	bne.n	8000ba8 <getKeyInput+0xf8>
					buttons[i].TimeOutForKeyPress = 50;
 8000b8a:	4a2b      	ldr	r2, [pc, #172]	; (8000c38 <getKeyInput+0x188>)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	015b      	lsls	r3, r3, #5
 8000b90:	4413      	add	r3, r2
 8000b92:	3310      	adds	r3, #16
 8000b94:	2232      	movs	r2, #50	; 0x32
 8000b96:	601a      	str	r2, [r3, #0]
					buttons[i].flag_pressed = 1;
 8000b98:	4a27      	ldr	r2, [pc, #156]	; (8000c38 <getKeyInput+0x188>)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	015b      	lsls	r3, r3, #5
 8000b9e:	4413      	add	r3, r2
 8000ba0:	3314      	adds	r3, #20
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	601a      	str	r2, [r3, #0]
 8000ba6:	e03a      	b.n	8000c1e <getKeyInput+0x16e>
				} else if (buttons[i].KeyReg3 == NORMAL_STATE) {
 8000ba8:	4a23      	ldr	r2, [pc, #140]	; (8000c38 <getKeyInput+0x188>)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	015b      	lsls	r3, r3, #5
 8000bae:	4413      	add	r3, r2
 8000bb0:	330c      	adds	r3, #12
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d132      	bne.n	8000c1e <getKeyInput+0x16e>
					buttons[i].flag_released = 1;
 8000bb8:	4a1f      	ldr	r2, [pc, #124]	; (8000c38 <getKeyInput+0x188>)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	015b      	lsls	r3, r3, #5
 8000bbe:	4413      	add	r3, r2
 8000bc0:	331c      	adds	r3, #28
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	e02a      	b.n	8000c1e <getKeyInput+0x16e>
				}
			}
			else {
				if (buttons[i].KeyReg3 == PRESSED_STATE) {
 8000bc8:	4a1b      	ldr	r2, [pc, #108]	; (8000c38 <getKeyInput+0x188>)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	015b      	lsls	r3, r3, #5
 8000bce:	4413      	add	r3, r2
 8000bd0:	330c      	adds	r3, #12
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d122      	bne.n	8000c1e <getKeyInput+0x16e>
					buttons[i].TimeOutForKeyPress--;
 8000bd8:	4a17      	ldr	r2, [pc, #92]	; (8000c38 <getKeyInput+0x188>)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	015b      	lsls	r3, r3, #5
 8000bde:	4413      	add	r3, r2
 8000be0:	3310      	adds	r3, #16
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	1e5a      	subs	r2, r3, #1
 8000be6:	4914      	ldr	r1, [pc, #80]	; (8000c38 <getKeyInput+0x188>)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	015b      	lsls	r3, r3, #5
 8000bec:	440b      	add	r3, r1
 8000bee:	3310      	adds	r3, #16
 8000bf0:	601a      	str	r2, [r3, #0]

				    if (buttons[i].TimeOutForKeyPress == 0) {
 8000bf2:	4a11      	ldr	r2, [pc, #68]	; (8000c38 <getKeyInput+0x188>)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	015b      	lsls	r3, r3, #5
 8000bf8:	4413      	add	r3, r2
 8000bfa:	3310      	adds	r3, #16
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d10d      	bne.n	8000c1e <getKeyInput+0x16e>
				    	buttons[i].TimeOutForKeyPress = 50;
 8000c02:	4a0d      	ldr	r2, [pc, #52]	; (8000c38 <getKeyInput+0x188>)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	015b      	lsls	r3, r3, #5
 8000c08:	4413      	add	r3, r2
 8000c0a:	3310      	adds	r3, #16
 8000c0c:	2232      	movs	r2, #50	; 0x32
 8000c0e:	601a      	str	r2, [r3, #0]

				        buttons[i].flag_long_pressed = 1;
 8000c10:	4a09      	ldr	r2, [pc, #36]	; (8000c38 <getKeyInput+0x188>)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	015b      	lsls	r3, r3, #5
 8000c16:	4413      	add	r3, r2
 8000c18:	3318      	adds	r3, #24
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < NUM_BUTTONS; i++){
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	3301      	adds	r3, #1
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2b09      	cmp	r3, #9
 8000c28:	f77f af48 	ble.w	8000abc <getKeyInput+0xc>
				    }
				}
			}
		}
	}
}
 8000c2c:	bf00      	nop
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	200001bc 	.word	0x200001bc
 8000c3c:	20000000 	.word	0x20000000
 8000c40:	20000028 	.word	0x20000028
 8000c44:	00000000 	.word	0x00000000

08000c48 <GetARR>:
    {"A5", 880.00}, {"B5", 987.77}, {"C6", 1046.50}
};


// Hàm tìm ARR từ tên nốt
uint32_t GetARR(char *noteName) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < sizeof(notes)/sizeof(notes[0]); i++) {
 8000c50:	2300      	movs	r3, #0
 8000c52:	60fb      	str	r3, [r7, #12]
 8000c54:	e025      	b.n	8000ca2 <GetARR+0x5a>
        if (strcmp(notes[i].name, noteName) == 0) {
 8000c56:	4a1a      	ldr	r2, [pc, #104]	; (8000cc0 <GetARR+0x78>)
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000c5e:	6879      	ldr	r1, [r7, #4]
 8000c60:	4618      	mov	r0, r3
 8000c62:	f7ff fa75 	bl	8000150 <strcmp>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d117      	bne.n	8000c9c <GetARR+0x54>
            return (uint32_t)(1000000.0 / notes[i].freq) - 1; // Timer chạy 1 MHz
 8000c6c:	4a14      	ldr	r2, [pc, #80]	; (8000cc0 <GetARR+0x78>)
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	00db      	lsls	r3, r3, #3
 8000c72:	4413      	add	r3, r2
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff fbd8 	bl	800042c <__aeabi_f2d>
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	460b      	mov	r3, r1
 8000c80:	a10d      	add	r1, pc, #52	; (adr r1, 8000cb8 <GetARR+0x70>)
 8000c82:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000c86:	f7ff fd53 	bl	8000730 <__aeabi_ddiv>
 8000c8a:	4602      	mov	r2, r0
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	4610      	mov	r0, r2
 8000c90:	4619      	mov	r1, r3
 8000c92:	f7ff fe35 	bl	8000900 <__aeabi_d2uiz>
 8000c96:	4603      	mov	r3, r0
 8000c98:	3b01      	subs	r3, #1
 8000c9a:	e006      	b.n	8000caa <GetARR+0x62>
    for (int i = 0; i < sizeof(notes)/sizeof(notes[0]); i++) {
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	2b0e      	cmp	r3, #14
 8000ca6:	d9d6      	bls.n	8000c56 <GetARR+0xe>
        }
    }
    return 0; // Nếu không tìm thấy
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3710      	adds	r7, #16
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	f3af 8000 	nop.w
 8000cb8:	00000000 	.word	0x00000000
 8000cbc:	412e8480 	.word	0x412e8480
 8000cc0:	2000003c 	.word	0x2000003c

08000cc4 <PlayNote>:

// Hàm phát nốt nhạc với tham số volume (0–100%)
void PlayNote(char *noteName, uint16_t duration, uint8_t volumePercent) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	460b      	mov	r3, r1
 8000cce:	807b      	strh	r3, [r7, #2]
 8000cd0:	4613      	mov	r3, r2
 8000cd2:	707b      	strb	r3, [r7, #1]
    uint32_t arr = GetARR(noteName);
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f7ff ffb7 	bl	8000c48 <GetARR>
 8000cda:	60f8      	str	r0, [r7, #12]
    if (arr == 0) return; // Không hợp lệ
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d025      	beq.n	8000d2e <PlayNote+0x6a>

    htim1.Init.Prescaler = 7;        // 8 MHz / (7+1) = 1 MHz
 8000ce2:	4b15      	ldr	r3, [pc, #84]	; (8000d38 <PlayNote+0x74>)
 8000ce4:	2207      	movs	r2, #7
 8000ce6:	605a      	str	r2, [r3, #4]
    htim1.Init.Period = arr;
 8000ce8:	4a13      	ldr	r2, [pc, #76]	; (8000d38 <PlayNote+0x74>)
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	60d3      	str	r3, [r2, #12]
    HAL_TIM_PWM_Init(&htim1);
 8000cee:	4812      	ldr	r0, [pc, #72]	; (8000d38 <PlayNote+0x74>)
 8000cf0:	f004 f976 	bl	8004fe0 <HAL_TIM_PWM_Init>

    // Duty cycle theo phần trăm âm lượng
    uint32_t compare = (arr * volumePercent) / 100;
 8000cf4:	787b      	ldrb	r3, [r7, #1]
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	fb02 f303 	mul.w	r3, r2, r3
 8000cfc:	4a0f      	ldr	r2, [pc, #60]	; (8000d3c <PlayNote+0x78>)
 8000cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8000d02:	095b      	lsrs	r3, r3, #5
 8000d04:	60bb      	str	r3, [r7, #8]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, compare);
 8000d06:	4b0c      	ldr	r3, [pc, #48]	; (8000d38 <PlayNote+0x74>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	68ba      	ldr	r2, [r7, #8]
 8000d0c:	635a      	str	r2, [r3, #52]	; 0x34

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4809      	ldr	r0, [pc, #36]	; (8000d38 <PlayNote+0x74>)
 8000d12:	f004 f9bd 	bl	8005090 <HAL_TIM_PWM_Start>
    HAL_Delay(duration);
 8000d16:	887b      	ldrh	r3, [r7, #2]
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f002 f891 	bl	8002e40 <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000d1e:	2100      	movs	r1, #0
 8000d20:	4805      	ldr	r0, [pc, #20]	; (8000d38 <PlayNote+0x74>)
 8000d22:	f004 fa51 	bl	80051c8 <HAL_TIM_PWM_Stop>

    HAL_Delay(50); // nghỉ ngắn giữa các nốt
 8000d26:	2032      	movs	r0, #50	; 0x32
 8000d28:	f002 f88a 	bl	8002e40 <HAL_Delay>
 8000d2c:	e000      	b.n	8000d30 <PlayNote+0x6c>
    if (arr == 0) return; // Không hợp lệ
 8000d2e:	bf00      	nop
}
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20000380 	.word	0x20000380
 8000d3c:	51eb851f 	.word	0x51eb851f

08000d40 <PlayJackpotTune>:


void PlayJackpotTune() {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
    PlayNote("C4", 100, 30);
 8000d44:	221e      	movs	r2, #30
 8000d46:	2164      	movs	r1, #100	; 0x64
 8000d48:	4816      	ldr	r0, [pc, #88]	; (8000da4 <PlayJackpotTune+0x64>)
 8000d4a:	f7ff ffbb 	bl	8000cc4 <PlayNote>
    PlayNote("E4", 100, 35);
 8000d4e:	2223      	movs	r2, #35	; 0x23
 8000d50:	2164      	movs	r1, #100	; 0x64
 8000d52:	4815      	ldr	r0, [pc, #84]	; (8000da8 <PlayJackpotTune+0x68>)
 8000d54:	f7ff ffb6 	bl	8000cc4 <PlayNote>
    PlayNote("G4", 100, 40);
 8000d58:	2228      	movs	r2, #40	; 0x28
 8000d5a:	2164      	movs	r1, #100	; 0x64
 8000d5c:	4813      	ldr	r0, [pc, #76]	; (8000dac <PlayJackpotTune+0x6c>)
 8000d5e:	f7ff ffb1 	bl	8000cc4 <PlayNote>

    PlayNote("C5", 120, 45);
 8000d62:	222d      	movs	r2, #45	; 0x2d
 8000d64:	2178      	movs	r1, #120	; 0x78
 8000d66:	4812      	ldr	r0, [pc, #72]	; (8000db0 <PlayJackpotTune+0x70>)
 8000d68:	f7ff ffac 	bl	8000cc4 <PlayNote>
    PlayNote("E5", 120, 50);
 8000d6c:	2232      	movs	r2, #50	; 0x32
 8000d6e:	2178      	movs	r1, #120	; 0x78
 8000d70:	4810      	ldr	r0, [pc, #64]	; (8000db4 <PlayJackpotTune+0x74>)
 8000d72:	f7ff ffa7 	bl	8000cc4 <PlayNote>
    PlayNote("G5", 120, 55);
 8000d76:	2237      	movs	r2, #55	; 0x37
 8000d78:	2178      	movs	r1, #120	; 0x78
 8000d7a:	480f      	ldr	r0, [pc, #60]	; (8000db8 <PlayJackpotTune+0x78>)
 8000d7c:	f7ff ffa2 	bl	8000cc4 <PlayNote>

    PlayNote("C6", 600, 70);
 8000d80:	2246      	movs	r2, #70	; 0x46
 8000d82:	f44f 7116 	mov.w	r1, #600	; 0x258
 8000d86:	480d      	ldr	r0, [pc, #52]	; (8000dbc <PlayJackpotTune+0x7c>)
 8000d88:	f7ff ff9c 	bl	8000cc4 <PlayNote>
    HAL_Delay(100);
 8000d8c:	2064      	movs	r0, #100	; 0x64
 8000d8e:	f002 f857 	bl	8002e40 <HAL_Delay>
    PlayNote("C6", 900, 75);   // nổ lần 2
 8000d92:	224b      	movs	r2, #75	; 0x4b
 8000d94:	f44f 7161 	mov.w	r1, #900	; 0x384
 8000d98:	4808      	ldr	r0, [pc, #32]	; (8000dbc <PlayJackpotTune+0x7c>)
 8000d9a:	f7ff ff93 	bl	8000cc4 <PlayNote>
}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	08005f00 	.word	0x08005f00
 8000da8:	08005f08 	.word	0x08005f08
 8000dac:	08005f10 	.word	0x08005f10
 8000db0:	08005f1c 	.word	0x08005f1c
 8000db4:	08005f24 	.word	0x08005f24
 8000db8:	08005f2c 	.word	0x08005f2c
 8000dbc:	08005f38 	.word	0x08005f38

08000dc0 <PlaySadLoseTune>:

void PlaySadLoseTune() {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
    PlayNote("C5", 200, 35);
 8000dc4:	2223      	movs	r2, #35	; 0x23
 8000dc6:	21c8      	movs	r1, #200	; 0xc8
 8000dc8:	480d      	ldr	r0, [pc, #52]	; (8000e00 <PlaySadLoseTune+0x40>)
 8000dca:	f7ff ff7b 	bl	8000cc4 <PlayNote>
    PlayNote("B4", 200, 30);
 8000dce:	221e      	movs	r2, #30
 8000dd0:	21c8      	movs	r1, #200	; 0xc8
 8000dd2:	480c      	ldr	r0, [pc, #48]	; (8000e04 <PlaySadLoseTune+0x44>)
 8000dd4:	f7ff ff76 	bl	8000cc4 <PlayNote>
    PlayNote("A4", 200, 30);
 8000dd8:	221e      	movs	r2, #30
 8000dda:	21c8      	movs	r1, #200	; 0xc8
 8000ddc:	480a      	ldr	r0, [pc, #40]	; (8000e08 <PlaySadLoseTune+0x48>)
 8000dde:	f7ff ff71 	bl	8000cc4 <PlayNote>
    PlayNote("G4", 300, 25);
 8000de2:	2219      	movs	r2, #25
 8000de4:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000de8:	4808      	ldr	r0, [pc, #32]	; (8000e0c <PlaySadLoseTune+0x4c>)
 8000dea:	f7ff ff6b 	bl	8000cc4 <PlayNote>
    PlayNote("E4", 900, 20);
 8000dee:	2214      	movs	r2, #20
 8000df0:	f44f 7161 	mov.w	r1, #900	; 0x384
 8000df4:	4806      	ldr	r0, [pc, #24]	; (8000e10 <PlaySadLoseTune+0x50>)
 8000df6:	f7ff ff65 	bl	8000cc4 <PlayNote>
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	08005f1c 	.word	0x08005f1c
 8000e04:	08005f18 	.word	0x08005f18
 8000e08:	08005f14 	.word	0x08005f14
 8000e0c:	08005f10 	.word	0x08005f10
 8000e10:	08005f08 	.word	0x08005f08

08000e14 <PlayWelcomeTune>:

void PlayWelcomeTune() {
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
    PlayNote("C4", 200, 30);
 8000e18:	221e      	movs	r2, #30
 8000e1a:	21c8      	movs	r1, #200	; 0xc8
 8000e1c:	480c      	ldr	r0, [pc, #48]	; (8000e50 <PlayWelcomeTune+0x3c>)
 8000e1e:	f7ff ff51 	bl	8000cc4 <PlayNote>
    PlayNote("E4", 200, 35);
 8000e22:	2223      	movs	r2, #35	; 0x23
 8000e24:	21c8      	movs	r1, #200	; 0xc8
 8000e26:	480b      	ldr	r0, [pc, #44]	; (8000e54 <PlayWelcomeTune+0x40>)
 8000e28:	f7ff ff4c 	bl	8000cc4 <PlayNote>
    PlayNote("G4", 200, 40);
 8000e2c:	2228      	movs	r2, #40	; 0x28
 8000e2e:	21c8      	movs	r1, #200	; 0xc8
 8000e30:	4809      	ldr	r0, [pc, #36]	; (8000e58 <PlayWelcomeTune+0x44>)
 8000e32:	f7ff ff47 	bl	8000cc4 <PlayNote>
    PlayNote("E4", 200, 35);
 8000e36:	2223      	movs	r2, #35	; 0x23
 8000e38:	21c8      	movs	r1, #200	; 0xc8
 8000e3a:	4806      	ldr	r0, [pc, #24]	; (8000e54 <PlayWelcomeTune+0x40>)
 8000e3c:	f7ff ff42 	bl	8000cc4 <PlayNote>
    PlayNote("C5", 500, 45);
 8000e40:	222d      	movs	r2, #45	; 0x2d
 8000e42:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000e46:	4805      	ldr	r0, [pc, #20]	; (8000e5c <PlayWelcomeTune+0x48>)
 8000e48:	f7ff ff3c 	bl	8000cc4 <PlayNote>
}
 8000e4c:	bf00      	nop
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	08005f00 	.word	0x08005f00
 8000e54:	08005f08 	.word	0x08005f08
 8000e58:	08005f10 	.word	0x08005f10
 8000e5c:	08005f1c 	.word	0x08005f1c

08000e60 <clk_pulse>:
    0x07, // 7: a b c
    0x7F, // 8: a b c d e f g
    0x6F  // 9: a b c d f g
};

void clk_pulse(void) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SDK_GPIO_Port, SDK_Pin, GPIO_PIN_SET);
 8000e64:	2201      	movs	r2, #1
 8000e66:	2180      	movs	r1, #128	; 0x80
 8000e68:	4804      	ldr	r0, [pc, #16]	; (8000e7c <clk_pulse+0x1c>)
 8000e6a:	f002 fea0 	bl	8003bae <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SDK_GPIO_Port, SDK_Pin, GPIO_PIN_RESET);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	2180      	movs	r1, #128	; 0x80
 8000e72:	4802      	ldr	r0, [pc, #8]	; (8000e7c <clk_pulse+0x1c>)
 8000e74:	f002 fe9b 	bl	8003bae <HAL_GPIO_WritePin>
}
 8000e78:	bf00      	nop
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40010800 	.word	0x40010800

08000e80 <latch_pulse>:

void latch_pulse(void) {
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_SET);
 8000e84:	2201      	movs	r2, #1
 8000e86:	2140      	movs	r1, #64	; 0x40
 8000e88:	4804      	ldr	r0, [pc, #16]	; (8000e9c <latch_pulse+0x1c>)
 8000e8a:	f002 fe90 	bl	8003bae <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_RESET);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2140      	movs	r1, #64	; 0x40
 8000e92:	4802      	ldr	r0, [pc, #8]	; (8000e9c <latch_pulse+0x1c>)
 8000e94:	f002 fe8b 	bl	8003bae <HAL_GPIO_WritePin>
}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40010800 	.word	0x40010800

08000ea0 <shift_byte>:

void shift_byte(uint8_t data) {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	71fb      	strb	r3, [r7, #7]
    for (int i = 7; i >= 0; --i) { // MSB trước
 8000eaa:	2307      	movs	r3, #7
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	e011      	b.n	8000ed4 <shift_byte+0x34>
        HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, (data & (1 << i)) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000eb0:	79fa      	ldrb	r2, [r7, #7]
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	fa42 f303 	asr.w	r3, r2, r3
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	f003 0301 	and.w	r3, r3, #1
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	4807      	ldr	r0, [pc, #28]	; (8000ee4 <shift_byte+0x44>)
 8000ec6:	f002 fe72 	bl	8003bae <HAL_GPIO_WritePin>
        clk_pulse();
 8000eca:	f7ff ffc9 	bl	8000e60 <clk_pulse>
    for (int i = 7; i >= 0; --i) { // MSB trước
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	3b01      	subs	r3, #1
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	daea      	bge.n	8000eb0 <shift_byte+0x10>
    }
}
 8000eda:	bf00      	nop
 8000edc:	bf00      	nop
 8000ede:	3710      	adds	r7, #16
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	40010c00 	.word	0x40010c00

08000ee8 <HC595_Send3_GPIO>:

void HC595_Send3_GPIO(uint8_t b3, uint8_t b2, uint8_t b1) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	71fb      	strb	r3, [r7, #7]
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	71bb      	strb	r3, [r7, #6]
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	717b      	strb	r3, [r7, #5]
    HAL_GPIO_WritePin(LOAD_GPIO_Port, LOAD_Pin, GPIO_PIN_RESET);
 8000efa:	2200      	movs	r2, #0
 8000efc:	2140      	movs	r1, #64	; 0x40
 8000efe:	480a      	ldr	r0, [pc, #40]	; (8000f28 <HC595_Send3_GPIO+0x40>)
 8000f00:	f002 fe55 	bl	8003bae <HAL_GPIO_WritePin>

    shift_byte(b3);
 8000f04:	79fb      	ldrb	r3, [r7, #7]
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff ffca 	bl	8000ea0 <shift_byte>
    shift_byte(b2);
 8000f0c:	79bb      	ldrb	r3, [r7, #6]
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff ffc6 	bl	8000ea0 <shift_byte>
    shift_byte(b1);
 8000f14:	797b      	ldrb	r3, [r7, #5]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff ffc2 	bl	8000ea0 <shift_byte>

    latch_pulse();
 8000f1c:	f7ff ffb0 	bl	8000e80 <latch_pulse>
}
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	40010800 	.word	0x40010800

08000f2c <invert_byte>:

uint8_t invert_byte(uint8_t x) {
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	71fb      	strb	r3, [r7, #7]
    return (~x) & 0x7F; // chỉ 7 bit a..g, giữ DP = 0 nếu cần
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000f40:	b2db      	uxtb	r3, r3
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr

08000f4c <update_led_buffer>:

void update_led_buffer(int num1, int num2, int num3){
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
	led_buffer[0] = num1;
 8000f58:	4a06      	ldr	r2, [pc, #24]	; (8000f74 <update_led_buffer+0x28>)
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	6013      	str	r3, [r2, #0]
	led_buffer[1] = num2;
 8000f5e:	4a05      	ldr	r2, [pc, #20]	; (8000f74 <update_led_buffer+0x28>)
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	6053      	str	r3, [r2, #4]
	led_buffer[2] = num3;
 8000f64:	4a03      	ldr	r2, [pc, #12]	; (8000f74 <update_led_buffer+0x28>)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6093      	str	r3, [r2, #8]
}
 8000f6a:	bf00      	nop
 8000f6c:	3714      	adds	r7, #20
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bc80      	pop	{r7}
 8000f72:	4770      	bx	lr
 8000f74:	200000bc 	.word	0x200000bc

08000f78 <display_3_digit>:

void display_3_digit(void) {
 8000f78:	b5b0      	push	{r4, r5, r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
    uint8_t b1 = SEG_CC[led_buffer[0]];
 8000f7e:	4b14      	ldr	r3, [pc, #80]	; (8000fd0 <display_3_digit+0x58>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a14      	ldr	r2, [pc, #80]	; (8000fd4 <display_3_digit+0x5c>)
 8000f84:	5cd3      	ldrb	r3, [r2, r3]
 8000f86:	71fb      	strb	r3, [r7, #7]
    uint8_t b2 = SEG_CC[led_buffer[1]];
 8000f88:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <display_3_digit+0x58>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	4a11      	ldr	r2, [pc, #68]	; (8000fd4 <display_3_digit+0x5c>)
 8000f8e:	5cd3      	ldrb	r3, [r2, r3]
 8000f90:	71bb      	strb	r3, [r7, #6]
    uint8_t b3 = SEG_CC[led_buffer[2]];
 8000f92:	4b0f      	ldr	r3, [pc, #60]	; (8000fd0 <display_3_digit+0x58>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	4a0f      	ldr	r2, [pc, #60]	; (8000fd4 <display_3_digit+0x5c>)
 8000f98:	5cd3      	ldrb	r3, [r2, r3]
 8000f9a:	717b      	strb	r3, [r7, #5]

    // Gửi theo thứ tự U1 → U2 → U3
    HC595_Send3_GPIO(invert_byte(b3), invert_byte(b2), invert_byte(b1) );
 8000f9c:	797b      	ldrb	r3, [r7, #5]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff ffc4 	bl	8000f2c <invert_byte>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	461c      	mov	r4, r3
 8000fa8:	79bb      	ldrb	r3, [r7, #6]
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff ffbe 	bl	8000f2c <invert_byte>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	461d      	mov	r5, r3
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff ffb8 	bl	8000f2c <invert_byte>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	461a      	mov	r2, r3
 8000fc0:	4629      	mov	r1, r5
 8000fc2:	4620      	mov	r0, r4
 8000fc4:	f7ff ff90 	bl	8000ee8 <HC595_Send3_GPIO>
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bdb0      	pop	{r4, r5, r7, pc}
 8000fd0:	200000bc 	.word	0x200000bc
 8000fd4:	080060e8 	.word	0x080060e8

08000fd8 <display_init>:
int pos_right = RUN_COL_START; // Hàng 2 chạy từ trái → phải

int currmark = 0;


void display_init() {
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
    lcd_init();
 8000fdc:	f000 fc76 	bl	80018cc <lcd_init>
    setTimer(TIMER_LCD_ANIMATION, LCD_UPDATE_CYCLE);
 8000fe0:	21c8      	movs	r1, #200	; 0xc8
 8000fe2:	2006      	movs	r0, #6
 8000fe4:	f001 fcdc 	bl	80029a0 <setTimer>
    setTimer(TIMER_BLINK, BLINK_CYCLE);
 8000fe8:	21fa      	movs	r1, #250	; 0xfa
 8000fea:	2009      	movs	r0, #9
 8000fec:	f001 fcd8 	bl	80029a0 <setTimer>

}
 8000ff0:	bf00      	nop
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <display_welcome_screen>:

/* ========== Welcome Screen ========== */
void display_welcome_screen() {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
    lcd_goto_XY(0, 3);
 8000ff8:	2103      	movs	r1, #3
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f000 fc32 	bl	8001864 <lcd_goto_XY>
    lcd_send_string("Lucky Spin Game");
 8001000:	4803      	ldr	r0, [pc, #12]	; (8001010 <display_welcome_screen+0x1c>)
 8001002:	f000 fc8b 	bl	800191c <lcd_send_string>

    display_list_button();
 8001006:	f000 fb5f 	bl	80016c8 <display_list_button>
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	08005f3c 	.word	0x08005f3c

08001014 <display_announcement>:

/* ========== Announcement ========== */
void display_announcement(int announce_num) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	lcd_clear_display();
 800101c:	f000 fc18 	bl	8001850 <lcd_clear_display>
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3b14      	subs	r3, #20
 8001024:	2b05      	cmp	r3, #5
 8001026:	d877      	bhi.n	8001118 <display_announcement+0x104>
 8001028:	a201      	add	r2, pc, #4	; (adr r2, 8001030 <display_announcement+0x1c>)
 800102a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800102e:	bf00      	nop
 8001030:	08001049 	.word	0x08001049
 8001034:	08001059 	.word	0x08001059
 8001038:	08001069 	.word	0x08001069
 800103c:	08001079 	.word	0x08001079
 8001040:	080010b3 	.word	0x080010b3
 8001044:	080010ed 	.word	0x080010ed
    switch (announce_num){
    case START:
    	lcd_goto_XY(0, 8);
 8001048:	2108      	movs	r1, #8
 800104a:	2000      	movs	r0, #0
 800104c:	f000 fc0a 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("START");
 8001050:	4834      	ldr	r0, [pc, #208]	; (8001124 <display_announcement+0x110>)
 8001052:	f000 fc63 	bl	800191c <lcd_send_string>
    	break;
 8001056:	e060      	b.n	800111a <display_announcement+0x106>
    case BIGWIN:
    	lcd_goto_XY(0, 6);
 8001058:	2106      	movs	r1, #6
 800105a:	2000      	movs	r0, #0
 800105c:	f000 fc02 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("BIG WIN!");
 8001060:	4831      	ldr	r0, [pc, #196]	; (8001128 <display_announcement+0x114>)
 8001062:	f000 fc5b 	bl	800191c <lcd_send_string>
    	break;
 8001066:	e058      	b.n	800111a <display_announcement+0x106>
    case BETTER_LUCK_NEXT_TIME:
    	lcd_goto_XY(0, 0);
 8001068:	2100      	movs	r1, #0
 800106a:	2000      	movs	r0, #0
 800106c:	f000 fbfa 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("GOOD LUCK NEXT TIME!");
 8001070:	482e      	ldr	r0, [pc, #184]	; (800112c <display_announcement+0x118>)
 8001072:	f000 fc53 	bl	800191c <lcd_send_string>
    	break;
 8001076:	e050      	b.n	800111a <display_announcement+0x106>
    case P1_LOSE:
    	lcd_goto_XY(1, 5);
 8001078:	2105      	movs	r1, #5
 800107a:	2001      	movs	r0, #1
 800107c:	f000 fbf2 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("P1");
 8001080:	482b      	ldr	r0, [pc, #172]	; (8001130 <display_announcement+0x11c>)
 8001082:	f000 fc4b 	bl	800191c <lcd_send_string>
    	lcd_goto_XY(1, 13);
 8001086:	210d      	movs	r1, #13
 8001088:	2001      	movs	r0, #1
 800108a:	f000 fbeb 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("P2");
 800108e:	4829      	ldr	r0, [pc, #164]	; (8001134 <display_announcement+0x120>)
 8001090:	f000 fc44 	bl	800191c <lcd_send_string>
    	lcd_goto_XY(2, 3);
 8001094:	2103      	movs	r1, #3
 8001096:	2002      	movs	r0, #2
 8001098:	f000 fbe4 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("LOSER");
 800109c:	4826      	ldr	r0, [pc, #152]	; (8001138 <display_announcement+0x124>)
 800109e:	f000 fc3d 	bl	800191c <lcd_send_string>
    	lcd_goto_XY(2, 12);
 80010a2:	210c      	movs	r1, #12
 80010a4:	2002      	movs	r0, #2
 80010a6:	f000 fbdd 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("WINER");
 80010aa:	4824      	ldr	r0, [pc, #144]	; (800113c <display_announcement+0x128>)
 80010ac:	f000 fc36 	bl	800191c <lcd_send_string>
    	break;
 80010b0:	e033      	b.n	800111a <display_announcement+0x106>
    case P2_LOSE:
    	lcd_goto_XY(1, 5);
 80010b2:	2105      	movs	r1, #5
 80010b4:	2001      	movs	r0, #1
 80010b6:	f000 fbd5 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("P1");
 80010ba:	481d      	ldr	r0, [pc, #116]	; (8001130 <display_announcement+0x11c>)
 80010bc:	f000 fc2e 	bl	800191c <lcd_send_string>
    	lcd_goto_XY(1, 13);
 80010c0:	210d      	movs	r1, #13
 80010c2:	2001      	movs	r0, #1
 80010c4:	f000 fbce 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("P2");
 80010c8:	481a      	ldr	r0, [pc, #104]	; (8001134 <display_announcement+0x120>)
 80010ca:	f000 fc27 	bl	800191c <lcd_send_string>
    	lcd_goto_XY(2, 3);
 80010ce:	2103      	movs	r1, #3
 80010d0:	2002      	movs	r0, #2
 80010d2:	f000 fbc7 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("WINER");
 80010d6:	4819      	ldr	r0, [pc, #100]	; (800113c <display_announcement+0x128>)
 80010d8:	f000 fc20 	bl	800191c <lcd_send_string>
    	lcd_goto_XY(2, 12);
 80010dc:	210c      	movs	r1, #12
 80010de:	2002      	movs	r0, #2
 80010e0:	f000 fbc0 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("LOSER");
 80010e4:	4814      	ldr	r0, [pc, #80]	; (8001138 <display_announcement+0x124>)
 80010e6:	f000 fc19 	bl	800191c <lcd_send_string>
    	break;
 80010ea:	e016      	b.n	800111a <display_announcement+0x106>
    case TIE:
    	lcd_goto_XY(1, 5);
 80010ec:	2105      	movs	r1, #5
 80010ee:	2001      	movs	r0, #1
 80010f0:	f000 fbb8 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("P1");
 80010f4:	480e      	ldr	r0, [pc, #56]	; (8001130 <display_announcement+0x11c>)
 80010f6:	f000 fc11 	bl	800191c <lcd_send_string>
    	lcd_goto_XY(1, 13);
 80010fa:	210d      	movs	r1, #13
 80010fc:	2001      	movs	r0, #1
 80010fe:	f000 fbb1 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("P2");
 8001102:	480c      	ldr	r0, [pc, #48]	; (8001134 <display_announcement+0x120>)
 8001104:	f000 fc0a 	bl	800191c <lcd_send_string>
    	lcd_goto_XY(2, 1);
 8001108:	2101      	movs	r1, #1
 800110a:	2002      	movs	r0, #2
 800110c:	f000 fbaa 	bl	8001864 <lcd_goto_XY>
    	lcd_send_string("THE SCORE IS EVEN!");
 8001110:	480b      	ldr	r0, [pc, #44]	; (8001140 <display_announcement+0x12c>)
 8001112:	f000 fc03 	bl	800191c <lcd_send_string>
    	break;
 8001116:	e000      	b.n	800111a <display_announcement+0x106>
    default:
    	break;
 8001118:	bf00      	nop
    }
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	08005f4c 	.word	0x08005f4c
 8001128:	08005f54 	.word	0x08005f54
 800112c:	08005f60 	.word	0x08005f60
 8001130:	08005f78 	.word	0x08005f78
 8001134:	08005f7c 	.word	0x08005f7c
 8001138:	08005f80 	.word	0x08005f80
 800113c:	08005f88 	.word	0x08005f88
 8001140:	08005f90 	.word	0x08005f90

08001144 <display_while_playing>:



/* ========== Hàm hiển thị màn hình khi trò chơi đang chạy ========== */
void display_while_playing() {
 8001144:	b580      	push	{r7, lr}
 8001146:	b092      	sub	sp, #72	; 0x48
 8001148:	af00      	add	r7, sp, #0
	if (!isTimerExpired(TIMER_LCD_ANIMATION)) {
 800114a:	2006      	movs	r0, #6
 800114c:	f001 fc48 	bl	80029e0 <isTimerExpired>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d07a      	beq.n	800124c <display_while_playing+0x108>
	    return;
	}

	    // --- Reset Timer cho lần sau ---
	setTimer(TIMER_LCD_ANIMATION, LCD_UPDATE_CYCLE);
 8001156:	21c8      	movs	r1, #200	; 0xc8
 8001158:	2006      	movs	r0, #6
 800115a:	f001 fc21 	bl	80029a0 <setTimer>
    char line1[21];
    char line2[21];

    // clear buffer
    for (int i = 0; i < 20; i++) {
 800115e:	2300      	movs	r3, #0
 8001160:	647b      	str	r3, [r7, #68]	; 0x44
 8001162:	e00d      	b.n	8001180 <display_while_playing+0x3c>
        line1[i] = ' ';
 8001164:	f107 021c 	add.w	r2, r7, #28
 8001168:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800116a:	4413      	add	r3, r2
 800116c:	2220      	movs	r2, #32
 800116e:	701a      	strb	r2, [r3, #0]
        line2[i] = ' ';
 8001170:	1d3a      	adds	r2, r7, #4
 8001172:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001174:	4413      	add	r3, r2
 8001176:	2220      	movs	r2, #32
 8001178:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 20; i++) {
 800117a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800117c:	3301      	adds	r3, #1
 800117e:	647b      	str	r3, [r7, #68]	; 0x44
 8001180:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001182:	2b13      	cmp	r3, #19
 8001184:	ddee      	ble.n	8001164 <display_while_playing+0x20>
    }
    line1[20] = '\0';
 8001186:	2300      	movs	r3, #0
 8001188:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    line2[20] = '\0';
 800118c:	2300      	movs	r3, #0
 800118e:	763b      	strb	r3, [r7, #24]

    // --- VẼ MŨI TÊN TRÊN HÀNG 1 (<<<) ---
    for (int i = 0; i < ARROW_LEN; i++) {
 8001190:	2300      	movs	r3, #0
 8001192:	643b      	str	r3, [r7, #64]	; 0x40
 8001194:	e013      	b.n	80011be <display_while_playing+0x7a>
        int col = pos_left - i;
 8001196:	4b2f      	ldr	r3, [pc, #188]	; (8001254 <display_while_playing+0x110>)
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	637b      	str	r3, [r7, #52]	; 0x34
        if (col >= RUN_COL_START && col <= RUN_COL_END)
 80011a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	dd08      	ble.n	80011b8 <display_while_playing+0x74>
 80011a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011a8:	2b11      	cmp	r3, #17
 80011aa:	dc05      	bgt.n	80011b8 <display_while_playing+0x74>
            line1[col] = '<';
 80011ac:	f107 021c 	add.w	r2, r7, #28
 80011b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011b2:	4413      	add	r3, r2
 80011b4:	223c      	movs	r2, #60	; 0x3c
 80011b6:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < ARROW_LEN; i++) {
 80011b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80011ba:	3301      	adds	r3, #1
 80011bc:	643b      	str	r3, [r7, #64]	; 0x40
 80011be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	dde8      	ble.n	8001196 <display_while_playing+0x52>
    }

    // --- VẼ MŨI TÊN TRÊN HÀNG 2 (>>>) ---
    for (int i = 0; i < ARROW_LEN; i++) {
 80011c4:	2300      	movs	r3, #0
 80011c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80011c8:	e012      	b.n	80011f0 <display_while_playing+0xac>
        int col = pos_right + i;
 80011ca:	4b23      	ldr	r3, [pc, #140]	; (8001258 <display_while_playing+0x114>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80011d0:	4413      	add	r3, r2
 80011d2:	63bb      	str	r3, [r7, #56]	; 0x38
        if (col >= RUN_COL_START && col <= RUN_COL_END)
 80011d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	dd07      	ble.n	80011ea <display_while_playing+0xa6>
 80011da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011dc:	2b11      	cmp	r3, #17
 80011de:	dc04      	bgt.n	80011ea <display_while_playing+0xa6>
            line2[col] = '>';
 80011e0:	1d3a      	adds	r2, r7, #4
 80011e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80011e4:	4413      	add	r3, r2
 80011e6:	223e      	movs	r2, #62	; 0x3e
 80011e8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < ARROW_LEN; i++) {
 80011ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011ec:	3301      	adds	r3, #1
 80011ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80011f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011f2:	2b02      	cmp	r3, #2
 80011f4:	dde9      	ble.n	80011ca <display_while_playing+0x86>
    }

    // In ra LCD
    lcd_goto_XY(1, 0);
 80011f6:	2100      	movs	r1, #0
 80011f8:	2001      	movs	r0, #1
 80011fa:	f000 fb33 	bl	8001864 <lcd_goto_XY>
    lcd_send_string(line1);
 80011fe:	f107 031c 	add.w	r3, r7, #28
 8001202:	4618      	mov	r0, r3
 8001204:	f000 fb8a 	bl	800191c <lcd_send_string>

    lcd_goto_XY(2, 0);
 8001208:	2100      	movs	r1, #0
 800120a:	2002      	movs	r0, #2
 800120c:	f000 fb2a 	bl	8001864 <lcd_goto_XY>
    lcd_send_string(line2);
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	4618      	mov	r0, r3
 8001214:	f000 fb82 	bl	800191c <lcd_send_string>

    // --- CẬP NHẬT VỊ TRÍ ---
    pos_left--;          // <<< di chuyển trái
 8001218:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <display_while_playing+0x110>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	3b01      	subs	r3, #1
 800121e:	4a0d      	ldr	r2, [pc, #52]	; (8001254 <display_while_playing+0x110>)
 8001220:	6013      	str	r3, [r2, #0]
    pos_right++;         // >>> di chuyển phải
 8001222:	4b0d      	ldr	r3, [pc, #52]	; (8001258 <display_while_playing+0x114>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	3301      	adds	r3, #1
 8001228:	4a0b      	ldr	r2, [pc, #44]	; (8001258 <display_while_playing+0x114>)
 800122a:	6013      	str	r3, [r2, #0]

    // Reset vòng lặp
    if (pos_left < (RUN_COL_START - ARROW_LEN))
 800122c:	4b09      	ldr	r3, [pc, #36]	; (8001254 <display_while_playing+0x110>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001234:	da02      	bge.n	800123c <display_while_playing+0xf8>
        pos_left = RUN_COL_END;
 8001236:	4b07      	ldr	r3, [pc, #28]	; (8001254 <display_while_playing+0x110>)
 8001238:	2211      	movs	r2, #17
 800123a:	601a      	str	r2, [r3, #0]

    if (pos_right > (RUN_COL_END + 1))
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <display_while_playing+0x114>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2b12      	cmp	r3, #18
 8001242:	dd04      	ble.n	800124e <display_while_playing+0x10a>
        pos_right = RUN_COL_START - ARROW_LEN + 1;
 8001244:	4b04      	ldr	r3, [pc, #16]	; (8001258 <display_while_playing+0x114>)
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	e000      	b.n	800124e <display_while_playing+0x10a>
	    return;
 800124c:	bf00      	nop
}
 800124e:	3748      	adds	r7, #72	; 0x48
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	200000b4 	.word	0x200000b4
 8001258:	200000b8 	.word	0x200000b8

0800125c <reset_animation_pos>:

void reset_animation_pos(){
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
    pos_left  = RUN_COL_END;
 8001260:	4b04      	ldr	r3, [pc, #16]	; (8001274 <reset_animation_pos+0x18>)
 8001262:	2211      	movs	r2, #17
 8001264:	601a      	str	r2, [r3, #0]
    pos_right = RUN_COL_START;
 8001266:	4b04      	ldr	r3, [pc, #16]	; (8001278 <reset_animation_pos+0x1c>)
 8001268:	2202      	movs	r2, #2
 800126a:	601a      	str	r2, [r3, #0]
}
 800126c:	bf00      	nop
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr
 8001274:	200000b4 	.word	0x200000b4
 8001278:	200000b8 	.word	0x200000b8

0800127c <display_list_modes>:

void display_list_modes(){
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
	switch(choose_mode){
 8001280:	4bd1      	ldr	r3, [pc, #836]	; (80015c8 <display_list_modes+0x34c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2b07      	cmp	r3, #7
 8001286:	f200 81da 	bhi.w	800163e <display_list_modes+0x3c2>
 800128a:	a201      	add	r2, pc, #4	; (adr r2, 8001290 <display_list_modes+0x14>)
 800128c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001290:	080012b1 	.word	0x080012b1
 8001294:	08001311 	.word	0x08001311
 8001298:	080013a7 	.word	0x080013a7
 800129c:	0800143d 	.word	0x0800143d
 80012a0:	080014d3 	.word	0x080014d3
 80012a4:	080012b9 	.word	0x080012b9
 80012a8:	08001565 	.word	0x08001565
 80012ac:	08001627 	.word	0x08001627
	case INIT:
		choose_mode = LIST_MODES;
 80012b0:	4bc5      	ldr	r3, [pc, #788]	; (80015c8 <display_list_modes+0x34c>)
 80012b2:	2205      	movs	r2, #5
 80012b4:	601a      	str	r2, [r3, #0]
		break;
 80012b6:	e1d1      	b.n	800165c <display_list_modes+0x3e0>
	case LIST_MODES:
		lcd_goto_XY(0, 0);
 80012b8:	2100      	movs	r1, #0
 80012ba:	2000      	movs	r0, #0
 80012bc:	f000 fad2 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Single Spin");
 80012c0:	48c2      	ldr	r0, [pc, #776]	; (80015cc <display_list_modes+0x350>)
 80012c2:	f000 fb2b 	bl	800191c <lcd_send_string>

		lcd_goto_XY(1, 0);
 80012c6:	2100      	movs	r1, #0
 80012c8:	2001      	movs	r0, #1
 80012ca:	f000 facb 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Hold Spin");
 80012ce:	48c0      	ldr	r0, [pc, #768]	; (80015d0 <display_list_modes+0x354>)
 80012d0:	f000 fb24 	bl	800191c <lcd_send_string>

		lcd_goto_XY(2, 0);
 80012d4:	2100      	movs	r1, #0
 80012d6:	2002      	movs	r0, #2
 80012d8:	f000 fac4 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Acc Decel Spin");
 80012dc:	48bd      	ldr	r0, [pc, #756]	; (80015d4 <display_list_modes+0x358>)
 80012de:	f000 fb1d 	bl	800191c <lcd_send_string>

		lcd_goto_XY(3, 0);
 80012e2:	2100      	movs	r1, #0
 80012e4:	2003      	movs	r0, #3
 80012e6:	f000 fabd 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Two Players");
 80012ea:	48bb      	ldr	r0, [pc, #748]	; (80015d8 <display_list_modes+0x35c>)
 80012ec:	f000 fb16 	bl	800191c <lcd_send_string>
		if(isButtonPressed(0) == 1){
 80012f0:	2000      	movs	r0, #0
 80012f2:	f7ff fb71 	bl	80009d8 <isButtonPressed>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	f040 81a2 	bne.w	8001642 <display_list_modes+0x3c6>
			lcd_clear_display();
 80012fe:	f000 faa7 	bl	8001850 <lcd_clear_display>
			choose_mode = MODE_SINGLE_SPIN;
 8001302:	4bb1      	ldr	r3, [pc, #708]	; (80015c8 <display_list_modes+0x34c>)
 8001304:	2201      	movs	r2, #1
 8001306:	601a      	str	r2, [r3, #0]
			setButtonFlag(0);
 8001308:	2000      	movs	r0, #0
 800130a:	f7ff fbbf 	bl	8000a8c <setButtonFlag>
		}
		break;
 800130e:	e198      	b.n	8001642 <display_list_modes+0x3c6>


	case MODE_SINGLE_SPIN:
		lcd_goto_XY(0, 0);
 8001310:	2100      	movs	r1, #0
 8001312:	2000      	movs	r0, #0
 8001314:	f000 faa6 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("> Single Spin");
 8001318:	48b0      	ldr	r0, [pc, #704]	; (80015dc <display_list_modes+0x360>)
 800131a:	f000 faff 	bl	800191c <lcd_send_string>

		lcd_goto_XY(1, 0);
 800131e:	2100      	movs	r1, #0
 8001320:	2001      	movs	r0, #1
 8001322:	f000 fa9f 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Hold Spin");
 8001326:	48aa      	ldr	r0, [pc, #680]	; (80015d0 <display_list_modes+0x354>)
 8001328:	f000 faf8 	bl	800191c <lcd_send_string>

		lcd_goto_XY(2, 0);
 800132c:	2100      	movs	r1, #0
 800132e:	2002      	movs	r0, #2
 8001330:	f000 fa98 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Acc Decel Spin");
 8001334:	48a7      	ldr	r0, [pc, #668]	; (80015d4 <display_list_modes+0x358>)
 8001336:	f000 faf1 	bl	800191c <lcd_send_string>

		lcd_goto_XY(3, 0);
 800133a:	2100      	movs	r1, #0
 800133c:	2003      	movs	r0, #3
 800133e:	f000 fa91 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Two Players");
 8001342:	48a5      	ldr	r0, [pc, #660]	; (80015d8 <display_list_modes+0x35c>)
 8001344:	f000 faea 	bl	800191c <lcd_send_string>

		if(isButtonPressed(2) == 1){
 8001348:	2002      	movs	r0, #2
 800134a:	f7ff fb45 	bl	80009d8 <isButtonPressed>
 800134e:	4603      	mov	r3, r0
 8001350:	2b01      	cmp	r3, #1
 8001352:	d118      	bne.n	8001386 <display_list_modes+0x10a>
			status = MODE_SINGLE_SPIN;
 8001354:	4ba2      	ldr	r3, [pc, #648]	; (80015e0 <display_list_modes+0x364>)
 8001356:	2201      	movs	r2, #1
 8001358:	601a      	str	r2, [r3, #0]

			display7SEG_mode_single_spin();
 800135a:	f001 f903 	bl	8002564 <display7SEG_mode_single_spin>

			lcd_clear_display();
 800135e:	f000 fa77 	bl	8001850 <lcd_clear_display>
			lcd_goto_XY(1, 5);
 8001362:	2105      	movs	r1, #5
 8001364:	2001      	movs	r0, #1
 8001366:	f000 fa7d 	bl	8001864 <lcd_goto_XY>
			lcd_send_string("Single Spin");
 800136a:	489e      	ldr	r0, [pc, #632]	; (80015e4 <display_list_modes+0x368>)
 800136c:	f000 fad6 	bl	800191c <lcd_send_string>

			lcd_goto_XY(3, 2);
 8001370:	2102      	movs	r1, #2
 8001372:	2003      	movs	r0, #3
 8001374:	f000 fa76 	bl	8001864 <lcd_goto_XY>
			lcd_send_string("Press B1 to spin");
 8001378:	489b      	ldr	r0, [pc, #620]	; (80015e8 <display_list_modes+0x36c>)
 800137a:	f000 facf 	bl	800191c <lcd_send_string>

			setButtonFlag(2);
 800137e:	2002      	movs	r0, #2
 8001380:	f7ff fb84 	bl	8000a8c <setButtonFlag>
			break;
 8001384:	e16a      	b.n	800165c <display_list_modes+0x3e0>
		}
		if(isButtonPressed(0) == 1){
 8001386:	2000      	movs	r0, #0
 8001388:	f7ff fb26 	bl	80009d8 <isButtonPressed>
 800138c:	4603      	mov	r3, r0
 800138e:	2b01      	cmp	r3, #1
 8001390:	f040 8159 	bne.w	8001646 <display_list_modes+0x3ca>
			lcd_clear_display();
 8001394:	f000 fa5c 	bl	8001850 <lcd_clear_display>
			choose_mode = MODE_HOLD_SPIN;
 8001398:	4b8b      	ldr	r3, [pc, #556]	; (80015c8 <display_list_modes+0x34c>)
 800139a:	2202      	movs	r2, #2
 800139c:	601a      	str	r2, [r3, #0]
			setButtonFlag(0);
 800139e:	2000      	movs	r0, #0
 80013a0:	f7ff fb74 	bl	8000a8c <setButtonFlag>
		}

		break;
 80013a4:	e14f      	b.n	8001646 <display_list_modes+0x3ca>
	case MODE_HOLD_SPIN:
		lcd_goto_XY(0, 0);
 80013a6:	2100      	movs	r1, #0
 80013a8:	2000      	movs	r0, #0
 80013aa:	f000 fa5b 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Single Spin");
 80013ae:	4887      	ldr	r0, [pc, #540]	; (80015cc <display_list_modes+0x350>)
 80013b0:	f000 fab4 	bl	800191c <lcd_send_string>

		lcd_goto_XY(1, 0);
 80013b4:	2100      	movs	r1, #0
 80013b6:	2001      	movs	r0, #1
 80013b8:	f000 fa54 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("> Hold Spin");
 80013bc:	488b      	ldr	r0, [pc, #556]	; (80015ec <display_list_modes+0x370>)
 80013be:	f000 faad 	bl	800191c <lcd_send_string>

		lcd_goto_XY(2, 0);
 80013c2:	2100      	movs	r1, #0
 80013c4:	2002      	movs	r0, #2
 80013c6:	f000 fa4d 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Acc Decel Spin");
 80013ca:	4882      	ldr	r0, [pc, #520]	; (80015d4 <display_list_modes+0x358>)
 80013cc:	f000 faa6 	bl	800191c <lcd_send_string>

		lcd_goto_XY(3, 0);
 80013d0:	2100      	movs	r1, #0
 80013d2:	2003      	movs	r0, #3
 80013d4:	f000 fa46 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Two Players");
 80013d8:	487f      	ldr	r0, [pc, #508]	; (80015d8 <display_list_modes+0x35c>)
 80013da:	f000 fa9f 	bl	800191c <lcd_send_string>

		if(isButtonPressed(2) == 1){
 80013de:	2002      	movs	r0, #2
 80013e0:	f7ff fafa 	bl	80009d8 <isButtonPressed>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d118      	bne.n	800141c <display_list_modes+0x1a0>
			status = MODE_HOLD_SPIN;
 80013ea:	4b7d      	ldr	r3, [pc, #500]	; (80015e0 <display_list_modes+0x364>)
 80013ec:	2202      	movs	r2, #2
 80013ee:	601a      	str	r2, [r3, #0]

			display7SEG_mode_hold_spin();
 80013f0:	f001 f83c 	bl	800246c <display7SEG_mode_hold_spin>

			lcd_clear_display();
 80013f4:	f000 fa2c 	bl	8001850 <lcd_clear_display>
			lcd_goto_XY(1, 5);
 80013f8:	2105      	movs	r1, #5
 80013fa:	2001      	movs	r0, #1
 80013fc:	f000 fa32 	bl	8001864 <lcd_goto_XY>
			lcd_send_string("Hold Spin");
 8001400:	487b      	ldr	r0, [pc, #492]	; (80015f0 <display_list_modes+0x374>)
 8001402:	f000 fa8b 	bl	800191c <lcd_send_string>
			lcd_goto_XY(3, 2);
 8001406:	2102      	movs	r1, #2
 8001408:	2003      	movs	r0, #3
 800140a:	f000 fa2b 	bl	8001864 <lcd_goto_XY>
			lcd_send_string("Press B1 to spin");
 800140e:	4876      	ldr	r0, [pc, #472]	; (80015e8 <display_list_modes+0x36c>)
 8001410:	f000 fa84 	bl	800191c <lcd_send_string>

			setButtonFlag(2);
 8001414:	2002      	movs	r0, #2
 8001416:	f7ff fb39 	bl	8000a8c <setButtonFlag>
			break;
 800141a:	e11f      	b.n	800165c <display_list_modes+0x3e0>
		}
		if(isButtonPressed(0) == 1){
 800141c:	2000      	movs	r0, #0
 800141e:	f7ff fadb 	bl	80009d8 <isButtonPressed>
 8001422:	4603      	mov	r3, r0
 8001424:	2b01      	cmp	r3, #1
 8001426:	f040 8110 	bne.w	800164a <display_list_modes+0x3ce>
			lcd_clear_display();
 800142a:	f000 fa11 	bl	8001850 <lcd_clear_display>
			choose_mode = MODE_ACCEL_DECEL_SPIN;
 800142e:	4b66      	ldr	r3, [pc, #408]	; (80015c8 <display_list_modes+0x34c>)
 8001430:	2203      	movs	r2, #3
 8001432:	601a      	str	r2, [r3, #0]
			setButtonFlag(0);
 8001434:	2000      	movs	r0, #0
 8001436:	f7ff fb29 	bl	8000a8c <setButtonFlag>
		}

		break;
 800143a:	e106      	b.n	800164a <display_list_modes+0x3ce>
	case MODE_ACCEL_DECEL_SPIN:
		lcd_goto_XY(0, 0);
 800143c:	2100      	movs	r1, #0
 800143e:	2000      	movs	r0, #0
 8001440:	f000 fa10 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Single Spin");
 8001444:	4861      	ldr	r0, [pc, #388]	; (80015cc <display_list_modes+0x350>)
 8001446:	f000 fa69 	bl	800191c <lcd_send_string>

		lcd_goto_XY(1, 0);
 800144a:	2100      	movs	r1, #0
 800144c:	2001      	movs	r0, #1
 800144e:	f000 fa09 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Hold Spin");
 8001452:	485f      	ldr	r0, [pc, #380]	; (80015d0 <display_list_modes+0x354>)
 8001454:	f000 fa62 	bl	800191c <lcd_send_string>

		lcd_goto_XY(2, 0);
 8001458:	2100      	movs	r1, #0
 800145a:	2002      	movs	r0, #2
 800145c:	f000 fa02 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("> Acc Decel Spin");
 8001460:	4864      	ldr	r0, [pc, #400]	; (80015f4 <display_list_modes+0x378>)
 8001462:	f000 fa5b 	bl	800191c <lcd_send_string>

		lcd_goto_XY(3, 0);
 8001466:	2100      	movs	r1, #0
 8001468:	2003      	movs	r0, #3
 800146a:	f000 f9fb 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Two Players");
 800146e:	485a      	ldr	r0, [pc, #360]	; (80015d8 <display_list_modes+0x35c>)
 8001470:	f000 fa54 	bl	800191c <lcd_send_string>

		if(isButtonPressed(2) == 1){
 8001474:	2002      	movs	r0, #2
 8001476:	f7ff faaf 	bl	80009d8 <isButtonPressed>
 800147a:	4603      	mov	r3, r0
 800147c:	2b01      	cmp	r3, #1
 800147e:	d118      	bne.n	80014b2 <display_list_modes+0x236>
			status = MODE_ACCEL_DECEL_SPIN;
 8001480:	4b57      	ldr	r3, [pc, #348]	; (80015e0 <display_list_modes+0x364>)
 8001482:	2203      	movs	r2, #3
 8001484:	601a      	str	r2, [r3, #0]

			display7SEG_mode_accel_decel_spin();
 8001486:	f000 ff6b 	bl	8002360 <display7SEG_mode_accel_decel_spin>

			lcd_clear_display();
 800148a:	f000 f9e1 	bl	8001850 <lcd_clear_display>
			lcd_goto_XY(1, 3);
 800148e:	2103      	movs	r1, #3
 8001490:	2001      	movs	r0, #1
 8001492:	f000 f9e7 	bl	8001864 <lcd_goto_XY>
			lcd_send_string("Acc Decel Spin");
 8001496:	4858      	ldr	r0, [pc, #352]	; (80015f8 <display_list_modes+0x37c>)
 8001498:	f000 fa40 	bl	800191c <lcd_send_string>
			lcd_goto_XY(3, 2);
 800149c:	2102      	movs	r1, #2
 800149e:	2003      	movs	r0, #3
 80014a0:	f000 f9e0 	bl	8001864 <lcd_goto_XY>
			lcd_send_string("Press B1 to spin");
 80014a4:	4850      	ldr	r0, [pc, #320]	; (80015e8 <display_list_modes+0x36c>)
 80014a6:	f000 fa39 	bl	800191c <lcd_send_string>

			setButtonFlag(2);
 80014aa:	2002      	movs	r0, #2
 80014ac:	f7ff faee 	bl	8000a8c <setButtonFlag>
			break;
 80014b0:	e0d4      	b.n	800165c <display_list_modes+0x3e0>
		}

		if (isButtonPressed(0) == 1){
 80014b2:	2000      	movs	r0, #0
 80014b4:	f7ff fa90 	bl	80009d8 <isButtonPressed>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b01      	cmp	r3, #1
 80014bc:	f040 80c7 	bne.w	800164e <display_list_modes+0x3d2>
			lcd_clear_display();
 80014c0:	f000 f9c6 	bl	8001850 <lcd_clear_display>
			choose_mode = MODE_TWO_PLAYERS;
 80014c4:	4b40      	ldr	r3, [pc, #256]	; (80015c8 <display_list_modes+0x34c>)
 80014c6:	2204      	movs	r2, #4
 80014c8:	601a      	str	r2, [r3, #0]
			setButtonFlag(0);
 80014ca:	2000      	movs	r0, #0
 80014cc:	f7ff fade 	bl	8000a8c <setButtonFlag>
		}
		break;
 80014d0:	e0bd      	b.n	800164e <display_list_modes+0x3d2>
	case MODE_TWO_PLAYERS:
		lcd_goto_XY(0, 0);
 80014d2:	2100      	movs	r1, #0
 80014d4:	2000      	movs	r0, #0
 80014d6:	f000 f9c5 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Single Spin");
 80014da:	483c      	ldr	r0, [pc, #240]	; (80015cc <display_list_modes+0x350>)
 80014dc:	f000 fa1e 	bl	800191c <lcd_send_string>

		lcd_goto_XY(1, 0);
 80014e0:	2100      	movs	r1, #0
 80014e2:	2001      	movs	r0, #1
 80014e4:	f000 f9be 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Hold Spin");
 80014e8:	4839      	ldr	r0, [pc, #228]	; (80015d0 <display_list_modes+0x354>)
 80014ea:	f000 fa17 	bl	800191c <lcd_send_string>

		lcd_goto_XY(2, 0);
 80014ee:	2100      	movs	r1, #0
 80014f0:	2002      	movs	r0, #2
 80014f2:	f000 f9b7 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Acc Decel Spin");
 80014f6:	4837      	ldr	r0, [pc, #220]	; (80015d4 <display_list_modes+0x358>)
 80014f8:	f000 fa10 	bl	800191c <lcd_send_string>

		lcd_goto_XY(3, 0);
 80014fc:	2100      	movs	r1, #0
 80014fe:	2003      	movs	r0, #3
 8001500:	f000 f9b0 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("> Two Players");
 8001504:	483d      	ldr	r0, [pc, #244]	; (80015fc <display_list_modes+0x380>)
 8001506:	f000 fa09 	bl	800191c <lcd_send_string>

		if(isButtonPressed(2) == 1){
 800150a:	2002      	movs	r0, #2
 800150c:	f7ff fa64 	bl	80009d8 <isButtonPressed>
 8001510:	4603      	mov	r3, r0
 8001512:	2b01      	cmp	r3, #1
 8001514:	d116      	bne.n	8001544 <display_list_modes+0x2c8>
			status = MODE_TWO_PLAYERS;
 8001516:	4b32      	ldr	r3, [pc, #200]	; (80015e0 <display_list_modes+0x364>)
 8001518:	2204      	movs	r2, #4
 800151a:	601a      	str	r2, [r3, #0]

			display7SEG_mode_two_players();
 800151c:	f001 fa02 	bl	8002924 <display7SEG_mode_two_players>

			lcd_clear_display();
 8001520:	f000 f996 	bl	8001850 <lcd_clear_display>
			lcd_goto_XY(1, 5);
 8001524:	2105      	movs	r1, #5
 8001526:	2001      	movs	r0, #1
 8001528:	f000 f99c 	bl	8001864 <lcd_goto_XY>
			lcd_send_string("Two Players");
 800152c:	4834      	ldr	r0, [pc, #208]	; (8001600 <display_list_modes+0x384>)
 800152e:	f000 f9f5 	bl	800191c <lcd_send_string>

			setTimer(WAIT_SCREEN_2P, 1000);
 8001532:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001536:	2007      	movs	r0, #7
 8001538:	f001 fa32 	bl	80029a0 <setTimer>
			setButtonFlag(2);
 800153c:	2002      	movs	r0, #2
 800153e:	f7ff faa5 	bl	8000a8c <setButtonFlag>
			break;
 8001542:	e08b      	b.n	800165c <display_list_modes+0x3e0>
		}

		if(isButtonPressed(0) == 1){
 8001544:	2000      	movs	r0, #0
 8001546:	f7ff fa47 	bl	80009d8 <isButtonPressed>
 800154a:	4603      	mov	r3, r0
 800154c:	2b01      	cmp	r3, #1
 800154e:	f040 8080 	bne.w	8001652 <display_list_modes+0x3d6>
			lcd_clear_display();
 8001552:	f000 f97d 	bl	8001850 <lcd_clear_display>
			choose_mode = WELCOME_SCREEN;
 8001556:	4b1c      	ldr	r3, [pc, #112]	; (80015c8 <display_list_modes+0x34c>)
 8001558:	2206      	movs	r2, #6
 800155a:	601a      	str	r2, [r3, #0]
			setButtonFlag(0);
 800155c:	2000      	movs	r0, #0
 800155e:	f7ff fa95 	bl	8000a8c <setButtonFlag>
		}
		break;
 8001562:	e076      	b.n	8001652 <display_list_modes+0x3d6>
	case WELCOME_SCREEN:
		lcd_goto_XY(0, 0);
 8001564:	2100      	movs	r1, #0
 8001566:	2000      	movs	r0, #0
 8001568:	f000 f97c 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Hold Spin");
 800156c:	4818      	ldr	r0, [pc, #96]	; (80015d0 <display_list_modes+0x354>)
 800156e:	f000 f9d5 	bl	800191c <lcd_send_string>

		lcd_goto_XY(1, 0);
 8001572:	2100      	movs	r1, #0
 8001574:	2001      	movs	r0, #1
 8001576:	f000 f975 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Acc Decel Spin");
 800157a:	4816      	ldr	r0, [pc, #88]	; (80015d4 <display_list_modes+0x358>)
 800157c:	f000 f9ce 	bl	800191c <lcd_send_string>

		lcd_goto_XY(2, 0);
 8001580:	2100      	movs	r1, #0
 8001582:	2002      	movs	r0, #2
 8001584:	f000 f96e 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("  Two Players");
 8001588:	4813      	ldr	r0, [pc, #76]	; (80015d8 <display_list_modes+0x35c>)
 800158a:	f000 f9c7 	bl	800191c <lcd_send_string>

		lcd_goto_XY(3, 0);
 800158e:	2100      	movs	r1, #0
 8001590:	2003      	movs	r0, #3
 8001592:	f000 f967 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("> Home screen");
 8001596:	481b      	ldr	r0, [pc, #108]	; (8001604 <display_list_modes+0x388>)
 8001598:	f000 f9c0 	bl	800191c <lcd_send_string>


		if(isButtonPressed(2) == 1){
 800159c:	2002      	movs	r0, #2
 800159e:	f7ff fa1b 	bl	80009d8 <isButtonPressed>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d12f      	bne.n	8001608 <display_list_modes+0x38c>
			update_led_buffer(9, 9, 9);
 80015a8:	2209      	movs	r2, #9
 80015aa:	2109      	movs	r1, #9
 80015ac:	2009      	movs	r0, #9
 80015ae:	f7ff fccd 	bl	8000f4c <update_led_buffer>
			display_3_digit();
 80015b2:	f7ff fce1 	bl	8000f78 <display_3_digit>
			lcd_clear_display();
 80015b6:	f000 f94b 	bl	8001850 <lcd_clear_display>
			status = HOME_SCREEN;
 80015ba:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <display_list_modes+0x364>)
 80015bc:	2207      	movs	r2, #7
 80015be:	601a      	str	r2, [r3, #0]
			choose_mode = HOME_SCREEN;
 80015c0:	4b01      	ldr	r3, [pc, #4]	; (80015c8 <display_list_modes+0x34c>)
 80015c2:	2207      	movs	r2, #7
 80015c4:	601a      	str	r2, [r3, #0]
			break;
 80015c6:	e049      	b.n	800165c <display_list_modes+0x3e0>
 80015c8:	20000160 	.word	0x20000160
 80015cc:	08005fa4 	.word	0x08005fa4
 80015d0:	08005fb4 	.word	0x08005fb4
 80015d4:	08005fc0 	.word	0x08005fc0
 80015d8:	08005fd4 	.word	0x08005fd4
 80015dc:	08005fe4 	.word	0x08005fe4
 80015e0:	20000164 	.word	0x20000164
 80015e4:	08005ff4 	.word	0x08005ff4
 80015e8:	08006000 	.word	0x08006000
 80015ec:	08006014 	.word	0x08006014
 80015f0:	08006020 	.word	0x08006020
 80015f4:	0800602c 	.word	0x0800602c
 80015f8:	08006040 	.word	0x08006040
 80015fc:	08006050 	.word	0x08006050
 8001600:	08006060 	.word	0x08006060
 8001604:	0800606c 	.word	0x0800606c
		}

		if(isButtonPressed(0) == 1){
 8001608:	2000      	movs	r0, #0
 800160a:	f7ff f9e5 	bl	80009d8 <isButtonPressed>
 800160e:	4603      	mov	r3, r0
 8001610:	2b01      	cmp	r3, #1
 8001612:	d120      	bne.n	8001656 <display_list_modes+0x3da>
			lcd_clear_display();
 8001614:	f000 f91c 	bl	8001850 <lcd_clear_display>
			choose_mode = MODE_SINGLE_SPIN;
 8001618:	4b11      	ldr	r3, [pc, #68]	; (8001660 <display_list_modes+0x3e4>)
 800161a:	2201      	movs	r2, #1
 800161c:	601a      	str	r2, [r3, #0]
			setButtonFlag(0);
 800161e:	2000      	movs	r0, #0
 8001620:	f7ff fa34 	bl	8000a8c <setButtonFlag>
		}
		break;
 8001624:	e017      	b.n	8001656 <display_list_modes+0x3da>
	case HOME_SCREEN:
		if(isButtonPressed(3) == 1)
 8001626:	2003      	movs	r0, #3
 8001628:	f7ff f9d6 	bl	80009d8 <isButtonPressed>
 800162c:	4603      	mov	r3, r0
 800162e:	2b01      	cmp	r3, #1
 8001630:	d113      	bne.n	800165a <display_list_modes+0x3de>
		{
			lcd_clear_display();
 8001632:	f000 f90d 	bl	8001850 <lcd_clear_display>
			//status = INIT ;
			setButtonFlag(3);
 8001636:	2003      	movs	r0, #3
 8001638:	f7ff fa28 	bl	8000a8c <setButtonFlag>
			break;
 800163c:	e00e      	b.n	800165c <display_list_modes+0x3e0>
		}
		break;
	default:
		break;
 800163e:	bf00      	nop
 8001640:	e00c      	b.n	800165c <display_list_modes+0x3e0>
		break;
 8001642:	bf00      	nop
 8001644:	e00a      	b.n	800165c <display_list_modes+0x3e0>
		break;
 8001646:	bf00      	nop
 8001648:	e008      	b.n	800165c <display_list_modes+0x3e0>
		break;
 800164a:	bf00      	nop
 800164c:	e006      	b.n	800165c <display_list_modes+0x3e0>
		break;
 800164e:	bf00      	nop
 8001650:	e004      	b.n	800165c <display_list_modes+0x3e0>
		break;
 8001652:	bf00      	nop
 8001654:	e002      	b.n	800165c <display_list_modes+0x3e0>
		break;
 8001656:	bf00      	nop
 8001658:	e000      	b.n	800165c <display_list_modes+0x3e0>
		break;
 800165a:	bf00      	nop
	}
};
 800165c:	bf00      	nop
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000160 	.word	0x20000160

08001664 <display_mode_two_players>:

void display_mode_two_players(int index_player){
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
	if(index_player == 1){
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d10e      	bne.n	8001690 <display_mode_two_players+0x2c>
		lcd_goto_XY(1, 0);
 8001672:	2100      	movs	r1, #0
 8001674:	2001      	movs	r0, #1
 8001676:	f000 f8f5 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("First Player");
 800167a:	4810      	ldr	r0, [pc, #64]	; (80016bc <display_mode_two_players+0x58>)
 800167c:	f000 f94e 	bl	800191c <lcd_send_string>
		lcd_goto_XY(3, 2);
 8001680:	2102      	movs	r1, #2
 8001682:	2003      	movs	r0, #3
 8001684:	f000 f8ee 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("Press B1 to spin");
 8001688:	480d      	ldr	r0, [pc, #52]	; (80016c0 <display_mode_two_players+0x5c>)
 800168a:	f000 f947 	bl	800191c <lcd_send_string>
		lcd_goto_XY(1, 7);
		lcd_send_string("Second Player");
		lcd_goto_XY(3, 2);
		lcd_send_string("Press B1 to spin");
	}
}
 800168e:	e010      	b.n	80016b2 <display_mode_two_players+0x4e>
	}else if (index_player == 2){
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2b02      	cmp	r3, #2
 8001694:	d10d      	bne.n	80016b2 <display_mode_two_players+0x4e>
		lcd_goto_XY(1, 7);
 8001696:	2107      	movs	r1, #7
 8001698:	2001      	movs	r0, #1
 800169a:	f000 f8e3 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("Second Player");
 800169e:	4809      	ldr	r0, [pc, #36]	; (80016c4 <display_mode_two_players+0x60>)
 80016a0:	f000 f93c 	bl	800191c <lcd_send_string>
		lcd_goto_XY(3, 2);
 80016a4:	2102      	movs	r1, #2
 80016a6:	2003      	movs	r0, #3
 80016a8:	f000 f8dc 	bl	8001864 <lcd_goto_XY>
		lcd_send_string("Press B1 to spin");
 80016ac:	4804      	ldr	r0, [pc, #16]	; (80016c0 <display_mode_two_players+0x5c>)
 80016ae:	f000 f935 	bl	800191c <lcd_send_string>
}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	0800607c 	.word	0x0800607c
 80016c0:	08006000 	.word	0x08006000
 80016c4:	0800608c 	.word	0x0800608c

080016c8 <display_list_button>:
void display_list_button(){
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
	lcd_goto_XY(2, 1);
 80016cc:	2101      	movs	r1, #1
 80016ce:	2002      	movs	r0, #2
 80016d0:	f000 f8c8 	bl	8001864 <lcd_goto_XY>
	lcd_send_string("B0");
 80016d4:	481a      	ldr	r0, [pc, #104]	; (8001740 <display_list_button+0x78>)
 80016d6:	f000 f921 	bl	800191c <lcd_send_string>
	lcd_goto_XY(2, 6);
 80016da:	2106      	movs	r1, #6
 80016dc:	2002      	movs	r0, #2
 80016de:	f000 f8c1 	bl	8001864 <lcd_goto_XY>
	lcd_send_string("B1");
 80016e2:	4818      	ldr	r0, [pc, #96]	; (8001744 <display_list_button+0x7c>)
 80016e4:	f000 f91a 	bl	800191c <lcd_send_string>
	lcd_goto_XY(2, 12);
 80016e8:	210c      	movs	r1, #12
 80016ea:	2002      	movs	r0, #2
 80016ec:	f000 f8ba 	bl	8001864 <lcd_goto_XY>
	lcd_send_string("B2");
 80016f0:	4815      	ldr	r0, [pc, #84]	; (8001748 <display_list_button+0x80>)
 80016f2:	f000 f913 	bl	800191c <lcd_send_string>
	lcd_goto_XY(2, 17);
 80016f6:	2111      	movs	r1, #17
 80016f8:	2002      	movs	r0, #2
 80016fa:	f000 f8b3 	bl	8001864 <lcd_goto_XY>
	lcd_send_string("B3");
 80016fe:	4813      	ldr	r0, [pc, #76]	; (800174c <display_list_button+0x84>)
 8001700:	f000 f90c 	bl	800191c <lcd_send_string>

	lcd_goto_XY(3, 0);
 8001704:	2100      	movs	r1, #0
 8001706:	2003      	movs	r0, #3
 8001708:	f000 f8ac 	bl	8001864 <lcd_goto_XY>
	lcd_send_string("MODE");
 800170c:	4810      	ldr	r0, [pc, #64]	; (8001750 <display_list_button+0x88>)
 800170e:	f000 f905 	bl	800191c <lcd_send_string>
	lcd_goto_XY(3, 5);
 8001712:	2105      	movs	r1, #5
 8001714:	2003      	movs	r0, #3
 8001716:	f000 f8a5 	bl	8001864 <lcd_goto_XY>
	lcd_send_string("SPIN");
 800171a:	480e      	ldr	r0, [pc, #56]	; (8001754 <display_list_button+0x8c>)
 800171c:	f000 f8fe 	bl	800191c <lcd_send_string>
	lcd_goto_XY(3, 11);
 8001720:	210b      	movs	r1, #11
 8001722:	2003      	movs	r0, #3
 8001724:	f000 f89e 	bl	8001864 <lcd_goto_XY>
	lcd_send_string("ACPT");
 8001728:	480b      	ldr	r0, [pc, #44]	; (8001758 <display_list_button+0x90>)
 800172a:	f000 f8f7 	bl	800191c <lcd_send_string>
	lcd_goto_XY(3, 16);
 800172e:	2110      	movs	r1, #16
 8001730:	2003      	movs	r0, #3
 8001732:	f000 f897 	bl	8001864 <lcd_goto_XY>
	lcd_send_string("LIST");
 8001736:	4809      	ldr	r0, [pc, #36]	; (800175c <display_list_button+0x94>)
 8001738:	f000 f8f0 	bl	800191c <lcd_send_string>
}
 800173c:	bf00      	nop
 800173e:	bd80      	pop	{r7, pc}
 8001740:	0800609c 	.word	0x0800609c
 8001744:	080060a0 	.word	0x080060a0
 8001748:	080060a4 	.word	0x080060a4
 800174c:	080060a8 	.word	0x080060a8
 8001750:	080060ac 	.word	0x080060ac
 8001754:	080060b4 	.word	0x080060b4
 8001758:	080060bc 	.word	0x080060bc
 800175c:	080060c4 	.word	0x080060c4

08001760 <check_result_single_player>:
int spin_flag = 0;



int led_buffer[MAX_LED] = {1, 2, 3};
int check_result_single_player(){
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
	if (led_buffer[0] == led_buffer[1] && led_buffer[1] == led_buffer[2]){
 8001764:	4b09      	ldr	r3, [pc, #36]	; (800178c <check_result_single_player+0x2c>)
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <check_result_single_player+0x2c>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	429a      	cmp	r2, r3
 800176e:	d107      	bne.n	8001780 <check_result_single_player+0x20>
 8001770:	4b06      	ldr	r3, [pc, #24]	; (800178c <check_result_single_player+0x2c>)
 8001772:	685a      	ldr	r2, [r3, #4]
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <check_result_single_player+0x2c>)
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	429a      	cmp	r2, r3
 800177a:	d101      	bne.n	8001780 <check_result_single_player+0x20>
		return 1;
 800177c:	2301      	movs	r3, #1
 800177e:	e000      	b.n	8001782 <check_result_single_player+0x22>
	}
	return 0;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	46bd      	mov	sp, r7
 8001786:	bc80      	pop	{r7}
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	200000bc 	.word	0x200000bc

08001790 <lcd_send_cmd>:
//    lcd_send_cmd(pos_Addr);
//}


void lcd_send_cmd(char cmd)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af02      	add	r7, sp, #8
 8001796:	4603      	mov	r3, r0
 8001798:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];

    data_u = (cmd & 0xF0);
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	f023 030f 	bic.w	r3, r3, #15
 80017a0:	73fb      	strb	r3, [r7, #15]
    data_l = ((cmd << 4) & 0xF0);
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	011b      	lsls	r3, r3, #4
 80017a6:	73bb      	strb	r3, [r7, #14]

    data_t[0] = data_u | 0x0C;
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
 80017aa:	f043 030c 	orr.w	r3, r3, #12
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x08;
 80017b2:	7bfb      	ldrb	r3, [r7, #15]
 80017b4:	f043 0308 	orr.w	r3, r3, #8
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0C;
 80017bc:	7bbb      	ldrb	r3, [r7, #14]
 80017be:	f043 030c 	orr.w	r3, r3, #12
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x08;
 80017c6:	7bbb      	ldrb	r3, [r7, #14]
 80017c8:	f043 0308 	orr.w	r3, r3, #8
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, data_t, 4, 100);
 80017d0:	f107 0208 	add.w	r2, r7, #8
 80017d4:	2364      	movs	r3, #100	; 0x64
 80017d6:	9300      	str	r3, [sp, #0]
 80017d8:	2304      	movs	r3, #4
 80017da:	214e      	movs	r1, #78	; 0x4e
 80017dc:	4803      	ldr	r0, [pc, #12]	; (80017ec <lcd_send_cmd+0x5c>)
 80017de:	f002 fb5b 	bl	8003e98 <HAL_I2C_Master_Transmit>
}
 80017e2:	bf00      	nop
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	200002fc 	.word	0x200002fc

080017f0 <lcd_send_data>:

void lcd_send_data(char data)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af02      	add	r7, sp, #8
 80017f6:	4603      	mov	r3, r0
 80017f8:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
    uint8_t data_t[4];

    data_u = (data & 0xF0);
 80017fa:	79fb      	ldrb	r3, [r7, #7]
 80017fc:	f023 030f 	bic.w	r3, r3, #15
 8001800:	73fb      	strb	r3, [r7, #15]
    data_l = ((data << 4) & 0xF0);
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	011b      	lsls	r3, r3, #4
 8001806:	73bb      	strb	r3, [r7, #14]

    data_t[0] = data_u | 0x0D;
 8001808:	7bfb      	ldrb	r3, [r7, #15]
 800180a:	f043 030d 	orr.w	r3, r3, #13
 800180e:	b2db      	uxtb	r3, r3
 8001810:	723b      	strb	r3, [r7, #8]
    data_t[1] = data_u | 0x09;
 8001812:	7bfb      	ldrb	r3, [r7, #15]
 8001814:	f043 0309 	orr.w	r3, r3, #9
 8001818:	b2db      	uxtb	r3, r3
 800181a:	727b      	strb	r3, [r7, #9]
    data_t[2] = data_l | 0x0D;
 800181c:	7bbb      	ldrb	r3, [r7, #14]
 800181e:	f043 030d 	orr.w	r3, r3, #13
 8001822:	b2db      	uxtb	r3, r3
 8001824:	72bb      	strb	r3, [r7, #10]
    data_t[3] = data_l | 0x09;
 8001826:	7bbb      	ldrb	r3, [r7, #14]
 8001828:	f043 0309 	orr.w	r3, r3, #9
 800182c:	b2db      	uxtb	r3, r3
 800182e:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, data_t, 4, 100);
 8001830:	f107 0208 	add.w	r2, r7, #8
 8001834:	2364      	movs	r3, #100	; 0x64
 8001836:	9300      	str	r3, [sp, #0]
 8001838:	2304      	movs	r3, #4
 800183a:	214e      	movs	r1, #78	; 0x4e
 800183c:	4803      	ldr	r0, [pc, #12]	; (800184c <lcd_send_data+0x5c>)
 800183e:	f002 fb2b 	bl	8003e98 <HAL_I2C_Master_Transmit>
}
 8001842:	bf00      	nop
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200002fc 	.word	0x200002fc

08001850 <lcd_clear_display>:

void lcd_clear_display(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01);
 8001854:	2001      	movs	r0, #1
 8001856:	f7ff ff9b 	bl	8001790 <lcd_send_cmd>
    HAL_Delay(2);
 800185a:	2002      	movs	r0, #2
 800185c:	f001 faf0 	bl	8002e40 <HAL_Delay>
}
 8001860:	bf00      	nop
 8001862:	bd80      	pop	{r7, pc}

08001864 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2b03      	cmp	r3, #3
 8001872:	d81f      	bhi.n	80018b4 <lcd_goto_XY+0x50>
 8001874:	a201      	add	r2, pc, #4	; (adr r2, 800187c <lcd_goto_XY+0x18>)
 8001876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800187a:	bf00      	nop
 800187c:	0800188d 	.word	0x0800188d
 8001880:	08001897 	.word	0x08001897
 8001884:	080018a1 	.word	0x080018a1
 8001888:	080018ab 	.word	0x080018ab
    uint8_t pos_Addr;

    switch(row)
    {
        case 0: pos_Addr = 0x80 + col;      break; // hàng 0
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	b2db      	uxtb	r3, r3
 8001890:	3b80      	subs	r3, #128	; 0x80
 8001892:	73fb      	strb	r3, [r7, #15]
 8001894:	e011      	b.n	80018ba <lcd_goto_XY+0x56>
        case 1: pos_Addr = 0xC0 + col;      break; // hàng 1
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	3b40      	subs	r3, #64	; 0x40
 800189c:	73fb      	strb	r3, [r7, #15]
 800189e:	e00c      	b.n	80018ba <lcd_goto_XY+0x56>
        case 2: pos_Addr = 0x94 + col;      break; // hàng 2 (0x14 + 0x80)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	3b6c      	subs	r3, #108	; 0x6c
 80018a6:	73fb      	strb	r3, [r7, #15]
 80018a8:	e007      	b.n	80018ba <lcd_goto_XY+0x56>
        case 3: pos_Addr = 0xD4 + col;      break; // hàng 3 (0x54 + 0x80)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	3b2c      	subs	r3, #44	; 0x2c
 80018b0:	73fb      	strb	r3, [r7, #15]
 80018b2:	e002      	b.n	80018ba <lcd_goto_XY+0x56>
        default: pos_Addr = 0x80;           break;
 80018b4:	2380      	movs	r3, #128	; 0x80
 80018b6:	73fb      	strb	r3, [r7, #15]
 80018b8:	bf00      	nop
    }

    lcd_send_cmd(pos_Addr);
 80018ba:	7bfb      	ldrb	r3, [r7, #15]
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff ff67 	bl	8001790 <lcd_send_cmd>
}
 80018c2:	bf00      	nop
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop

080018cc <lcd_init>:
void lcd_init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 80018d0:	2032      	movs	r0, #50	; 0x32
 80018d2:	f001 fab5 	bl	8002e40 <HAL_Delay>

    lcd_send_cmd(0x30);
 80018d6:	2030      	movs	r0, #48	; 0x30
 80018d8:	f7ff ff5a 	bl	8001790 <lcd_send_cmd>
    HAL_Delay(5);
 80018dc:	2005      	movs	r0, #5
 80018de:	f001 faaf 	bl	8002e40 <HAL_Delay>
    lcd_send_cmd(0x30);
 80018e2:	2030      	movs	r0, #48	; 0x30
 80018e4:	f7ff ff54 	bl	8001790 <lcd_send_cmd>
    HAL_Delay(1);
 80018e8:	2001      	movs	r0, #1
 80018ea:	f001 faa9 	bl	8002e40 <HAL_Delay>
    lcd_send_cmd(0x30);
 80018ee:	2030      	movs	r0, #48	; 0x30
 80018f0:	f7ff ff4e 	bl	8001790 <lcd_send_cmd>

    lcd_send_cmd(0x20);
 80018f4:	2020      	movs	r0, #32
 80018f6:	f7ff ff4b 	bl	8001790 <lcd_send_cmd>
    lcd_send_cmd(0x28);
 80018fa:	2028      	movs	r0, #40	; 0x28
 80018fc:	f7ff ff48 	bl	8001790 <lcd_send_cmd>
    lcd_send_cmd(0x0C);
 8001900:	200c      	movs	r0, #12
 8001902:	f7ff ff45 	bl	8001790 <lcd_send_cmd>
    lcd_send_cmd(0x01);
 8001906:	2001      	movs	r0, #1
 8001908:	f7ff ff42 	bl	8001790 <lcd_send_cmd>
    HAL_Delay(2);
 800190c:	2002      	movs	r0, #2
 800190e:	f001 fa97 	bl	8002e40 <HAL_Delay>
    lcd_send_cmd(0x06);
 8001912:	2006      	movs	r0, #6
 8001914:	f7ff ff3c 	bl	8001790 <lcd_send_cmd>
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}

0800191c <lcd_send_string>:

void lcd_send_string(char *str)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data(*str++);
 8001924:	e006      	b.n	8001934 <lcd_send_string+0x18>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	1c5a      	adds	r2, r3, #1
 800192a:	607a      	str	r2, [r7, #4]
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff ff5e 	bl	80017f0 <lcd_send_data>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d1f4      	bne.n	8001926 <lcd_send_string+0xa>
}
 800193c:	bf00      	nop
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
	...

08001948 <TurnOffAll>:
static int blink_counter = 0;
static uint8_t blink_target = TARGET_NONE; // Biến lưu xem đang nháy đèn nào

// --- PRIVATE FUNCTIONS ---

static void TurnOffAll(void){
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_WIN_GPIO_Port, LED_WIN_Pin, RESET);
 800194c:	2200      	movs	r2, #0
 800194e:	2110      	movs	r1, #16
 8001950:	4804      	ldr	r0, [pc, #16]	; (8001964 <TurnOffAll+0x1c>)
 8001952:	f002 f92c 	bl	8003bae <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_LOSE_GPIO_Port, LED_LOSE_Pin, RESET);
 8001956:	2200      	movs	r2, #0
 8001958:	2120      	movs	r1, #32
 800195a:	4802      	ldr	r0, [pc, #8]	; (8001964 <TurnOffAll+0x1c>)
 800195c:	f002 f927 	bl	8003bae <HAL_GPIO_WritePin>
}
 8001960:	bf00      	nop
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40010c00 	.word	0x40010c00

08001968 <TurnOnTarget>:

// Hàm bật đèn dựa trên target
static void TurnOnTarget(void){
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
    if(blink_target & TARGET_GREEN){
 800196c:	4b0b      	ldr	r3, [pc, #44]	; (800199c <TurnOnTarget+0x34>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	f003 0301 	and.w	r3, r3, #1
 8001974:	2b00      	cmp	r3, #0
 8001976:	d004      	beq.n	8001982 <TurnOnTarget+0x1a>
        HAL_GPIO_WritePin(LED_WIN_GPIO_Port, LED_WIN_Pin, SET);
 8001978:	2201      	movs	r2, #1
 800197a:	2110      	movs	r1, #16
 800197c:	4808      	ldr	r0, [pc, #32]	; (80019a0 <TurnOnTarget+0x38>)
 800197e:	f002 f916 	bl	8003bae <HAL_GPIO_WritePin>
    }
    if(blink_target & TARGET_RED){
 8001982:	4b06      	ldr	r3, [pc, #24]	; (800199c <TurnOnTarget+0x34>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	2b00      	cmp	r3, #0
 800198c:	d004      	beq.n	8001998 <TurnOnTarget+0x30>
        HAL_GPIO_WritePin(LED_LOSE_GPIO_Port, LED_LOSE_Pin, SET);
 800198e:	2201      	movs	r2, #1
 8001990:	2120      	movs	r1, #32
 8001992:	4803      	ldr	r0, [pc, #12]	; (80019a0 <TurnOnTarget+0x38>)
 8001994:	f002 f90b 	bl	8003bae <HAL_GPIO_WritePin>
    }
}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000178 	.word	0x20000178
 80019a0:	40010c00 	.word	0x40010c00

080019a4 <StartBlinking>:

// Hàm bắt đầu chu trình
static void StartBlinking(uint8_t target){
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4603      	mov	r3, r0
 80019ac:	71fb      	strb	r3, [r7, #7]
    TurnOffAll();
 80019ae:	f7ff ffcb 	bl	8001948 <TurnOffAll>

    blink_target = target;
 80019b2:	4a09      	ldr	r2, [pc, #36]	; (80019d8 <StartBlinking+0x34>)
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	7013      	strb	r3, [r2, #0]
    blink_counter = BLINK_TIMES;
 80019b8:	4b08      	ldr	r3, [pc, #32]	; (80019dc <StartBlinking+0x38>)
 80019ba:	2203      	movs	r2, #3
 80019bc:	601a      	str	r2, [r3, #0]

    // Bắt đầu ngay
    TurnOnTarget();
 80019be:	f7ff ffd3 	bl	8001968 <TurnOnTarget>
    setTimer(LED_TIMER_ID, BLINK_DURATION);
 80019c2:	2164      	movs	r1, #100	; 0x64
 80019c4:	2008      	movs	r0, #8
 80019c6:	f000 ffeb 	bl	80029a0 <setTimer>
    current_state = LED_STATE_ON;
 80019ca:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <StartBlinking+0x3c>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	701a      	strb	r2, [r3, #0]
}
 80019d0:	bf00      	nop
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20000178 	.word	0x20000178
 80019dc:	20000174 	.word	0x20000174
 80019e0:	20000170 	.word	0x20000170

080019e4 <Led_Announce_Init>:

// --- PUBLIC FUNCTIONS ---

void Led_Announce_Init(void){
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
    TurnOffAll();
 80019e8:	f7ff ffae 	bl	8001948 <TurnOffAll>
    current_state = LED_STATE_IDLE;
 80019ec:	4b03      	ldr	r3, [pc, #12]	; (80019fc <Led_Announce_Init+0x18>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]
    blink_target = TARGET_NONE;
 80019f2:	4b03      	ldr	r3, [pc, #12]	; (8001a00 <Led_Announce_Init+0x1c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	701a      	strb	r2, [r3, #0]
}
 80019f8:	bf00      	nop
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20000170 	.word	0x20000170
 8001a00:	20000178 	.word	0x20000178

08001a04 <Led_BlinkGreen>:

void Led_BlinkGreen(void){
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
    StartBlinking(TARGET_GREEN);
 8001a08:	2001      	movs	r0, #1
 8001a0a:	f7ff ffcb 	bl	80019a4 <StartBlinking>
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <Led_BlinkRed>:

void Led_BlinkRed(void){
 8001a12:	b580      	push	{r7, lr}
 8001a14:	af00      	add	r7, sp, #0
    StartBlinking(TARGET_RED);
 8001a16:	2002      	movs	r0, #2
 8001a18:	f7ff ffc4 	bl	80019a4 <StartBlinking>
}
 8001a1c:	bf00      	nop
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <Led_BlinkBoth>:

void Led_BlinkBoth(void) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
    StartBlinking(TARGET_BOTH);
 8001a24:	2003      	movs	r0, #3
 8001a26:	f7ff ffbd 	bl	80019a4 <StartBlinking>
}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
	...

08001a30 <Led_Announce_Process>:

void Led_Announce_Process(void){
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
    if(current_state == LED_STATE_IDLE) return;
 8001a34:	4b19      	ldr	r3, [pc, #100]	; (8001a9c <Led_Announce_Process+0x6c>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d02d      	beq.n	8001a98 <Led_Announce_Process+0x68>

    if(isTimerExpired(LED_TIMER_ID)){
 8001a3c:	2008      	movs	r0, #8
 8001a3e:	f000 ffcf 	bl	80029e0 <isTimerExpired>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d028      	beq.n	8001a9a <Led_Announce_Process+0x6a>
        switch(current_state){
 8001a48:	4b14      	ldr	r3, [pc, #80]	; (8001a9c <Led_Announce_Process+0x6c>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d002      	beq.n	8001a56 <Led_Announce_Process+0x26>
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d00a      	beq.n	8001a6a <Led_Announce_Process+0x3a>
                else{
                    current_state = LED_STATE_IDLE;
                }
                break;

            default: break;
 8001a54:	e021      	b.n	8001a9a <Led_Announce_Process+0x6a>
                TurnOffAll();
 8001a56:	f7ff ff77 	bl	8001948 <TurnOffAll>
                setTimer(LED_TIMER_ID, BLINK_DURATION);
 8001a5a:	2164      	movs	r1, #100	; 0x64
 8001a5c:	2008      	movs	r0, #8
 8001a5e:	f000 ff9f 	bl	80029a0 <setTimer>
                current_state = LED_STATE_OFF;
 8001a62:	4b0e      	ldr	r3, [pc, #56]	; (8001a9c <Led_Announce_Process+0x6c>)
 8001a64:	2202      	movs	r2, #2
 8001a66:	701a      	strb	r2, [r3, #0]
                break;
 8001a68:	e017      	b.n	8001a9a <Led_Announce_Process+0x6a>
                blink_counter--;
 8001a6a:	4b0d      	ldr	r3, [pc, #52]	; (8001aa0 <Led_Announce_Process+0x70>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	4a0b      	ldr	r2, [pc, #44]	; (8001aa0 <Led_Announce_Process+0x70>)
 8001a72:	6013      	str	r3, [r2, #0]
                if (blink_counter > 0){
 8001a74:	4b0a      	ldr	r3, [pc, #40]	; (8001aa0 <Led_Announce_Process+0x70>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	dd09      	ble.n	8001a90 <Led_Announce_Process+0x60>
                    TurnOnTarget(); // Bật lại đúng đèn cần bật
 8001a7c:	f7ff ff74 	bl	8001968 <TurnOnTarget>
                    setTimer(LED_TIMER_ID, BLINK_DURATION);
 8001a80:	2164      	movs	r1, #100	; 0x64
 8001a82:	2008      	movs	r0, #8
 8001a84:	f000 ff8c 	bl	80029a0 <setTimer>
                    current_state = LED_STATE_ON;
 8001a88:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <Led_Announce_Process+0x6c>)
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	701a      	strb	r2, [r3, #0]
                break;
 8001a8e:	e004      	b.n	8001a9a <Led_Announce_Process+0x6a>
                    current_state = LED_STATE_IDLE;
 8001a90:	4b02      	ldr	r3, [pc, #8]	; (8001a9c <Led_Announce_Process+0x6c>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	701a      	strb	r2, [r3, #0]
                break;
 8001a96:	e000      	b.n	8001a9a <Led_Announce_Process+0x6a>
    if(current_state == LED_STATE_IDLE) return;
 8001a98:	bf00      	nop
        }
    }
}
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000170 	.word	0x20000170
 8001aa0:	20000174 	.word	0x20000174

08001aa4 <apply_test_result_single>:
    };
    int test_idx_multi = 0;
#endif

// --- APLLY TEST ---
void apply_test_result_single() {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
    #if TEST_MODE
        led_buffer[0] = test_single_data[test_idx_single][0];
 8001aa8:	4b19      	ldr	r3, [pc, #100]	; (8001b10 <apply_test_result_single+0x6c>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	4919      	ldr	r1, [pc, #100]	; (8001b14 <apply_test_result_single+0x70>)
 8001aae:	4613      	mov	r3, r2
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	4413      	add	r3, r2
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	440b      	add	r3, r1
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a17      	ldr	r2, [pc, #92]	; (8001b18 <apply_test_result_single+0x74>)
 8001abc:	6013      	str	r3, [r2, #0]
        led_buffer[1] = test_single_data[test_idx_single][1];
 8001abe:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <apply_test_result_single+0x6c>)
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	4914      	ldr	r1, [pc, #80]	; (8001b14 <apply_test_result_single+0x70>)
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	4413      	add	r3, r2
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	440b      	add	r3, r1
 8001ace:	3304      	adds	r3, #4
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a11      	ldr	r2, [pc, #68]	; (8001b18 <apply_test_result_single+0x74>)
 8001ad4:	6053      	str	r3, [r2, #4]
        led_buffer[2] = test_single_data[test_idx_single][2];
 8001ad6:	4b0e      	ldr	r3, [pc, #56]	; (8001b10 <apply_test_result_single+0x6c>)
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	490e      	ldr	r1, [pc, #56]	; (8001b14 <apply_test_result_single+0x70>)
 8001adc:	4613      	mov	r3, r2
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	4413      	add	r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	440b      	add	r3, r1
 8001ae6:	3308      	adds	r3, #8
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a0b      	ldr	r2, [pc, #44]	; (8001b18 <apply_test_result_single+0x74>)
 8001aec:	6093      	str	r3, [r2, #8]

        display_3_digit();
 8001aee:	f7ff fa43 	bl	8000f78 <display_3_digit>
        // 0 -> 1 -> 0
        test_idx_single++;
 8001af2:	4b07      	ldr	r3, [pc, #28]	; (8001b10 <apply_test_result_single+0x6c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	3301      	adds	r3, #1
 8001af8:	4a05      	ldr	r2, [pc, #20]	; (8001b10 <apply_test_result_single+0x6c>)
 8001afa:	6013      	str	r3, [r2, #0]
        if (test_idx_single >= 2) test_idx_single = 0;
 8001afc:	4b04      	ldr	r3, [pc, #16]	; (8001b10 <apply_test_result_single+0x6c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	dd02      	ble.n	8001b0a <apply_test_result_single+0x66>
 8001b04:	4b02      	ldr	r3, [pc, #8]	; (8001b10 <apply_test_result_single+0x6c>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
    #endif
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	2000017c 	.word	0x2000017c
 8001b14:	200000c8 	.word	0x200000c8
 8001b18:	200000bc 	.word	0x200000bc

08001b1c <logic_game>:

void logic_game(){
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
	switch (status){
 8001b20:	4b50      	ldr	r3, [pc, #320]	; (8001c64 <logic_game+0x148>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b07      	cmp	r3, #7
 8001b26:	f200 809a 	bhi.w	8001c5e <logic_game+0x142>
 8001b2a:	a201      	add	r2, pc, #4	; (adr r2, 8001b30 <logic_game+0x14>)
 8001b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b30:	08001b51 	.word	0x08001b51
 8001b34:	08001b81 	.word	0x08001b81
 8001b38:	08001ba5 	.word	0x08001ba5
 8001b3c:	08001bc9 	.word	0x08001bc9
 8001b40:	08001bed 	.word	0x08001bed
 8001b44:	08001c53 	.word	0x08001c53
 8001b48:	08001c5f 	.word	0x08001c5f
 8001b4c:	08001c1d 	.word	0x08001c1d
	case INIT:
		update_led_buffer(9, 9, 9);
 8001b50:	2209      	movs	r2, #9
 8001b52:	2109      	movs	r1, #9
 8001b54:	2009      	movs	r0, #9
 8001b56:	f7ff f9f9 	bl	8000f4c <update_led_buffer>
		display_3_digit();
 8001b5a:	f7ff fa0d 	bl	8000f78 <display_3_digit>
		display_welcome_screen();
 8001b5e:	f7ff fa49 	bl	8000ff4 <display_welcome_screen>
		if(isButtonPressed(3) == 1){
 8001b62:	2003      	movs	r0, #3
 8001b64:	f7fe ff38 	bl	80009d8 <isButtonPressed>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d174      	bne.n	8001c58 <logic_game+0x13c>
			lcd_clear_display();
 8001b6e:	f7ff fe6f 	bl	8001850 <lcd_clear_display>
			status = LIST_MODES;
 8001b72:	4b3c      	ldr	r3, [pc, #240]	; (8001c64 <logic_game+0x148>)
 8001b74:	2205      	movs	r2, #5
 8001b76:	601a      	str	r2, [r3, #0]
			setButtonFlag(3);
 8001b78:	2003      	movs	r0, #3
 8001b7a:	f7fe ff87 	bl	8000a8c <setButtonFlag>
		}
		break;
 8001b7e:	e06b      	b.n	8001c58 <logic_game+0x13c>
	case MODE_SINGLE_SPIN:
		//open list mode
		if(isButtonPressed(3) == 1)
 8001b80:	2003      	movs	r0, #3
 8001b82:	f7fe ff29 	bl	80009d8 <isButtonPressed>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d108      	bne.n	8001b9e <logic_game+0x82>
		{
			lcd_clear_display();
 8001b8c:	f7ff fe60 	bl	8001850 <lcd_clear_display>
			status = LIST_MODES;
 8001b90:	4b34      	ldr	r3, [pc, #208]	; (8001c64 <logic_game+0x148>)
 8001b92:	2205      	movs	r2, #5
 8001b94:	601a      	str	r2, [r3, #0]
			setButtonFlag(3);
 8001b96:	2003      	movs	r0, #3
 8001b98:	f7fe ff78 	bl	8000a8c <setButtonFlag>
			break;
 8001b9c:	e05f      	b.n	8001c5e <logic_game+0x142>
		}
		//play
		mode_single_spin();
 8001b9e:	f000 fc77 	bl	8002490 <mode_single_spin>

		break;
 8001ba2:	e05c      	b.n	8001c5e <logic_game+0x142>
	case MODE_HOLD_SPIN:
		//open list mode
		if(isButtonPressed(3) == 1)
 8001ba4:	2003      	movs	r0, #3
 8001ba6:	f7fe ff17 	bl	80009d8 <isButtonPressed>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d108      	bne.n	8001bc2 <logic_game+0xa6>
		{
			lcd_clear_display();
 8001bb0:	f7ff fe4e 	bl	8001850 <lcd_clear_display>
			status = LIST_MODES;
 8001bb4:	4b2b      	ldr	r3, [pc, #172]	; (8001c64 <logic_game+0x148>)
 8001bb6:	2205      	movs	r2, #5
 8001bb8:	601a      	str	r2, [r3, #0]
			setButtonFlag(3);
 8001bba:	2003      	movs	r0, #3
 8001bbc:	f7fe ff66 	bl	8000a8c <setButtonFlag>
			break;
 8001bc0:	e04d      	b.n	8001c5e <logic_game+0x142>
		}
		//play
		mode_hold_spin();
 8001bc2:	f000 fbdf 	bl	8002384 <mode_hold_spin>
		break;
 8001bc6:	e04a      	b.n	8001c5e <logic_game+0x142>
	case MODE_ACCEL_DECEL_SPIN:
		//open list mode
		if(isButtonPressed(3) == 1)
 8001bc8:	2003      	movs	r0, #3
 8001bca:	f7fe ff05 	bl	80009d8 <isButtonPressed>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d108      	bne.n	8001be6 <logic_game+0xca>
		{
			lcd_clear_display();
 8001bd4:	f7ff fe3c 	bl	8001850 <lcd_clear_display>
			status = LIST_MODES;
 8001bd8:	4b22      	ldr	r3, [pc, #136]	; (8001c64 <logic_game+0x148>)
 8001bda:	2205      	movs	r2, #5
 8001bdc:	601a      	str	r2, [r3, #0]
			setButtonFlag(3);
 8001bde:	2003      	movs	r0, #3
 8001be0:	f7fe ff54 	bl	8000a8c <setButtonFlag>
			break;
 8001be4:	e03b      	b.n	8001c5e <logic_game+0x142>
		}
		//play
		mode_accel_decel_spin();
 8001be6:	f000 faf7 	bl	80021d8 <mode_accel_decel_spin>
		break;
 8001bea:	e038      	b.n	8001c5e <logic_game+0x142>
	case MODE_TWO_PLAYERS:
		//open list mode
		if(isButtonPressed(3) == 1)
 8001bec:	2003      	movs	r0, #3
 8001bee:	f7fe fef3 	bl	80009d8 <isButtonPressed>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d108      	bne.n	8001c0a <logic_game+0xee>
		{
			lcd_clear_display();
 8001bf8:	f7ff fe2a 	bl	8001850 <lcd_clear_display>
			status = LIST_MODES;
 8001bfc:	4b19      	ldr	r3, [pc, #100]	; (8001c64 <logic_game+0x148>)
 8001bfe:	2205      	movs	r2, #5
 8001c00:	601a      	str	r2, [r3, #0]
			setButtonFlag(3);
 8001c02:	2003      	movs	r0, #3
 8001c04:	f7fe ff42 	bl	8000a8c <setButtonFlag>
			break;
 8001c08:	e029      	b.n	8001c5e <logic_game+0x142>
		}
		//play
		if(isTimerExpired(WAIT_SCREEN_2P)) mode_two_players();
 8001c0a:	2007      	movs	r0, #7
 8001c0c:	f000 fee8 	bl	80029e0 <isTimerExpired>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d022      	beq.n	8001c5c <logic_game+0x140>
 8001c16:	f000 fd53 	bl	80026c0 <mode_two_players>
		break;
 8001c1a:	e01f      	b.n	8001c5c <logic_game+0x140>
	case HOME_SCREEN:
		//open list mode
		display_welcome_screen();
 8001c1c:	f7ff f9ea 	bl	8000ff4 <display_welcome_screen>
		if(isButtonPressed(3) == 1)
 8001c20:	2003      	movs	r0, #3
 8001c22:	f7fe fed9 	bl	80009d8 <isButtonPressed>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d112      	bne.n	8001c52 <logic_game+0x136>
		{
			update_led_buffer(9, 9, 9);
 8001c2c:	2209      	movs	r2, #9
 8001c2e:	2109      	movs	r1, #9
 8001c30:	2009      	movs	r0, #9
 8001c32:	f7ff f98b 	bl	8000f4c <update_led_buffer>
			display_3_digit();
 8001c36:	f7ff f99f 	bl	8000f78 <display_3_digit>
			lcd_clear_display();
 8001c3a:	f7ff fe09 	bl	8001850 <lcd_clear_display>
			status = LIST_MODES;
 8001c3e:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <logic_game+0x148>)
 8001c40:	2205      	movs	r2, #5
 8001c42:	601a      	str	r2, [r3, #0]
			choose_mode = INIT;
 8001c44:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <logic_game+0x14c>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
			setButtonFlag(3);
 8001c4a:	2003      	movs	r0, #3
 8001c4c:	f7fe ff1e 	bl	8000a8c <setButtonFlag>
			break;
 8001c50:	e005      	b.n	8001c5e <logic_game+0x142>
		}
	case LIST_MODES:
		display_list_modes();
 8001c52:	f7ff fb13 	bl	800127c <display_list_modes>
		break;
 8001c56:	e002      	b.n	8001c5e <logic_game+0x142>
		break;
 8001c58:	bf00      	nop
 8001c5a:	e000      	b.n	8001c5e <logic_game+0x142>
		break;
 8001c5c:	bf00      	nop
	}
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000164 	.word	0x20000164
 8001c68:	20000160 	.word	0x20000160

08001c6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c70:	f001 f884 	bl	8002d7c <HAL_Init>

  /* USER CODE BEGIN Init */
  Led_Announce_Init();
 8001c74:	f7ff feb6 	bl	80019e4 <Led_Announce_Init>
  Button_Init();
 8001c78:	f7fe fe62 	bl	8000940 <Button_Init>
  HAL_Delay(100);
 8001c7c:	2064      	movs	r0, #100	; 0x64
 8001c7e:	f001 f8df 	bl	8002e40 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c82:	f000 f867 	bl	8001d54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c86:	f000 fa13 	bl	80020b0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001c8a:	f000 f9c5 	bl	8002018 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001c8e:	f000 f8b7 	bl	8001e00 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001c92:	f000 f8f3 	bl	8001e7c <MX_I2C1_Init>
  MX_TIM1_Init();
 8001c96:	f000 f91f 	bl	8001ed8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001c9a:	4829      	ldr	r0, [pc, #164]	; (8001d40 <main+0xd4>)
 8001c9c:	f003 f954 	bl	8004f48 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start(&hadc1);
 8001ca0:	4828      	ldr	r0, [pc, #160]	; (8001d44 <main+0xd8>)
 8001ca2:	f001 f9c9 	bl	8003038 <HAL_ADC_Start>

  display_init();
 8001ca6:	f7ff f997 	bl	8000fd8 <display_init>
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, SET);
 8001caa:	2201      	movs	r2, #1
 8001cac:	2120      	movs	r1, #32
 8001cae:	4826      	ldr	r0, [pc, #152]	; (8001d48 <main+0xdc>)
 8001cb0:	f001 ff7d 	bl	8003bae <HAL_GPIO_WritePin>

  lcd_init();
 8001cb4:	f7ff fe0a 	bl	80018cc <lcd_init>
  HAL_Delay(100);
 8001cb8:	2064      	movs	r0, #100	; 0x64
 8001cba:	f001 f8c1 	bl	8002e40 <HAL_Delay>

  setTimer(TIMER_LED_BLINKY, 100);
 8001cbe:	2164      	movs	r1, #100	; 0x64
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	f000 fe6d 	bl	80029a0 <setTimer>
  setTimer(TIMER_LOGIC_GAME, 100);
 8001cc6:	2164      	movs	r1, #100	; 0x64
 8001cc8:	2001      	movs	r0, #1
 8001cca:	f000 fe69 	bl	80029a0 <setTimer>


  lcd_clear_display();
 8001cce:	f7ff fdbf 	bl	8001850 <lcd_clear_display>
  lcd_goto_XY(0, 5);
 8001cd2:	2105      	movs	r1, #5
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	f7ff fdc5 	bl	8001864 <lcd_goto_XY>
  lcd_send_string("Welcome To");
 8001cda:	481c      	ldr	r0, [pc, #112]	; (8001d4c <main+0xe0>)
 8001cdc:	f7ff fe1e 	bl	800191c <lcd_send_string>

  lcd_goto_XY(2, 3);
 8001ce0:	2103      	movs	r1, #3
 8001ce2:	2002      	movs	r0, #2
 8001ce4:	f7ff fdbe 	bl	8001864 <lcd_goto_XY>
  lcd_send_string("Lucky Spin Game");
 8001ce8:	4819      	ldr	r0, [pc, #100]	; (8001d50 <main+0xe4>)
 8001cea:	f7ff fe17 	bl	800191c <lcd_send_string>

  HAL_Delay(1000);
 8001cee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cf2:	f001 f8a5 	bl	8002e40 <HAL_Delay>
  lcd_clear_display();
 8001cf6:	f7ff fdab 	bl	8001850 <lcd_clear_display>

  PlayWelcomeTune();
 8001cfa:	f7ff f88b 	bl	8000e14 <PlayWelcomeTune>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Led_Announce_Process();
 8001cfe:	f7ff fe97 	bl	8001a30 <Led_Announce_Process>
	  //led blinky
	  if(isTimerExpired(TIMER_LED_BLINKY) == 1){
 8001d02:	2000      	movs	r0, #0
 8001d04:	f000 fe6c 	bl	80029e0 <isTimerExpired>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d108      	bne.n	8001d20 <main+0xb4>
		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001d0e:	2120      	movs	r1, #32
 8001d10:	480d      	ldr	r0, [pc, #52]	; (8001d48 <main+0xdc>)
 8001d12:	f001 ff64 	bl	8003bde <HAL_GPIO_TogglePin>
		  setTimer(TIMER_LED_BLINKY, 1000);
 8001d16:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	f000 fe40 	bl	80029a0 <setTimer>
	  }

	  if(isTimerExpired(TIMER_LOGIC_GAME) == 1){
 8001d20:	2001      	movs	r0, #1
 8001d22:	f000 fe5d 	bl	80029e0 <isTimerExpired>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d1e8      	bne.n	8001cfe <main+0x92>
		  logic_game();
 8001d2c:	f7ff fef6 	bl	8001b1c <logic_game>
		  Led_Announce_Process();
 8001d30:	f7ff fe7e 	bl	8001a30 <Led_Announce_Process>
		  setTimer(TIMER_LOGIC_GAME, 10);
 8001d34:	210a      	movs	r1, #10
 8001d36:	2001      	movs	r0, #1
 8001d38:	f000 fe32 	bl	80029a0 <setTimer>
	  Led_Announce_Process();
 8001d3c:	e7df      	b.n	8001cfe <main+0x92>
 8001d3e:	bf00      	nop
 8001d40:	200003c8 	.word	0x200003c8
 8001d44:	20000350 	.word	0x20000350
 8001d48:	40010800 	.word	0x40010800
 8001d4c:	080060cc 	.word	0x080060cc
 8001d50:	080060d8 	.word	0x080060d8

08001d54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b094      	sub	sp, #80	; 0x50
 8001d58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d5e:	2228      	movs	r2, #40	; 0x28
 8001d60:	2100      	movs	r1, #0
 8001d62:	4618      	mov	r0, r3
 8001d64:	f004 f8b8 	bl	8005ed8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d68:	f107 0314 	add.w	r3, r7, #20
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d78:	1d3b      	adds	r3, r7, #4
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d84:	2302      	movs	r3, #2
 8001d86:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d8c:	2310      	movs	r3, #16
 8001d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d90:	2302      	movs	r3, #2
 8001d92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001d94:	2300      	movs	r3, #0
 8001d96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d9c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001da0:	4618      	mov	r0, r3
 8001da2:	f002 fbd1 	bl	8004548 <HAL_RCC_OscConfig>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001dac:	f000 fa0e 	bl	80021cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001db0:	230f      	movs	r3, #15
 8001db2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001db4:	2302      	movs	r3, #2
 8001db6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001db8:	2300      	movs	r3, #0
 8001dba:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001dbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dc0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001dc6:	f107 0314 	add.w	r3, r7, #20
 8001dca:	2100      	movs	r1, #0
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f002 fe3b 	bl	8004a48 <HAL_RCC_ClockConfig>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001dd8:	f000 f9f8 	bl	80021cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001de0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001de4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001de6:	1d3b      	adds	r3, r7, #4
 8001de8:	4618      	mov	r0, r3
 8001dea:	f002 ffa7 	bl	8004d3c <HAL_RCCEx_PeriphCLKConfig>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001df4:	f000 f9ea 	bl	80021cc <Error_Handler>
  }
}
 8001df8:	bf00      	nop
 8001dfa:	3750      	adds	r7, #80	; 0x50
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e06:	1d3b      	adds	r3, r7, #4
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001e10:	4b18      	ldr	r3, [pc, #96]	; (8001e74 <MX_ADC1_Init+0x74>)
 8001e12:	4a19      	ldr	r2, [pc, #100]	; (8001e78 <MX_ADC1_Init+0x78>)
 8001e14:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e16:	4b17      	ldr	r3, [pc, #92]	; (8001e74 <MX_ADC1_Init+0x74>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001e1c:	4b15      	ldr	r3, [pc, #84]	; (8001e74 <MX_ADC1_Init+0x74>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e22:	4b14      	ldr	r3, [pc, #80]	; (8001e74 <MX_ADC1_Init+0x74>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e28:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <MX_ADC1_Init+0x74>)
 8001e2a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001e2e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e30:	4b10      	ldr	r3, [pc, #64]	; (8001e74 <MX_ADC1_Init+0x74>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001e36:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <MX_ADC1_Init+0x74>)
 8001e38:	2201      	movs	r2, #1
 8001e3a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001e3c:	480d      	ldr	r0, [pc, #52]	; (8001e74 <MX_ADC1_Init+0x74>)
 8001e3e:	f001 f823 	bl	8002e88 <HAL_ADC_Init>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001e48:	f000 f9c0 	bl	80021cc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e50:	2301      	movs	r3, #1
 8001e52:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e58:	1d3b      	adds	r3, r7, #4
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	4805      	ldr	r0, [pc, #20]	; (8001e74 <MX_ADC1_Init+0x74>)
 8001e5e:	f001 fa6b 	bl	8003338 <HAL_ADC_ConfigChannel>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001e68:	f000 f9b0 	bl	80021cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e6c:	bf00      	nop
 8001e6e:	3710      	adds	r7, #16
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	20000350 	.word	0x20000350
 8001e78:	40012400 	.word	0x40012400

08001e7c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e80:	4b12      	ldr	r3, [pc, #72]	; (8001ecc <MX_I2C1_Init+0x50>)
 8001e82:	4a13      	ldr	r2, [pc, #76]	; (8001ed0 <MX_I2C1_Init+0x54>)
 8001e84:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001e86:	4b11      	ldr	r3, [pc, #68]	; (8001ecc <MX_I2C1_Init+0x50>)
 8001e88:	4a12      	ldr	r2, [pc, #72]	; (8001ed4 <MX_I2C1_Init+0x58>)
 8001e8a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e8c:	4b0f      	ldr	r3, [pc, #60]	; (8001ecc <MX_I2C1_Init+0x50>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e92:	4b0e      	ldr	r3, [pc, #56]	; (8001ecc <MX_I2C1_Init+0x50>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e98:	4b0c      	ldr	r3, [pc, #48]	; (8001ecc <MX_I2C1_Init+0x50>)
 8001e9a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e9e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ea0:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <MX_I2C1_Init+0x50>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ea6:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <MX_I2C1_Init+0x50>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001eac:	4b07      	ldr	r3, [pc, #28]	; (8001ecc <MX_I2C1_Init+0x50>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001eb2:	4b06      	ldr	r3, [pc, #24]	; (8001ecc <MX_I2C1_Init+0x50>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001eb8:	4804      	ldr	r0, [pc, #16]	; (8001ecc <MX_I2C1_Init+0x50>)
 8001eba:	f001 fea9 	bl	8003c10 <HAL_I2C_Init>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ec4:	f000 f982 	bl	80021cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ec8:	bf00      	nop
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	200002fc 	.word	0x200002fc
 8001ed0:	40005400 	.word	0x40005400
 8001ed4:	000186a0 	.word	0x000186a0

08001ed8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b096      	sub	sp, #88	; 0x58
 8001edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ede:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
 8001ee8:	609a      	str	r2, [r3, #8]
 8001eea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ef6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	605a      	str	r2, [r3, #4]
 8001f00:	609a      	str	r2, [r3, #8]
 8001f02:	60da      	str	r2, [r3, #12]
 8001f04:	611a      	str	r2, [r3, #16]
 8001f06:	615a      	str	r2, [r3, #20]
 8001f08:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f0a:	1d3b      	adds	r3, r7, #4
 8001f0c:	2220      	movs	r2, #32
 8001f0e:	2100      	movs	r1, #0
 8001f10:	4618      	mov	r0, r3
 8001f12:	f003 ffe1 	bl	8005ed8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f16:	4b3e      	ldr	r3, [pc, #248]	; (8002010 <MX_TIM1_Init+0x138>)
 8001f18:	4a3e      	ldr	r2, [pc, #248]	; (8002014 <MX_TIM1_Init+0x13c>)
 8001f1a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 8001f1c:	4b3c      	ldr	r3, [pc, #240]	; (8002010 <MX_TIM1_Init+0x138>)
 8001f1e:	2207      	movs	r2, #7
 8001f20:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f22:	4b3b      	ldr	r3, [pc, #236]	; (8002010 <MX_TIM1_Init+0x138>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8001f28:	4b39      	ldr	r3, [pc, #228]	; (8002010 <MX_TIM1_Init+0x138>)
 8001f2a:	f242 720f 	movw	r2, #9999	; 0x270f
 8001f2e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f30:	4b37      	ldr	r3, [pc, #220]	; (8002010 <MX_TIM1_Init+0x138>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f36:	4b36      	ldr	r3, [pc, #216]	; (8002010 <MX_TIM1_Init+0x138>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f3c:	4b34      	ldr	r3, [pc, #208]	; (8002010 <MX_TIM1_Init+0x138>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f42:	4833      	ldr	r0, [pc, #204]	; (8002010 <MX_TIM1_Init+0x138>)
 8001f44:	f002 ffb0 	bl	8004ea8 <HAL_TIM_Base_Init>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001f4e:	f000 f93d 	bl	80021cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f56:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f58:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	482c      	ldr	r0, [pc, #176]	; (8002010 <MX_TIM1_Init+0x138>)
 8001f60:	f003 fb48 	bl	80055f4 <HAL_TIM_ConfigClockSource>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001f6a:	f000 f92f 	bl	80021cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f6e:	4828      	ldr	r0, [pc, #160]	; (8002010 <MX_TIM1_Init+0x138>)
 8001f70:	f003 f836 	bl	8004fe0 <HAL_TIM_PWM_Init>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001f7a:	f000 f927 	bl	80021cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f82:	2300      	movs	r3, #0
 8001f84:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f86:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4820      	ldr	r0, [pc, #128]	; (8002010 <MX_TIM1_Init+0x138>)
 8001f8e:	f003 fec3 	bl	8005d18 <HAL_TIMEx_MasterConfigSynchronization>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001f98:	f000 f918 	bl	80021cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f9c:	2360      	movs	r3, #96	; 0x60
 8001f9e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fac:	2300      	movs	r3, #0
 8001fae:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4813      	ldr	r0, [pc, #76]	; (8002010 <MX_TIM1_Init+0x138>)
 8001fc2:	f003 fa55 	bl	8005470 <HAL_TIM_PWM_ConfigChannel>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001fcc:	f000 f8fe 	bl	80021cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fe4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fe8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fea:	2300      	movs	r3, #0
 8001fec:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001fee:	1d3b      	adds	r3, r7, #4
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	4807      	ldr	r0, [pc, #28]	; (8002010 <MX_TIM1_Init+0x138>)
 8001ff4:	f003 fee8 	bl	8005dc8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001ffe:	f000 f8e5 	bl	80021cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002002:	4803      	ldr	r0, [pc, #12]	; (8002010 <MX_TIM1_Init+0x138>)
 8002004:	f000 fe1e 	bl	8002c44 <HAL_TIM_MspPostInit>

}
 8002008:	bf00      	nop
 800200a:	3758      	adds	r7, #88	; 0x58
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	20000380 	.word	0x20000380
 8002014:	40012c00 	.word	0x40012c00

08002018 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800201e:	f107 0308 	add.w	r3, r7, #8
 8002022:	2200      	movs	r2, #0
 8002024:	601a      	str	r2, [r3, #0]
 8002026:	605a      	str	r2, [r3, #4]
 8002028:	609a      	str	r2, [r3, #8]
 800202a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800202c:	463b      	mov	r3, r7
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002034:	4b1d      	ldr	r3, [pc, #116]	; (80020ac <MX_TIM2_Init+0x94>)
 8002036:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800203a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800203c:	4b1b      	ldr	r3, [pc, #108]	; (80020ac <MX_TIM2_Init+0x94>)
 800203e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8002042:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002044:	4b19      	ldr	r3, [pc, #100]	; (80020ac <MX_TIM2_Init+0x94>)
 8002046:	2200      	movs	r2, #0
 8002048:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800204a:	4b18      	ldr	r3, [pc, #96]	; (80020ac <MX_TIM2_Init+0x94>)
 800204c:	2209      	movs	r2, #9
 800204e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002050:	4b16      	ldr	r3, [pc, #88]	; (80020ac <MX_TIM2_Init+0x94>)
 8002052:	2200      	movs	r2, #0
 8002054:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002056:	4b15      	ldr	r3, [pc, #84]	; (80020ac <MX_TIM2_Init+0x94>)
 8002058:	2200      	movs	r2, #0
 800205a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800205c:	4813      	ldr	r0, [pc, #76]	; (80020ac <MX_TIM2_Init+0x94>)
 800205e:	f002 ff23 	bl	8004ea8 <HAL_TIM_Base_Init>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002068:	f000 f8b0 	bl	80021cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800206c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002070:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002072:	f107 0308 	add.w	r3, r7, #8
 8002076:	4619      	mov	r1, r3
 8002078:	480c      	ldr	r0, [pc, #48]	; (80020ac <MX_TIM2_Init+0x94>)
 800207a:	f003 fabb 	bl	80055f4 <HAL_TIM_ConfigClockSource>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002084:	f000 f8a2 	bl	80021cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002088:	2300      	movs	r3, #0
 800208a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800208c:	2300      	movs	r3, #0
 800208e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002090:	463b      	mov	r3, r7
 8002092:	4619      	mov	r1, r3
 8002094:	4805      	ldr	r0, [pc, #20]	; (80020ac <MX_TIM2_Init+0x94>)
 8002096:	f003 fe3f 	bl	8005d18 <HAL_TIMEx_MasterConfigSynchronization>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80020a0:	f000 f894 	bl	80021cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020a4:	bf00      	nop
 80020a6:	3718      	adds	r7, #24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	200003c8 	.word	0x200003c8

080020b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b088      	sub	sp, #32
 80020b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b6:	f107 0310 	add.w	r3, r7, #16
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	605a      	str	r2, [r3, #4]
 80020c0:	609a      	str	r2, [r3, #8]
 80020c2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020c4:	4b37      	ldr	r3, [pc, #220]	; (80021a4 <MX_GPIO_Init+0xf4>)
 80020c6:	699b      	ldr	r3, [r3, #24]
 80020c8:	4a36      	ldr	r2, [pc, #216]	; (80021a4 <MX_GPIO_Init+0xf4>)
 80020ca:	f043 0310 	orr.w	r3, r3, #16
 80020ce:	6193      	str	r3, [r2, #24]
 80020d0:	4b34      	ldr	r3, [pc, #208]	; (80021a4 <MX_GPIO_Init+0xf4>)
 80020d2:	699b      	ldr	r3, [r3, #24]
 80020d4:	f003 0310 	and.w	r3, r3, #16
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020dc:	4b31      	ldr	r3, [pc, #196]	; (80021a4 <MX_GPIO_Init+0xf4>)
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	4a30      	ldr	r2, [pc, #192]	; (80021a4 <MX_GPIO_Init+0xf4>)
 80020e2:	f043 0304 	orr.w	r3, r3, #4
 80020e6:	6193      	str	r3, [r2, #24]
 80020e8:	4b2e      	ldr	r3, [pc, #184]	; (80021a4 <MX_GPIO_Init+0xf4>)
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	f003 0304 	and.w	r3, r3, #4
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020f4:	4b2b      	ldr	r3, [pc, #172]	; (80021a4 <MX_GPIO_Init+0xf4>)
 80020f6:	699b      	ldr	r3, [r3, #24]
 80020f8:	4a2a      	ldr	r2, [pc, #168]	; (80021a4 <MX_GPIO_Init+0xf4>)
 80020fa:	f043 0308 	orr.w	r3, r3, #8
 80020fe:	6193      	str	r3, [r2, #24]
 8002100:	4b28      	ldr	r3, [pc, #160]	; (80021a4 <MX_GPIO_Init+0xf4>)
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	f003 0308 	and.w	r3, r3, #8
 8002108:	607b      	str	r3, [r7, #4]
 800210a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_RESET);
 800210c:	2200      	movs	r2, #0
 800210e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002112:	4825      	ldr	r0, [pc, #148]	; (80021a8 <MX_GPIO_Init+0xf8>)
 8002114:	f001 fd4b 	bl	8003bae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L7SEG_0_Pin|L7SEG_1_Pin|L7SEG_2_Pin|LED_RED_Pin
 8002118:	2200      	movs	r2, #0
 800211a:	21ee      	movs	r1, #238	; 0xee
 800211c:	4823      	ldr	r0, [pc, #140]	; (80021ac <MX_GPIO_Init+0xfc>)
 800211e:	f001 fd46 	bl	8003bae <HAL_GPIO_WritePin>
                          |LOAD_Pin|SDK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SDO_Pin|LED_WIN_Pin|LED_LOSE_Pin, GPIO_PIN_RESET);
 8002122:	2200      	movs	r2, #0
 8002124:	2131      	movs	r1, #49	; 0x31
 8002126:	4822      	ldr	r0, [pc, #136]	; (80021b0 <MX_GPIO_Init+0x100>)
 8002128:	f001 fd41 	bl	8003bae <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RED_1_Pin */
  GPIO_InitStruct.Pin = LED_RED_1_Pin;
 800212c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002130:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002132:	2301      	movs	r3, #1
 8002134:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002136:	2300      	movs	r3, #0
 8002138:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213a:	2302      	movs	r3, #2
 800213c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_RED_1_GPIO_Port, &GPIO_InitStruct);
 800213e:	f107 0310 	add.w	r3, r7, #16
 8002142:	4619      	mov	r1, r3
 8002144:	4818      	ldr	r0, [pc, #96]	; (80021a8 <MX_GPIO_Init+0xf8>)
 8002146:	f001 fba1 	bl	800388c <HAL_GPIO_Init>

  /*Configure GPIO pins : L7SEG_0_Pin L7SEG_1_Pin L7SEG_2_Pin LED_RED_Pin
                           LOAD_Pin SDK_Pin */
  GPIO_InitStruct.Pin = L7SEG_0_Pin|L7SEG_1_Pin|L7SEG_2_Pin|LED_RED_Pin
 800214a:	23ee      	movs	r3, #238	; 0xee
 800214c:	613b      	str	r3, [r7, #16]
                          |LOAD_Pin|SDK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800214e:	2301      	movs	r3, #1
 8002150:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002152:	2300      	movs	r3, #0
 8002154:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002156:	2302      	movs	r3, #2
 8002158:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800215a:	f107 0310 	add.w	r3, r7, #16
 800215e:	4619      	mov	r1, r3
 8002160:	4812      	ldr	r0, [pc, #72]	; (80021ac <MX_GPIO_Init+0xfc>)
 8002162:	f001 fb93 	bl	800388c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDO_Pin LED_WIN_Pin LED_LOSE_Pin */
  GPIO_InitStruct.Pin = SDO_Pin|LED_WIN_Pin|LED_LOSE_Pin;
 8002166:	2331      	movs	r3, #49	; 0x31
 8002168:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800216a:	2301      	movs	r3, #1
 800216c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002172:	2302      	movs	r3, #2
 8002174:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002176:	f107 0310 	add.w	r3, r7, #16
 800217a:	4619      	mov	r1, r3
 800217c:	480c      	ldr	r0, [pc, #48]	; (80021b0 <MX_GPIO_Init+0x100>)
 800217e:	f001 fb85 	bl	800388c <HAL_GPIO_Init>

  /*Configure GPIO pins : mode_button_Pin spin_button_Pin select_button_Pin list_button_Pin */
  GPIO_InitStruct.Pin = mode_button_Pin|spin_button_Pin|select_button_Pin|list_button_Pin;
 8002182:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8002186:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800218c:	2301      	movs	r3, #1
 800218e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002190:	f107 0310 	add.w	r3, r7, #16
 8002194:	4619      	mov	r1, r3
 8002196:	4805      	ldr	r0, [pc, #20]	; (80021ac <MX_GPIO_Init+0xfc>)
 8002198:	f001 fb78 	bl	800388c <HAL_GPIO_Init>

}
 800219c:	bf00      	nop
 800219e:	3720      	adds	r7, #32
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	40021000 	.word	0x40021000
 80021a8:	40011000 	.word	0x40011000
 80021ac:	40010800 	.word	0x40010800
 80021b0:	40010c00 	.word	0x40010c00

080021b4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
	timerRun();
 80021bc:	f000 fc24 	bl	8002a08 <timerRun>
	getKeyInput();
 80021c0:	f7fe fc76 	bl	8000ab0 <getKeyInput>
}
 80021c4:	bf00      	nop
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021d0:	b672      	cpsid	i
}
 80021d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021d4:	e7fe      	b.n	80021d4 <Error_Handler+0x8>
	...

080021d8 <mode_accel_decel_spin>:
int temp_accel_decel_spin = 0;
int speed = 500;
int check = 0;
int speed_step = 20;

void mode_accel_decel_spin(){
 80021d8:	b5b0      	push	{r4, r5, r7, lr}
 80021da:	af00      	add	r7, sp, #0
	if(isButtonPressed(1) == 1 && temp_accel_decel_spin == 0){
 80021dc:	2001      	movs	r0, #1
 80021de:	f7fe fbfb 	bl	80009d8 <isButtonPressed>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d122      	bne.n	800222e <mode_accel_decel_spin+0x56>
 80021e8:	4b59      	ldr	r3, [pc, #356]	; (8002350 <mode_accel_decel_spin+0x178>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d11e      	bne.n	800222e <mode_accel_decel_spin+0x56>
		// setup LCD
		reset_animation_pos();
 80021f0:	f7ff f834 	bl	800125c <reset_animation_pos>
		lcd_clear_display();
 80021f4:	f7ff fb2c 	bl	8001850 <lcd_clear_display>
		display_while_playing();
 80021f8:	f7fe ffa4 	bl	8001144 <display_while_playing>

		//init speed
		speed = 500;
 80021fc:	4b55      	ldr	r3, [pc, #340]	; (8002354 <mode_accel_decel_spin+0x17c>)
 80021fe:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002202:	601a      	str	r2, [r3, #0]
		setTimer(TIMER_SPIN_ID, speed); // Timer để hiển thị LED (theo speed hiện tại)
 8002204:	4b53      	ldr	r3, [pc, #332]	; (8002354 <mode_accel_decel_spin+0x17c>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4619      	mov	r1, r3
 800220a:	2003      	movs	r0, #3
 800220c:	f000 fbc8 	bl	80029a0 <setTimer>
		setTimer(TIMER_ACCEL_ID, 100);  // Timer cố định 100ms để tính toán tốc độ
 8002210:	2164      	movs	r1, #100	; 0x64
 8002212:	2004      	movs	r0, #4
 8002214:	f000 fbc4 	bl	80029a0 <setTimer>

		setButtonFlag(1);
 8002218:	2001      	movs	r0, #1
 800221a:	f7fe fc37 	bl	8000a8c <setButtonFlag>
		temp_accel_decel_spin++;
 800221e:	4b4c      	ldr	r3, [pc, #304]	; (8002350 <mode_accel_decel_spin+0x178>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	3301      	adds	r3, #1
 8002224:	4a4a      	ldr	r2, [pc, #296]	; (8002350 <mode_accel_decel_spin+0x178>)
 8002226:	6013      	str	r3, [r2, #0]
		check = 0;
 8002228:	4b4b      	ldr	r3, [pc, #300]	; (8002358 <mode_accel_decel_spin+0x180>)
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
	}

	if(temp_accel_decel_spin > 0){
 800222e:	4b48      	ldr	r3, [pc, #288]	; (8002350 <mode_accel_decel_spin+0x178>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	2b00      	cmp	r3, #0
 8002234:	dd01      	ble.n	800223a <mode_accel_decel_spin+0x62>
		display_while_playing();
 8002236:	f7fe ff85 	bl	8001144 <display_while_playing>
	}

	//speed up
	if(isButtonLongPressed(1) == 1){
 800223a:	2001      	movs	r0, #1
 800223c:	f7fe fbea 	bl	8000a14 <isButtonLongPressed>
 8002240:	4603      	mov	r3, r0
 8002242:	2b01      	cmp	r3, #1
 8002244:	d102      	bne.n	800224c <mode_accel_decel_spin+0x74>
		check = 0;
 8002246:	4b44      	ldr	r3, [pc, #272]	; (8002358 <mode_accel_decel_spin+0x180>)
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
	}
	//slow down
	if(isButtonReleased(1) == 1){
 800224c:	2001      	movs	r0, #1
 800224e:	f7fe fbff 	bl	8000a50 <isButtonReleased>
 8002252:	4603      	mov	r3, r0
 8002254:	2b01      	cmp	r3, #1
 8002256:	d102      	bne.n	800225e <mode_accel_decel_spin+0x86>
		check = 1;
 8002258:	4b3f      	ldr	r3, [pc, #252]	; (8002358 <mode_accel_decel_spin+0x180>)
 800225a:	2201      	movs	r2, #1
 800225c:	601a      	str	r2, [r3, #0]
	}

	//display 7SEG base on speed
	if(isTimerExpired(TIMER_SPIN_ID) == 1 && temp_accel_decel_spin > 0) {
 800225e:	2003      	movs	r0, #3
 8002260:	f000 fbbe 	bl	80029e0 <isTimerExpired>
 8002264:	4603      	mov	r3, r0
 8002266:	2b01      	cmp	r3, #1
 8002268:	d119      	bne.n	800229e <mode_accel_decel_spin+0xc6>
 800226a:	4b39      	ldr	r3, [pc, #228]	; (8002350 <mode_accel_decel_spin+0x178>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2b00      	cmp	r3, #0
 8002270:	dd15      	ble.n	800229e <mode_accel_decel_spin+0xc6>
		update_led_buffer(random_digit(), random_digit(), random_digit());
 8002272:	f000 fb81 	bl	8002978 <random_digit>
 8002276:	4604      	mov	r4, r0
 8002278:	f000 fb7e 	bl	8002978 <random_digit>
 800227c:	4605      	mov	r5, r0
 800227e:	f000 fb7b 	bl	8002978 <random_digit>
 8002282:	4603      	mov	r3, r0
 8002284:	461a      	mov	r2, r3
 8002286:	4629      	mov	r1, r5
 8002288:	4620      	mov	r0, r4
 800228a:	f7fe fe5f 	bl	8000f4c <update_led_buffer>
		display_3_digit();
 800228e:	f7fe fe73 	bl	8000f78 <display_3_digit>
		setTimer(TIMER_SPIN_ID, speed);
 8002292:	4b30      	ldr	r3, [pc, #192]	; (8002354 <mode_accel_decel_spin+0x17c>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4619      	mov	r1, r3
 8002298:	2003      	movs	r0, #3
 800229a:	f000 fb81 	bl	80029a0 <setTimer>
	}

	//increase/decrease speed_step per 100ms
	if(isTimerExpired(TIMER_ACCEL_ID) == 1 && temp_accel_decel_spin > 0){
 800229e:	2004      	movs	r0, #4
 80022a0:	f000 fb9e 	bl	80029e0 <isTimerExpired>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d14f      	bne.n	800234a <mode_accel_decel_spin+0x172>
 80022aa:	4b29      	ldr	r3, [pc, #164]	; (8002350 <mode_accel_decel_spin+0x178>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	dd4b      	ble.n	800234a <mode_accel_decel_spin+0x172>
		setTimer(TIMER_ACCEL_ID, 100);
 80022b2:	2164      	movs	r1, #100	; 0x64
 80022b4:	2004      	movs	r0, #4
 80022b6:	f000 fb73 	bl	80029a0 <setTimer>

		if(check == 0){
 80022ba:	4b27      	ldr	r3, [pc, #156]	; (8002358 <mode_accel_decel_spin+0x180>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d112      	bne.n	80022e8 <mode_accel_decel_spin+0x110>
			//speed up
			if(speed > 10){
 80022c2:	4b24      	ldr	r3, [pc, #144]	; (8002354 <mode_accel_decel_spin+0x17c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2b0a      	cmp	r3, #10
 80022c8:	dd3f      	ble.n	800234a <mode_accel_decel_spin+0x172>
				speed -= speed_step;
 80022ca:	4b22      	ldr	r3, [pc, #136]	; (8002354 <mode_accel_decel_spin+0x17c>)
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	4b23      	ldr	r3, [pc, #140]	; (800235c <mode_accel_decel_spin+0x184>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	4a1f      	ldr	r2, [pc, #124]	; (8002354 <mode_accel_decel_spin+0x17c>)
 80022d6:	6013      	str	r3, [r2, #0]
				if(speed < 10) speed = 10; //min
 80022d8:	4b1e      	ldr	r3, [pc, #120]	; (8002354 <mode_accel_decel_spin+0x17c>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b09      	cmp	r3, #9
 80022de:	dc34      	bgt.n	800234a <mode_accel_decel_spin+0x172>
 80022e0:	4b1c      	ldr	r3, [pc, #112]	; (8002354 <mode_accel_decel_spin+0x17c>)
 80022e2:	220a      	movs	r2, #10
 80022e4:	601a      	str	r2, [r3, #0]
				check = 0;
				temp_accel_decel_spin = 0;
			}
		}
	}
}
 80022e6:	e030      	b.n	800234a <mode_accel_decel_spin+0x172>
			if(speed < 500){
 80022e8:	4b1a      	ldr	r3, [pc, #104]	; (8002354 <mode_accel_decel_spin+0x17c>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80022f0:	da07      	bge.n	8002302 <mode_accel_decel_spin+0x12a>
				speed += speed_step;
 80022f2:	4b18      	ldr	r3, [pc, #96]	; (8002354 <mode_accel_decel_spin+0x17c>)
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	4b19      	ldr	r3, [pc, #100]	; (800235c <mode_accel_decel_spin+0x184>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4413      	add	r3, r2
 80022fc:	4a15      	ldr	r2, [pc, #84]	; (8002354 <mode_accel_decel_spin+0x17c>)
 80022fe:	6013      	str	r3, [r2, #0]
}
 8002300:	e023      	b.n	800234a <mode_accel_decel_spin+0x172>
                apply_test_result_single();
 8002302:	f7ff fbcf 	bl	8001aa4 <apply_test_result_single>
				if(check_result_single_player()){
 8002306:	f7ff fa2b 	bl	8001760 <check_result_single_player>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d009      	beq.n	8002324 <mode_accel_decel_spin+0x14c>
					display_announcement(BIGWIN);
 8002310:	2015      	movs	r0, #21
 8002312:	f7fe fe7f 	bl	8001014 <display_announcement>
					PlayJackpotTune();
 8002316:	f7fe fd13 	bl	8000d40 <PlayJackpotTune>
					Led_BlinkGreen();
 800231a:	f7ff fb73 	bl	8001a04 <Led_BlinkGreen>
					display_list_button();
 800231e:	f7ff f9d3 	bl	80016c8 <display_list_button>
 8002322:	e008      	b.n	8002336 <mode_accel_decel_spin+0x15e>
					display_announcement(BETTER_LUCK_NEXT_TIME);
 8002324:	2016      	movs	r0, #22
 8002326:	f7fe fe75 	bl	8001014 <display_announcement>
					PlaySadLoseTune();
 800232a:	f7fe fd49 	bl	8000dc0 <PlaySadLoseTune>
					Led_BlinkRed();
 800232e:	f7ff fb70 	bl	8001a12 <Led_BlinkRed>
					display_list_button();
 8002332:	f7ff f9c9 	bl	80016c8 <display_list_button>
				speed = 500;
 8002336:	4b07      	ldr	r3, [pc, #28]	; (8002354 <mode_accel_decel_spin+0x17c>)
 8002338:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800233c:	601a      	str	r2, [r3, #0]
				check = 0;
 800233e:	4b06      	ldr	r3, [pc, #24]	; (8002358 <mode_accel_decel_spin+0x180>)
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]
				temp_accel_decel_spin = 0;
 8002344:	4b02      	ldr	r3, [pc, #8]	; (8002350 <mode_accel_decel_spin+0x178>)
 8002346:	2200      	movs	r2, #0
 8002348:	601a      	str	r2, [r3, #0]
}
 800234a:	bf00      	nop
 800234c:	bdb0      	pop	{r4, r5, r7, pc}
 800234e:	bf00      	nop
 8002350:	20000184 	.word	0x20000184
 8002354:	20000128 	.word	0x20000128
 8002358:	20000188 	.word	0x20000188
 800235c:	2000012c 	.word	0x2000012c

08002360 <display7SEG_mode_accel_decel_spin>:

void display7SEG_mode_accel_decel_spin(){
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
	led_buffer[0] = 0;
 8002364:	4b06      	ldr	r3, [pc, #24]	; (8002380 <display7SEG_mode_accel_decel_spin+0x20>)
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 0;
 800236a:	4b05      	ldr	r3, [pc, #20]	; (8002380 <display7SEG_mode_accel_decel_spin+0x20>)
 800236c:	2200      	movs	r2, #0
 800236e:	605a      	str	r2, [r3, #4]
	led_buffer[2] = 3;
 8002370:	4b03      	ldr	r3, [pc, #12]	; (8002380 <display7SEG_mode_accel_decel_spin+0x20>)
 8002372:	2203      	movs	r2, #3
 8002374:	609a      	str	r2, [r3, #8]
	display_3_digit();
 8002376:	f7fe fdff 	bl	8000f78 <display_3_digit>
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	200000bc 	.word	0x200000bc

08002384 <mode_hold_spin>:
#include "random_gen.h"
#include "led_anounce.h"
#include "logic_game.h"
#include "buzzer.h"

void mode_hold_spin(){
 8002384:	b5b0      	push	{r4, r5, r7, lr}
 8002386:	af00      	add	r7, sp, #0
	if(isButtonPressed(1) == 1){
 8002388:	2001      	movs	r0, #1
 800238a:	f7fe fb25 	bl	80009d8 <isButtonPressed>
 800238e:	4603      	mov	r3, r0
 8002390:	2b01      	cmp	r3, #1
 8002392:	d11f      	bne.n	80023d4 <mode_hold_spin+0x50>
		spin_flag = 1;
 8002394:	4b34      	ldr	r3, [pc, #208]	; (8002468 <mode_hold_spin+0xe4>)
 8002396:	2201      	movs	r2, #1
 8002398:	601a      	str	r2, [r3, #0]
		//setup lcd
		reset_animation_pos();
 800239a:	f7fe ff5f 	bl	800125c <reset_animation_pos>
		lcd_clear_display();
 800239e:	f7ff fa57 	bl	8001850 <lcd_clear_display>
		display_while_playing();
 80023a2:	f7fe fecf 	bl	8001144 <display_while_playing>

		//speed
		setTimer(SPIN, 10);
 80023a6:	210a      	movs	r1, #10
 80023a8:	2002      	movs	r0, #2
 80023aa:	f000 faf9 	bl	80029a0 <setTimer>

		update_led_buffer(random_digit(), random_digit(), random_digit());
 80023ae:	f000 fae3 	bl	8002978 <random_digit>
 80023b2:	4604      	mov	r4, r0
 80023b4:	f000 fae0 	bl	8002978 <random_digit>
 80023b8:	4605      	mov	r5, r0
 80023ba:	f000 fadd 	bl	8002978 <random_digit>
 80023be:	4603      	mov	r3, r0
 80023c0:	461a      	mov	r2, r3
 80023c2:	4629      	mov	r1, r5
 80023c4:	4620      	mov	r0, r4
 80023c6:	f7fe fdc1 	bl	8000f4c <update_led_buffer>
		display_3_digit();
 80023ca:	f7fe fdd5 	bl	8000f78 <display_3_digit>

		setButtonFlag(1);
 80023ce:	2001      	movs	r0, #1
 80023d0:	f7fe fb5c 	bl	8000a8c <setButtonFlag>
	}

	//spinning
	if(spin_flag == 1) {
 80023d4:	4b24      	ldr	r3, [pc, #144]	; (8002468 <mode_hold_spin+0xe4>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d11b      	bne.n	8002414 <mode_hold_spin+0x90>
		display_while_playing();
 80023dc:	f7fe feb2 	bl	8001144 <display_while_playing>

		if(isTimerExpired(SPIN)){
 80023e0:	2002      	movs	r0, #2
 80023e2:	f000 fafd 	bl	80029e0 <isTimerExpired>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d013      	beq.n	8002414 <mode_hold_spin+0x90>
			update_led_buffer(random_digit(), random_digit(), random_digit());
 80023ec:	f000 fac4 	bl	8002978 <random_digit>
 80023f0:	4604      	mov	r4, r0
 80023f2:	f000 fac1 	bl	8002978 <random_digit>
 80023f6:	4605      	mov	r5, r0
 80023f8:	f000 fabe 	bl	8002978 <random_digit>
 80023fc:	4603      	mov	r3, r0
 80023fe:	461a      	mov	r2, r3
 8002400:	4629      	mov	r1, r5
 8002402:	4620      	mov	r0, r4
 8002404:	f7fe fda2 	bl	8000f4c <update_led_buffer>
			display_3_digit();
 8002408:	f7fe fdb6 	bl	8000f78 <display_3_digit>
			setTimer(SPIN, 100);
 800240c:	2164      	movs	r1, #100	; 0x64
 800240e:	2002      	movs	r0, #2
 8002410:	f000 fac6 	bl	80029a0 <setTimer>
		}
	}
	//stop spin
	if(isButtonReleased(1) == 1  && spin_flag == 1){
 8002414:	2001      	movs	r0, #1
 8002416:	f7fe fb1b 	bl	8000a50 <isButtonReleased>
 800241a:	4603      	mov	r3, r0
 800241c:	2b01      	cmp	r3, #1
 800241e:	d120      	bne.n	8002462 <mode_hold_spin+0xde>
 8002420:	4b11      	ldr	r3, [pc, #68]	; (8002468 <mode_hold_spin+0xe4>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d11c      	bne.n	8002462 <mode_hold_spin+0xde>
		spin_flag = 0;
 8002428:	4b0f      	ldr	r3, [pc, #60]	; (8002468 <mode_hold_spin+0xe4>)
 800242a:	2200      	movs	r2, #0
 800242c:	601a      	str	r2, [r3, #0]

        // --- INJECT TEST DATA ---
        apply_test_result_single();
 800242e:	f7ff fb39 	bl	8001aa4 <apply_test_result_single>
        // ------------------------

		if(check_result_single_player()){
 8002432:	f7ff f995 	bl	8001760 <check_result_single_player>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d009      	beq.n	8002450 <mode_hold_spin+0xcc>
			display_announcement(BIGWIN);
 800243c:	2015      	movs	r0, #21
 800243e:	f7fe fde9 	bl	8001014 <display_announcement>
			PlayJackpotTune();
 8002442:	f7fe fc7d 	bl	8000d40 <PlayJackpotTune>
			Led_BlinkGreen();
 8002446:	f7ff fadd 	bl	8001a04 <Led_BlinkGreen>
			display_list_button();
 800244a:	f7ff f93d 	bl	80016c8 <display_list_button>
			Led_BlinkRed();
			display_list_button();
		}

	}
}
 800244e:	e008      	b.n	8002462 <mode_hold_spin+0xde>
			display_announcement(BETTER_LUCK_NEXT_TIME);
 8002450:	2016      	movs	r0, #22
 8002452:	f7fe fddf 	bl	8001014 <display_announcement>
			PlaySadLoseTune();
 8002456:	f7fe fcb3 	bl	8000dc0 <PlaySadLoseTune>
			Led_BlinkRed();
 800245a:	f7ff fada 	bl	8001a12 <Led_BlinkRed>
			display_list_button();
 800245e:	f7ff f933 	bl	80016c8 <display_list_button>
}
 8002462:	bf00      	nop
 8002464:	bdb0      	pop	{r4, r5, r7, pc}
 8002466:	bf00      	nop
 8002468:	2000016c 	.word	0x2000016c

0800246c <display7SEG_mode_hold_spin>:

void display7SEG_mode_hold_spin(){
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
	led_buffer[0] = 0;
 8002470:	4b06      	ldr	r3, [pc, #24]	; (800248c <display7SEG_mode_hold_spin+0x20>)
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 0;
 8002476:	4b05      	ldr	r3, [pc, #20]	; (800248c <display7SEG_mode_hold_spin+0x20>)
 8002478:	2200      	movs	r2, #0
 800247a:	605a      	str	r2, [r3, #4]
	led_buffer[2] = 2;
 800247c:	4b03      	ldr	r3, [pc, #12]	; (800248c <display7SEG_mode_hold_spin+0x20>)
 800247e:	2202      	movs	r2, #2
 8002480:	609a      	str	r2, [r3, #8]
	display_3_digit();
 8002482:	f7fe fd79 	bl	8000f78 <display_3_digit>
}
 8002486:	bf00      	nop
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	200000bc 	.word	0x200000bc

08002490 <mode_single_spin>:
#include "random_gen.h"
#include "led_anounce.h"
#include "logic_game.h"
#include "buzzer.h"

void mode_single_spin(){
 8002490:	b5b0      	push	{r4, r5, r7, lr}
 8002492:	af00      	add	r7, sp, #0
	if(isButtonPressed(1) == 1){
 8002494:	2001      	movs	r0, #1
 8002496:	f7fe fa9f 	bl	80009d8 <isButtonPressed>
 800249a:	4603      	mov	r3, r0
 800249c:	2b01      	cmp	r3, #1
 800249e:	d110      	bne.n	80024c2 <mode_single_spin+0x32>
		spin_flag = 1;
 80024a0:	4b2e      	ldr	r3, [pc, #184]	; (800255c <mode_single_spin+0xcc>)
 80024a2:	2201      	movs	r2, #1
 80024a4:	601a      	str	r2, [r3, #0]
		setTimer(SPIN, 10);
 80024a6:	210a      	movs	r1, #10
 80024a8:	2002      	movs	r0, #2
 80024aa:	f000 fa79 	bl	80029a0 <setTimer>

        reset_animation_pos();
 80024ae:	f7fe fed5 	bl	800125c <reset_animation_pos>
        lcd_clear_display();
 80024b2:	f7ff f9cd 	bl	8001850 <lcd_clear_display>
		last_time = HAL_GetTick();
 80024b6:	f000 fcb9 	bl	8002e2c <HAL_GetTick>
 80024ba:	4603      	mov	r3, r0
 80024bc:	461a      	mov	r2, r3
 80024be:	4b28      	ldr	r3, [pc, #160]	; (8002560 <mode_single_spin+0xd0>)
 80024c0:	601a      	str	r2, [r3, #0]
	}

	if(spin_flag == 1)
 80024c2:	4b26      	ldr	r3, [pc, #152]	; (800255c <mode_single_spin+0xcc>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d145      	bne.n	8002556 <mode_single_spin+0xc6>
	{
		//spinning
		display_while_playing();
 80024ca:	f7fe fe3b 	bl	8001144 <display_while_playing>
		if(isTimerExpired(SPIN) == 1){
 80024ce:	2002      	movs	r0, #2
 80024d0:	f000 fa86 	bl	80029e0 <isTimerExpired>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d13d      	bne.n	8002556 <mode_single_spin+0xc6>
			if (HAL_GetTick() - last_time < 3000) {
 80024da:	f000 fca7 	bl	8002e2c <HAL_GetTick>
 80024de:	4603      	mov	r3, r0
 80024e0:	4a1f      	ldr	r2, [pc, #124]	; (8002560 <mode_single_spin+0xd0>)
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	1a9b      	subs	r3, r3, r2
 80024e6:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d816      	bhi.n	800251c <mode_single_spin+0x8c>
				update_led_buffer(random_digit(), random_digit(), random_digit());
 80024ee:	f000 fa43 	bl	8002978 <random_digit>
 80024f2:	4604      	mov	r4, r0
 80024f4:	f000 fa40 	bl	8002978 <random_digit>
 80024f8:	4605      	mov	r5, r0
 80024fa:	f000 fa3d 	bl	8002978 <random_digit>
 80024fe:	4603      	mov	r3, r0
 8002500:	461a      	mov	r2, r3
 8002502:	4629      	mov	r1, r5
 8002504:	4620      	mov	r0, r4
 8002506:	f7fe fd21 	bl	8000f4c <update_led_buffer>
				display_3_digit();
 800250a:	f7fe fd35 	bl	8000f78 <display_3_digit>
				display_while_playing();
 800250e:	f7fe fe19 	bl	8001144 <display_while_playing>
				setTimer(SPIN, 100);
 8002512:	2164      	movs	r1, #100	; 0x64
 8002514:	2002      	movs	r0, #2
 8002516:	f000 fa43 	bl	80029a0 <setTimer>

			}

		}
	}
}
 800251a:	e01c      	b.n	8002556 <mode_single_spin+0xc6>
				spin_flag = 0;
 800251c:	4b0f      	ldr	r3, [pc, #60]	; (800255c <mode_single_spin+0xcc>)
 800251e:	2200      	movs	r2, #0
 8002520:	601a      	str	r2, [r3, #0]
                apply_test_result_single();
 8002522:	f7ff fabf 	bl	8001aa4 <apply_test_result_single>
				if(check_result_single_player()){
 8002526:	f7ff f91b 	bl	8001760 <check_result_single_player>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d009      	beq.n	8002544 <mode_single_spin+0xb4>
					display_announcement(BIGWIN);
 8002530:	2015      	movs	r0, #21
 8002532:	f7fe fd6f 	bl	8001014 <display_announcement>
					PlayJackpotTune();
 8002536:	f7fe fc03 	bl	8000d40 <PlayJackpotTune>
					Led_BlinkGreen();
 800253a:	f7ff fa63 	bl	8001a04 <Led_BlinkGreen>
					display_list_button();
 800253e:	f7ff f8c3 	bl	80016c8 <display_list_button>
}
 8002542:	e008      	b.n	8002556 <mode_single_spin+0xc6>
					display_announcement(BETTER_LUCK_NEXT_TIME);
 8002544:	2016      	movs	r0, #22
 8002546:	f7fe fd65 	bl	8001014 <display_announcement>
					PlaySadLoseTune();
 800254a:	f7fe fc39 	bl	8000dc0 <PlaySadLoseTune>
					Led_BlinkRed();
 800254e:	f7ff fa60 	bl	8001a12 <Led_BlinkRed>
					display_list_button();
 8002552:	f7ff f8b9 	bl	80016c8 <display_list_button>
}
 8002556:	bf00      	nop
 8002558:	bdb0      	pop	{r4, r5, r7, pc}
 800255a:	bf00      	nop
 800255c:	2000016c 	.word	0x2000016c
 8002560:	20000168 	.word	0x20000168

08002564 <display7SEG_mode_single_spin>:

void display7SEG_mode_single_spin(){
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
	led_buffer[0] = 0;
 8002568:	4b06      	ldr	r3, [pc, #24]	; (8002584 <display7SEG_mode_single_spin+0x20>)
 800256a:	2200      	movs	r2, #0
 800256c:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 0;
 800256e:	4b05      	ldr	r3, [pc, #20]	; (8002584 <display7SEG_mode_single_spin+0x20>)
 8002570:	2200      	movs	r2, #0
 8002572:	605a      	str	r2, [r3, #4]
	led_buffer[2] = 1;
 8002574:	4b03      	ldr	r3, [pc, #12]	; (8002584 <display7SEG_mode_single_spin+0x20>)
 8002576:	2201      	movs	r2, #1
 8002578:	609a      	str	r2, [r3, #8]
	display_3_digit();
 800257a:	f7fe fcfd 	bl	8000f78 <display_3_digit>

}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	200000bc 	.word	0x200000bc

08002588 <check_result_two_players>:
// include lcd

int first_player_buffer[5] = {0, 0, 0, 0, 0};
int second_player_buffer[5] = {0, 0, 0, 0, 0};
int index_player = 1;
int check_result_two_players(){
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
	//calculate point
	first_player_buffer[3] = first_player_buffer[0] + first_player_buffer[1] + first_player_buffer[2];
 800258c:	4b4a      	ldr	r3, [pc, #296]	; (80026b8 <check_result_two_players+0x130>)
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	4b49      	ldr	r3, [pc, #292]	; (80026b8 <check_result_two_players+0x130>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	441a      	add	r2, r3
 8002596:	4b48      	ldr	r3, [pc, #288]	; (80026b8 <check_result_two_players+0x130>)
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	4413      	add	r3, r2
 800259c:	4a46      	ldr	r2, [pc, #280]	; (80026b8 <check_result_two_players+0x130>)
 800259e:	60d3      	str	r3, [r2, #12]
	second_player_buffer[3] = second_player_buffer[0] + second_player_buffer[1] + second_player_buffer[2];
 80025a0:	4b46      	ldr	r3, [pc, #280]	; (80026bc <check_result_two_players+0x134>)
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	4b45      	ldr	r3, [pc, #276]	; (80026bc <check_result_two_players+0x134>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	441a      	add	r2, r3
 80025aa:	4b44      	ldr	r3, [pc, #272]	; (80026bc <check_result_two_players+0x134>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	4413      	add	r3, r2
 80025b0:	4a42      	ldr	r2, [pc, #264]	; (80026bc <check_result_two_players+0x134>)
 80025b2:	60d3      	str	r3, [r2, #12]

	first_player_buffer[4] = SUM_MASTER;
 80025b4:	4b40      	ldr	r3, [pc, #256]	; (80026b8 <check_result_two_players+0x130>)
 80025b6:	2201      	movs	r2, #1
 80025b8:	611a      	str	r2, [r3, #16]
	second_player_buffer[4] = SUM_MASTER;
 80025ba:	4b40      	ldr	r3, [pc, #256]	; (80026bc <check_result_two_players+0x134>)
 80025bc:	2201      	movs	r2, #1
 80025be:	611a      	str	r2, [r3, #16]

	//DOUBLE EDGE
	if(first_player_buffer[0] == first_player_buffer[1]
 80025c0:	4b3d      	ldr	r3, [pc, #244]	; (80026b8 <check_result_two_players+0x130>)
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	4b3c      	ldr	r3, [pc, #240]	; (80026b8 <check_result_two_players+0x130>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d00b      	beq.n	80025e4 <check_result_two_players+0x5c>
		|| first_player_buffer[0] == first_player_buffer[2]
 80025cc:	4b3a      	ldr	r3, [pc, #232]	; (80026b8 <check_result_two_players+0x130>)
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	4b39      	ldr	r3, [pc, #228]	; (80026b8 <check_result_two_players+0x130>)
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d005      	beq.n	80025e4 <check_result_two_players+0x5c>
		|| first_player_buffer[1] == first_player_buffer[2]){
 80025d8:	4b37      	ldr	r3, [pc, #220]	; (80026b8 <check_result_two_players+0x130>)
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	4b36      	ldr	r3, [pc, #216]	; (80026b8 <check_result_two_players+0x130>)
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d102      	bne.n	80025ea <check_result_two_players+0x62>
		first_player_buffer[4] = DOUBLE_EDGE;
 80025e4:	4b34      	ldr	r3, [pc, #208]	; (80026b8 <check_result_two_players+0x130>)
 80025e6:	2202      	movs	r2, #2
 80025e8:	611a      	str	r2, [r3, #16]
	}
	if(second_player_buffer[0] == second_player_buffer[1]
 80025ea:	4b34      	ldr	r3, [pc, #208]	; (80026bc <check_result_two_players+0x134>)
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	4b33      	ldr	r3, [pc, #204]	; (80026bc <check_result_two_players+0x134>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d00b      	beq.n	800260e <check_result_two_players+0x86>
		|| second_player_buffer[0] == second_player_buffer[2]
 80025f6:	4b31      	ldr	r3, [pc, #196]	; (80026bc <check_result_two_players+0x134>)
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	4b30      	ldr	r3, [pc, #192]	; (80026bc <check_result_two_players+0x134>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d005      	beq.n	800260e <check_result_two_players+0x86>
		|| second_player_buffer[1] == second_player_buffer[2]){
 8002602:	4b2e      	ldr	r3, [pc, #184]	; (80026bc <check_result_two_players+0x134>)
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	4b2d      	ldr	r3, [pc, #180]	; (80026bc <check_result_two_players+0x134>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	429a      	cmp	r2, r3
 800260c:	d102      	bne.n	8002614 <check_result_two_players+0x8c>
		second_player_buffer[4] = DOUBLE_EDGE;
 800260e:	4b2b      	ldr	r3, [pc, #172]	; (80026bc <check_result_two_players+0x134>)
 8002610:	2202      	movs	r2, #2
 8002612:	611a      	str	r2, [r3, #16]
	}

	//TRIPLE WIN
	if(first_player_buffer[0] == first_player_buffer[1]
 8002614:	4b28      	ldr	r3, [pc, #160]	; (80026b8 <check_result_two_players+0x130>)
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	4b27      	ldr	r3, [pc, #156]	; (80026b8 <check_result_two_players+0x130>)
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	429a      	cmp	r2, r3
 800261e:	d108      	bne.n	8002632 <check_result_two_players+0xaa>
		&& first_player_buffer[0] == first_player_buffer[2]){
 8002620:	4b25      	ldr	r3, [pc, #148]	; (80026b8 <check_result_two_players+0x130>)
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	4b24      	ldr	r3, [pc, #144]	; (80026b8 <check_result_two_players+0x130>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	429a      	cmp	r2, r3
 800262a:	d102      	bne.n	8002632 <check_result_two_players+0xaa>
		first_player_buffer[4] = TRIPLE_WIN;
 800262c:	4b22      	ldr	r3, [pc, #136]	; (80026b8 <check_result_two_players+0x130>)
 800262e:	2203      	movs	r2, #3
 8002630:	611a      	str	r2, [r3, #16]
	}
	if(second_player_buffer[0] == second_player_buffer[1]
 8002632:	4b22      	ldr	r3, [pc, #136]	; (80026bc <check_result_two_players+0x134>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	4b21      	ldr	r3, [pc, #132]	; (80026bc <check_result_two_players+0x134>)
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	429a      	cmp	r2, r3
 800263c:	d108      	bne.n	8002650 <check_result_two_players+0xc8>
		&& second_player_buffer[0] == second_player_buffer[2]){
 800263e:	4b1f      	ldr	r3, [pc, #124]	; (80026bc <check_result_two_players+0x134>)
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	4b1e      	ldr	r3, [pc, #120]	; (80026bc <check_result_two_players+0x134>)
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	429a      	cmp	r2, r3
 8002648:	d102      	bne.n	8002650 <check_result_two_players+0xc8>
		second_player_buffer[4] = TRIPLE_WIN;
 800264a:	4b1c      	ldr	r3, [pc, #112]	; (80026bc <check_result_two_players+0x134>)
 800264c:	2203      	movs	r2, #3
 800264e:	611a      	str	r2, [r3, #16]
	}

	//find winer
	if(first_player_buffer[4] > second_player_buffer[4]){
 8002650:	4b19      	ldr	r3, [pc, #100]	; (80026b8 <check_result_two_players+0x130>)
 8002652:	691a      	ldr	r2, [r3, #16]
 8002654:	4b19      	ldr	r3, [pc, #100]	; (80026bc <check_result_two_players+0x134>)
 8002656:	691b      	ldr	r3, [r3, #16]
 8002658:	429a      	cmp	r2, r3
 800265a:	dd01      	ble.n	8002660 <check_result_two_players+0xd8>
		return FIRST_PLAYER;
 800265c:	2301      	movs	r3, #1
 800265e:	e026      	b.n	80026ae <check_result_two_players+0x126>
	}
	else if(first_player_buffer[4] < second_player_buffer[4]){
 8002660:	4b15      	ldr	r3, [pc, #84]	; (80026b8 <check_result_two_players+0x130>)
 8002662:	691a      	ldr	r2, [r3, #16]
 8002664:	4b15      	ldr	r3, [pc, #84]	; (80026bc <check_result_two_players+0x134>)
 8002666:	691b      	ldr	r3, [r3, #16]
 8002668:	429a      	cmp	r2, r3
 800266a:	da01      	bge.n	8002670 <check_result_two_players+0xe8>
		return SECOND_PLAYER;
 800266c:	2302      	movs	r3, #2
 800266e:	e01e      	b.n	80026ae <check_result_two_players+0x126>
	}
	else if(first_player_buffer[4] == second_player_buffer[4]){
 8002670:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <check_result_two_players+0x130>)
 8002672:	691a      	ldr	r2, [r3, #16]
 8002674:	4b11      	ldr	r3, [pc, #68]	; (80026bc <check_result_two_players+0x134>)
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	429a      	cmp	r2, r3
 800267a:	d117      	bne.n	80026ac <check_result_two_players+0x124>
		if(first_player_buffer[3] > second_player_buffer[3]){
 800267c:	4b0e      	ldr	r3, [pc, #56]	; (80026b8 <check_result_two_players+0x130>)
 800267e:	68da      	ldr	r2, [r3, #12]
 8002680:	4b0e      	ldr	r3, [pc, #56]	; (80026bc <check_result_two_players+0x134>)
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	429a      	cmp	r2, r3
 8002686:	dd01      	ble.n	800268c <check_result_two_players+0x104>
			return FIRST_PLAYER;
 8002688:	2301      	movs	r3, #1
 800268a:	e010      	b.n	80026ae <check_result_two_players+0x126>
		}
		else if(first_player_buffer[3] < second_player_buffer[3]){
 800268c:	4b0a      	ldr	r3, [pc, #40]	; (80026b8 <check_result_two_players+0x130>)
 800268e:	68da      	ldr	r2, [r3, #12]
 8002690:	4b0a      	ldr	r3, [pc, #40]	; (80026bc <check_result_two_players+0x134>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	429a      	cmp	r2, r3
 8002696:	da01      	bge.n	800269c <check_result_two_players+0x114>
			return SECOND_PLAYER;
 8002698:	2302      	movs	r3, #2
 800269a:	e008      	b.n	80026ae <check_result_two_players+0x126>
		}
		else if(first_player_buffer[3] == second_player_buffer[3]){
 800269c:	4b06      	ldr	r3, [pc, #24]	; (80026b8 <check_result_two_players+0x130>)
 800269e:	68da      	ldr	r2, [r3, #12]
 80026a0:	4b06      	ldr	r3, [pc, #24]	; (80026bc <check_result_two_players+0x134>)
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d101      	bne.n	80026ac <check_result_two_players+0x124>
			return DRAW;
 80026a8:	2363      	movs	r3, #99	; 0x63
 80026aa:	e000      	b.n	80026ae <check_result_two_players+0x126>
		}
	}
	return 0;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bc80      	pop	{r7}
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	2000018c 	.word	0x2000018c
 80026bc:	200001a0 	.word	0x200001a0

080026c0 <mode_two_players>:
void mode_two_players(){
 80026c0:	b5b0      	push	{r4, r5, r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
	//static variables track turn displaying
	static int current_displayed_index = 0;
	//flag waiting resulut
	static int waiting_result = 0;

	if(waiting_result == 1){
 80026c6:	4b8d      	ldr	r3, [pc, #564]	; (80028fc <mode_two_players+0x23c>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d11b      	bne.n	8002706 <mode_two_players+0x46>
		//waiting result time out
		if (isTimerExpired(TIMER_WAIT_RESULT)) {
 80026ce:	2005      	movs	r0, #5
 80026d0:	f000 f986 	bl	80029e0 <isTimerExpired>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	f000 810c 	beq.w	80028f4 <mode_two_players+0x234>
			waiting_result = 0;
 80026dc:	4b87      	ldr	r3, [pc, #540]	; (80028fc <mode_two_players+0x23c>)
 80026de:	2200      	movs	r2, #0
 80026e0:	601a      	str	r2, [r3, #0]
			index_player = 1;
 80026e2:	4b87      	ldr	r3, [pc, #540]	; (8002900 <mode_two_players+0x240>)
 80026e4:	2201      	movs	r2, #1
 80026e6:	601a      	str	r2, [r3, #0]
			current_displayed_index = 0;
 80026e8:	4b86      	ldr	r3, [pc, #536]	; (8002904 <mode_two_players+0x244>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]

			// Tăng index test sau khi đã hoàn thành cả 2 lượt chơi và xem kết quả
			#if TEST_MODE
			    test_idx_multi++;
 80026ee:	4b86      	ldr	r3, [pc, #536]	; (8002908 <mode_two_players+0x248>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	3301      	adds	r3, #1
 80026f4:	4a84      	ldr	r2, [pc, #528]	; (8002908 <mode_two_players+0x248>)
 80026f6:	6013      	str	r3, [r2, #0]
			    if (test_idx_multi >= 3) test_idx_multi = 0; // 0->1->2->0
 80026f8:	4b83      	ldr	r3, [pc, #524]	; (8002908 <mode_two_players+0x248>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	dd02      	ble.n	8002706 <mode_two_players+0x46>
 8002700:	4b81      	ldr	r3, [pc, #516]	; (8002908 <mode_two_players+0x248>)
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
			#endif
		}
		else return;
	}

	if(spin_flag == 0 && waiting_result == 0){
 8002706:	4b81      	ldr	r3, [pc, #516]	; (800290c <mode_two_players+0x24c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d114      	bne.n	8002738 <mode_two_players+0x78>
 800270e:	4b7b      	ldr	r3, [pc, #492]	; (80028fc <mode_two_players+0x23c>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d110      	bne.n	8002738 <mode_two_players+0x78>
		// display "Player X Turn"
		if(current_displayed_index != index_player){
 8002716:	4b7b      	ldr	r3, [pc, #492]	; (8002904 <mode_two_players+0x244>)
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	4b79      	ldr	r3, [pc, #484]	; (8002900 <mode_two_players+0x240>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	429a      	cmp	r2, r3
 8002720:	d00a      	beq.n	8002738 <mode_two_players+0x78>
			lcd_clear_display();
 8002722:	f7ff f895 	bl	8001850 <lcd_clear_display>
			display_mode_two_players(index_player);
 8002726:	4b76      	ldr	r3, [pc, #472]	; (8002900 <mode_two_players+0x240>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f7fe ff9a 	bl	8001664 <display_mode_two_players>
			current_displayed_index = index_player;
 8002730:	4b73      	ldr	r3, [pc, #460]	; (8002900 <mode_two_players+0x240>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a73      	ldr	r2, [pc, #460]	; (8002904 <mode_two_players+0x244>)
 8002736:	6013      	str	r3, [r2, #0]
		}
	}
	if(isButtonPressed(1) == 1 && waiting_result == 0) {
 8002738:	2001      	movs	r0, #1
 800273a:	f7fe f94d 	bl	80009d8 <isButtonPressed>
 800273e:	4603      	mov	r3, r0
 8002740:	2b01      	cmp	r3, #1
 8002742:	d119      	bne.n	8002778 <mode_two_players+0xb8>
 8002744:	4b6d      	ldr	r3, [pc, #436]	; (80028fc <mode_two_players+0x23c>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d115      	bne.n	8002778 <mode_two_players+0xb8>
		spin_flag = 1;
 800274c:	4b6f      	ldr	r3, [pc, #444]	; (800290c <mode_two_players+0x24c>)
 800274e:	2201      	movs	r2, #1
 8002750:	601a      	str	r2, [r3, #0]
		last_time = HAL_GetTick();
 8002752:	f000 fb6b 	bl	8002e2c <HAL_GetTick>
 8002756:	4603      	mov	r3, r0
 8002758:	461a      	mov	r2, r3
 800275a:	4b6d      	ldr	r3, [pc, #436]	; (8002910 <mode_two_players+0x250>)
 800275c:	601a      	str	r2, [r3, #0]

		//setup LCD
		reset_animation_pos();
 800275e:	f7fe fd7d 	bl	800125c <reset_animation_pos>
		lcd_clear_display();
 8002762:	f7ff f875 	bl	8001850 <lcd_clear_display>
		display_while_playing();
 8002766:	f7fe fced 	bl	8001144 <display_while_playing>
		setTimer(SPIN, 10);
 800276a:	210a      	movs	r1, #10
 800276c:	2002      	movs	r0, #2
 800276e:	f000 f917 	bl	80029a0 <setTimer>
		setButtonFlag(1);
 8002772:	2001      	movs	r0, #1
 8002774:	f7fe f98a 	bl	8000a8c <setButtonFlag>
	}

	if(spin_flag == 1 && isTimerExpired(SPIN) == 1){
 8002778:	4b64      	ldr	r3, [pc, #400]	; (800290c <mode_two_players+0x24c>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b01      	cmp	r3, #1
 800277e:	f040 80ba 	bne.w	80028f6 <mode_two_players+0x236>
 8002782:	2002      	movs	r0, #2
 8002784:	f000 f92c 	bl	80029e0 <isTimerExpired>
 8002788:	4603      	mov	r3, r0
 800278a:	2b01      	cmp	r3, #1
 800278c:	f040 80b3 	bne.w	80028f6 <mode_two_players+0x236>
		if(HAL_GetTick() - last_time < 3000){
 8002790:	f000 fb4c 	bl	8002e2c <HAL_GetTick>
 8002794:	4603      	mov	r3, r0
 8002796:	4a5e      	ldr	r2, [pc, #376]	; (8002910 <mode_two_players+0x250>)
 8002798:	6812      	ldr	r2, [r2, #0]
 800279a:	1a9b      	subs	r3, r3, r2
 800279c:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d816      	bhi.n	80027d2 <mode_two_players+0x112>
			update_led_buffer(random_digit(), random_digit(), random_digit());
 80027a4:	f000 f8e8 	bl	8002978 <random_digit>
 80027a8:	4604      	mov	r4, r0
 80027aa:	f000 f8e5 	bl	8002978 <random_digit>
 80027ae:	4605      	mov	r5, r0
 80027b0:	f000 f8e2 	bl	8002978 <random_digit>
 80027b4:	4603      	mov	r3, r0
 80027b6:	461a      	mov	r2, r3
 80027b8:	4629      	mov	r1, r5
 80027ba:	4620      	mov	r0, r4
 80027bc:	f7fe fbc6 	bl	8000f4c <update_led_buffer>
			display_3_digit();
 80027c0:	f7fe fbda 	bl	8000f78 <display_3_digit>
			display_while_playing();
 80027c4:	f7fe fcbe 	bl	8001144 <display_while_playing>
			setTimer(SPIN, 100);
 80027c8:	2164      	movs	r1, #100	; 0x64
 80027ca:	2002      	movs	r0, #2
 80027cc:	f000 f8e8 	bl	80029a0 <setTimer>
 80027d0:	e091      	b.n	80028f6 <mode_two_players+0x236>
		}
		else{
			spin_flag = 0;
 80027d2:	4b4e      	ldr	r3, [pc, #312]	; (800290c <mode_two_players+0x24c>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]

			// --- INJECT TEST DATA CHO 2 PLAYERS ---
            #if TEST_MODE
                int p_idx = (index_player == 1) ? 0 : 1; // 0 là P1, 1 là P2
 80027d8:	4b49      	ldr	r3, [pc, #292]	; (8002900 <mode_two_players+0x240>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2b01      	cmp	r3, #1
 80027de:	bf14      	ite	ne
 80027e0:	2301      	movne	r3, #1
 80027e2:	2300      	moveq	r3, #0
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	607b      	str	r3, [r7, #4]
                led_buffer[0] = test_multi_data[test_idx_multi][p_idx][0];
 80027e8:	4b47      	ldr	r3, [pc, #284]	; (8002908 <mode_two_players+0x248>)
 80027ea:	6819      	ldr	r1, [r3, #0]
 80027ec:	4849      	ldr	r0, [pc, #292]	; (8002914 <mode_two_players+0x254>)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	461a      	mov	r2, r3
 80027f2:	0052      	lsls	r2, r2, #1
 80027f4:	441a      	add	r2, r3
 80027f6:	0093      	lsls	r3, r2, #2
 80027f8:	461a      	mov	r2, r3
 80027fa:	460b      	mov	r3, r1
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	440b      	add	r3, r1
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	4413      	add	r3, r2
 8002804:	4403      	add	r3, r0
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a43      	ldr	r2, [pc, #268]	; (8002918 <mode_two_players+0x258>)
 800280a:	6013      	str	r3, [r2, #0]
                led_buffer[1] = test_multi_data[test_idx_multi][p_idx][1];
 800280c:	4b3e      	ldr	r3, [pc, #248]	; (8002908 <mode_two_players+0x248>)
 800280e:	6819      	ldr	r1, [r3, #0]
 8002810:	4840      	ldr	r0, [pc, #256]	; (8002914 <mode_two_players+0x254>)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	461a      	mov	r2, r3
 8002816:	0052      	lsls	r2, r2, #1
 8002818:	441a      	add	r2, r3
 800281a:	0093      	lsls	r3, r2, #2
 800281c:	461a      	mov	r2, r3
 800281e:	460b      	mov	r3, r1
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	440b      	add	r3, r1
 8002824:	00db      	lsls	r3, r3, #3
 8002826:	4413      	add	r3, r2
 8002828:	4403      	add	r3, r0
 800282a:	3304      	adds	r3, #4
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a3a      	ldr	r2, [pc, #232]	; (8002918 <mode_two_players+0x258>)
 8002830:	6053      	str	r3, [r2, #4]
                led_buffer[2] = test_multi_data[test_idx_multi][p_idx][2];
 8002832:	4b35      	ldr	r3, [pc, #212]	; (8002908 <mode_two_players+0x248>)
 8002834:	6819      	ldr	r1, [r3, #0]
 8002836:	4837      	ldr	r0, [pc, #220]	; (8002914 <mode_two_players+0x254>)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	461a      	mov	r2, r3
 800283c:	0052      	lsls	r2, r2, #1
 800283e:	441a      	add	r2, r3
 8002840:	0093      	lsls	r3, r2, #2
 8002842:	461a      	mov	r2, r3
 8002844:	460b      	mov	r3, r1
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	440b      	add	r3, r1
 800284a:	00db      	lsls	r3, r3, #3
 800284c:	4413      	add	r3, r2
 800284e:	4403      	add	r3, r0
 8002850:	3308      	adds	r3, #8
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a30      	ldr	r2, [pc, #192]	; (8002918 <mode_two_players+0x258>)
 8002856:	6093      	str	r3, [r2, #8]
                display_3_digit(); // Hiện số đã force
 8002858:	f7fe fb8e 	bl	8000f78 <display_3_digit>
            #endif
            // --------------------------------------

			if(index_player == 1){
 800285c:	4b28      	ldr	r3, [pc, #160]	; (8002900 <mode_two_players+0x240>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	2b01      	cmp	r3, #1
 8002862:	d10f      	bne.n	8002884 <mode_two_players+0x1c4>
				first_player_buffer[0] = led_buffer[0];
 8002864:	4b2c      	ldr	r3, [pc, #176]	; (8002918 <mode_two_players+0x258>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a2c      	ldr	r2, [pc, #176]	; (800291c <mode_two_players+0x25c>)
 800286a:	6013      	str	r3, [r2, #0]
				first_player_buffer[1] = led_buffer[1];
 800286c:	4b2a      	ldr	r3, [pc, #168]	; (8002918 <mode_two_players+0x258>)
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	4a2a      	ldr	r2, [pc, #168]	; (800291c <mode_two_players+0x25c>)
 8002872:	6053      	str	r3, [r2, #4]
				first_player_buffer[2] = led_buffer[2];
 8002874:	4b28      	ldr	r3, [pc, #160]	; (8002918 <mode_two_players+0x258>)
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	4a28      	ldr	r2, [pc, #160]	; (800291c <mode_two_players+0x25c>)
 800287a:	6093      	str	r3, [r2, #8]

				//turn to the second
				index_player = 2;
 800287c:	4b20      	ldr	r3, [pc, #128]	; (8002900 <mode_two_players+0x240>)
 800287e:	2202      	movs	r2, #2
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	e038      	b.n	80028f6 <mode_two_players+0x236>
			}
			else if(index_player == 2){
 8002884:	4b1e      	ldr	r3, [pc, #120]	; (8002900 <mode_two_players+0x240>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2b02      	cmp	r3, #2
 800288a:	d134      	bne.n	80028f6 <mode_two_players+0x236>
				second_player_buffer[0] = led_buffer[0];
 800288c:	4b22      	ldr	r3, [pc, #136]	; (8002918 <mode_two_players+0x258>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a23      	ldr	r2, [pc, #140]	; (8002920 <mode_two_players+0x260>)
 8002892:	6013      	str	r3, [r2, #0]
				second_player_buffer[1] = led_buffer[1];
 8002894:	4b20      	ldr	r3, [pc, #128]	; (8002918 <mode_two_players+0x258>)
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	4a21      	ldr	r2, [pc, #132]	; (8002920 <mode_two_players+0x260>)
 800289a:	6053      	str	r3, [r2, #4]
				second_player_buffer[2] = led_buffer[2];
 800289c:	4b1e      	ldr	r3, [pc, #120]	; (8002918 <mode_two_players+0x258>)
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	4a1f      	ldr	r2, [pc, #124]	; (8002920 <mode_two_players+0x260>)
 80028a2:	6093      	str	r3, [r2, #8]

				//check result
				switch(check_result_two_players()){
 80028a4:	f7ff fe70 	bl	8002588 <check_result_two_players>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b63      	cmp	r3, #99	; 0x63
 80028ac:	d012      	beq.n	80028d4 <mode_two_players+0x214>
 80028ae:	2b63      	cmp	r3, #99	; 0x63
 80028b0:	dc16      	bgt.n	80028e0 <mode_two_players+0x220>
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d002      	beq.n	80028bc <mode_two_players+0x1fc>
 80028b6:	2b02      	cmp	r3, #2
 80028b8:	d006      	beq.n	80028c8 <mode_two_players+0x208>
				case DRAW:
					Led_BlinkBoth();
					display_announcement(TIE);
					break;
				default:
					break;
 80028ba:	e011      	b.n	80028e0 <mode_two_players+0x220>
					Led_BlinkRed();
 80028bc:	f7ff f8a9 	bl	8001a12 <Led_BlinkRed>
					display_announcement(P2_LOSE);
 80028c0:	2018      	movs	r0, #24
 80028c2:	f7fe fba7 	bl	8001014 <display_announcement>
					break;
 80028c6:	e00c      	b.n	80028e2 <mode_two_players+0x222>
					Led_BlinkGreen();
 80028c8:	f7ff f89c 	bl	8001a04 <Led_BlinkGreen>
					display_announcement(P1_LOSE);
 80028cc:	2017      	movs	r0, #23
 80028ce:	f7fe fba1 	bl	8001014 <display_announcement>
					break;
 80028d2:	e006      	b.n	80028e2 <mode_two_players+0x222>
					Led_BlinkBoth();
 80028d4:	f7ff f8a4 	bl	8001a20 <Led_BlinkBoth>
					display_announcement(TIE);
 80028d8:	2019      	movs	r0, #25
 80028da:	f7fe fb9b 	bl	8001014 <display_announcement>
					break;
 80028de:	e000      	b.n	80028e2 <mode_two_players+0x222>
					break;
 80028e0:	bf00      	nop
//				// reset first player
//				index_player = 1;
//
//				//display result pressed
//				current_displayed_index = 1;
				waiting_result = 1;
 80028e2:	4b06      	ldr	r3, [pc, #24]	; (80028fc <mode_two_players+0x23c>)
 80028e4:	2201      	movs	r2, #1
 80028e6:	601a      	str	r2, [r3, #0]
				setTimer(TIMER_WAIT_RESULT, 2000); // 2000ms = 2s
 80028e8:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80028ec:	2005      	movs	r0, #5
 80028ee:	f000 f857 	bl	80029a0 <setTimer>
 80028f2:	e000      	b.n	80028f6 <mode_two_players+0x236>
		else return;
 80028f4:	bf00      	nop

			}
		}
	}
}
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bdb0      	pop	{r4, r5, r7, pc}
 80028fc:	200001b4 	.word	0x200001b4
 8002900:	20000130 	.word	0x20000130
 8002904:	200001b8 	.word	0x200001b8
 8002908:	20000180 	.word	0x20000180
 800290c:	2000016c 	.word	0x2000016c
 8002910:	20000168 	.word	0x20000168
 8002914:	200000e0 	.word	0x200000e0
 8002918:	200000bc 	.word	0x200000bc
 800291c:	2000018c 	.word	0x2000018c
 8002920:	200001a0 	.word	0x200001a0

08002924 <display7SEG_mode_two_players>:

void display7SEG_mode_two_players(){
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
	led_buffer[0] = 0;
 8002928:	4b06      	ldr	r3, [pc, #24]	; (8002944 <display7SEG_mode_two_players+0x20>)
 800292a:	2200      	movs	r2, #0
 800292c:	601a      	str	r2, [r3, #0]
	led_buffer[1] = 0;
 800292e:	4b05      	ldr	r3, [pc, #20]	; (8002944 <display7SEG_mode_two_players+0x20>)
 8002930:	2200      	movs	r2, #0
 8002932:	605a      	str	r2, [r3, #4]
	led_buffer[2] = 4;
 8002934:	4b03      	ldr	r3, [pc, #12]	; (8002944 <display7SEG_mode_two_players+0x20>)
 8002936:	2204      	movs	r2, #4
 8002938:	609a      	str	r2, [r3, #8]
	display_3_digit();
 800293a:	f7fe fb1d 	bl	8000f78 <display_3_digit>
}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	200000bc 	.word	0x200000bc

08002948 <random32>:

    if (seed == 0) seed = 1; // tránh seed = 0
}

// PRNG kiểu LCG
static uint32_t random32() {
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
    seed = (1103515245 * seed + 12345);
 800294c:	4b08      	ldr	r3, [pc, #32]	; (8002970 <random32+0x28>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a08      	ldr	r2, [pc, #32]	; (8002974 <random32+0x2c>)
 8002952:	fb02 f303 	mul.w	r3, r2, r3
 8002956:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 800295a:	3339      	adds	r3, #57	; 0x39
 800295c:	4a04      	ldr	r2, [pc, #16]	; (8002970 <random32+0x28>)
 800295e:	6013      	str	r3, [r2, #0]
    return (seed >> 16);
 8002960:	4b03      	ldr	r3, [pc, #12]	; (8002970 <random32+0x28>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	0c1b      	lsrs	r3, r3, #16
}
 8002966:	4618      	mov	r0, r3
 8002968:	46bd      	mov	sp, r7
 800296a:	bc80      	pop	{r7}
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	20000134 	.word	0x20000134
 8002974:	41c64e6d 	.word	0x41c64e6d

08002978 <random_digit>:

// Trả về số 0–9
int random_digit() {
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
    return random32() % 10;
 800297c:	f7ff ffe4 	bl	8002948 <random32>
 8002980:	4601      	mov	r1, r0
 8002982:	4b06      	ldr	r3, [pc, #24]	; (800299c <random_digit+0x24>)
 8002984:	fba3 2301 	umull	r2, r3, r3, r1
 8002988:	08da      	lsrs	r2, r3, #3
 800298a:	4613      	mov	r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	4413      	add	r3, r2
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	1aca      	subs	r2, r1, r3
 8002994:	4613      	mov	r3, r2
}
 8002996:	4618      	mov	r0, r3
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	cccccccd 	.word	0xcccccccd

080029a0 <setTimer>:


int timer_counter[MAX_TIMER];
int timer_flag[MAX_TIMER];

void setTimer(int index, int duration){
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration / TICK;
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	4a09      	ldr	r2, [pc, #36]	; (80029d4 <setTimer+0x34>)
 80029ae:	fb82 1203 	smull	r1, r2, r2, r3
 80029b2:	1092      	asrs	r2, r2, #2
 80029b4:	17db      	asrs	r3, r3, #31
 80029b6:	1ad2      	subs	r2, r2, r3
 80029b8:	4907      	ldr	r1, [pc, #28]	; (80029d8 <setTimer+0x38>)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 80029c0:	4a06      	ldr	r2, [pc, #24]	; (80029dc <setTimer+0x3c>)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2100      	movs	r1, #0
 80029c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80029ca:	bf00      	nop
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr
 80029d4:	66666667 	.word	0x66666667
 80029d8:	20000410 	.word	0x20000410
 80029dc:	200004d8 	.word	0x200004d8

080029e0 <isTimerExpired>:

int isTimerExpired(int index){
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
	if (timer_flag[index] == 1){
 80029e8:	4a06      	ldr	r2, [pc, #24]	; (8002a04 <isTimerExpired+0x24>)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d101      	bne.n	80029f8 <isTimerExpired+0x18>
		return 1;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e000      	b.n	80029fa <isTimerExpired+0x1a>
	}
	return 0;
 80029f8:	2300      	movs	r3, #0
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bc80      	pop	{r7}
 8002a02:	4770      	bx	lr
 8002a04:	200004d8 	.word	0x200004d8

08002a08 <timerRun>:

void timerRun(){
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_TIMER; i++){
 8002a0e:	2300      	movs	r3, #0
 8002a10:	607b      	str	r3, [r7, #4]
 8002a12:	e01c      	b.n	8002a4e <timerRun+0x46>
		if (timer_counter[i] > 0) {
 8002a14:	4a12      	ldr	r2, [pc, #72]	; (8002a60 <timerRun+0x58>)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	dd13      	ble.n	8002a48 <timerRun+0x40>
			timer_counter[i]--;
 8002a20:	4a0f      	ldr	r2, [pc, #60]	; (8002a60 <timerRun+0x58>)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a28:	1e5a      	subs	r2, r3, #1
 8002a2a:	490d      	ldr	r1, [pc, #52]	; (8002a60 <timerRun+0x58>)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0){
 8002a32:	4a0b      	ldr	r2, [pc, #44]	; (8002a60 <timerRun+0x58>)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	dc04      	bgt.n	8002a48 <timerRun+0x40>
				timer_flag[i] = 1;
 8002a3e:	4a09      	ldr	r2, [pc, #36]	; (8002a64 <timerRun+0x5c>)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2101      	movs	r1, #1
 8002a44:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < MAX_TIMER; i++){
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	607b      	str	r3, [r7, #4]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2b31      	cmp	r3, #49	; 0x31
 8002a52:	dddf      	ble.n	8002a14 <timerRun+0xc>
			}
		}
	}
}
 8002a54:	bf00      	nop
 8002a56:	bf00      	nop
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr
 8002a60:	20000410 	.word	0x20000410
 8002a64:	200004d8 	.word	0x200004d8

08002a68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002a6e:	4b15      	ldr	r3, [pc, #84]	; (8002ac4 <HAL_MspInit+0x5c>)
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	4a14      	ldr	r2, [pc, #80]	; (8002ac4 <HAL_MspInit+0x5c>)
 8002a74:	f043 0301 	orr.w	r3, r3, #1
 8002a78:	6193      	str	r3, [r2, #24]
 8002a7a:	4b12      	ldr	r3, [pc, #72]	; (8002ac4 <HAL_MspInit+0x5c>)
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	60bb      	str	r3, [r7, #8]
 8002a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a86:	4b0f      	ldr	r3, [pc, #60]	; (8002ac4 <HAL_MspInit+0x5c>)
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	4a0e      	ldr	r2, [pc, #56]	; (8002ac4 <HAL_MspInit+0x5c>)
 8002a8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a90:	61d3      	str	r3, [r2, #28]
 8002a92:	4b0c      	ldr	r3, [pc, #48]	; (8002ac4 <HAL_MspInit+0x5c>)
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a9a:	607b      	str	r3, [r7, #4]
 8002a9c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002a9e:	4b0a      	ldr	r3, [pc, #40]	; (8002ac8 <HAL_MspInit+0x60>)
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	60fb      	str	r3, [r7, #12]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002aaa:	60fb      	str	r3, [r7, #12]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ab2:	60fb      	str	r3, [r7, #12]
 8002ab4:	4a04      	ldr	r2, [pc, #16]	; (8002ac8 <HAL_MspInit+0x60>)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002aba:	bf00      	nop
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr
 8002ac4:	40021000 	.word	0x40021000
 8002ac8:	40010000 	.word	0x40010000

08002acc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b088      	sub	sp, #32
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ad4:	f107 0310 	add.w	r3, r7, #16
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	605a      	str	r2, [r3, #4]
 8002ade:	609a      	str	r2, [r3, #8]
 8002ae0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a18      	ldr	r2, [pc, #96]	; (8002b48 <HAL_ADC_MspInit+0x7c>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d129      	bne.n	8002b40 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002aec:	4b17      	ldr	r3, [pc, #92]	; (8002b4c <HAL_ADC_MspInit+0x80>)
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	4a16      	ldr	r2, [pc, #88]	; (8002b4c <HAL_ADC_MspInit+0x80>)
 8002af2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002af6:	6193      	str	r3, [r2, #24]
 8002af8:	4b14      	ldr	r3, [pc, #80]	; (8002b4c <HAL_ADC_MspInit+0x80>)
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b00:	60fb      	str	r3, [r7, #12]
 8002b02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b04:	4b11      	ldr	r3, [pc, #68]	; (8002b4c <HAL_ADC_MspInit+0x80>)
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	4a10      	ldr	r2, [pc, #64]	; (8002b4c <HAL_ADC_MspInit+0x80>)
 8002b0a:	f043 0304 	orr.w	r3, r3, #4
 8002b0e:	6193      	str	r3, [r2, #24]
 8002b10:	4b0e      	ldr	r3, [pc, #56]	; (8002b4c <HAL_ADC_MspInit+0x80>)
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	f003 0304 	and.w	r3, r3, #4
 8002b18:	60bb      	str	r3, [r7, #8]
 8002b1a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b20:	2303      	movs	r3, #3
 8002b22:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b24:	f107 0310 	add.w	r3, r7, #16
 8002b28:	4619      	mov	r1, r3
 8002b2a:	4809      	ldr	r0, [pc, #36]	; (8002b50 <HAL_ADC_MspInit+0x84>)
 8002b2c:	f000 feae 	bl	800388c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002b30:	2200      	movs	r2, #0
 8002b32:	2100      	movs	r1, #0
 8002b34:	2012      	movs	r0, #18
 8002b36:	f000 fe72 	bl	800381e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002b3a:	2012      	movs	r0, #18
 8002b3c:	f000 fe8b 	bl	8003856 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002b40:	bf00      	nop
 8002b42:	3720      	adds	r7, #32
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	40012400 	.word	0x40012400
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	40010800 	.word	0x40010800

08002b54 <HAL_I2C_MspInit>:
//  }
//
//}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b088      	sub	sp, #32
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a19      	ldr	r2, [pc, #100]	; (8002bc8 <HAL_I2C_MspInit+0x74>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d12c      	bne.n	8002bc0 <HAL_I2C_MspInit+0x6c>
    {
        __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b66:	4b19      	ldr	r3, [pc, #100]	; (8002bcc <HAL_I2C_MspInit+0x78>)
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	4a18      	ldr	r2, [pc, #96]	; (8002bcc <HAL_I2C_MspInit+0x78>)
 8002b6c:	f043 0308 	orr.w	r3, r3, #8
 8002b70:	6193      	str	r3, [r2, #24]
 8002b72:	4b16      	ldr	r3, [pc, #88]	; (8002bcc <HAL_I2C_MspInit+0x78>)
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	f003 0308 	and.w	r3, r3, #8
 8002b7a:	60fb      	str	r3, [r7, #12]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
        __HAL_RCC_I2C1_CLK_ENABLE();
 8002b7e:	4b13      	ldr	r3, [pc, #76]	; (8002bcc <HAL_I2C_MspInit+0x78>)
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	4a12      	ldr	r2, [pc, #72]	; (8002bcc <HAL_I2C_MspInit+0x78>)
 8002b84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b88:	61d3      	str	r3, [r2, #28]
 8002b8a:	4b10      	ldr	r3, [pc, #64]	; (8002bcc <HAL_I2C_MspInit+0x78>)
 8002b8c:	69db      	ldr	r3, [r3, #28]
 8002b8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b92:	60bb      	str	r3, [r7, #8]
 8002b94:	68bb      	ldr	r3, [r7, #8]

        GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b96:	f107 0310 	add.w	r3, r7, #16
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	605a      	str	r2, [r3, #4]
 8002ba0:	609a      	str	r2, [r3, #8]
 8002ba2:	60da      	str	r2, [r3, #12]
        GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;  // SCL PB6, SDA PB7
 8002ba4:	23c0      	movs	r3, #192	; 0xc0
 8002ba6:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ba8:	2312      	movs	r3, #18
 8002baa:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	61fb      	str	r3, [r7, #28]

        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bb4:	f107 0310 	add.w	r3, r7, #16
 8002bb8:	4619      	mov	r1, r3
 8002bba:	4805      	ldr	r0, [pc, #20]	; (8002bd0 <HAL_I2C_MspInit+0x7c>)
 8002bbc:	f000 fe66 	bl	800388c <HAL_GPIO_Init>
    }
}
 8002bc0:	bf00      	nop
 8002bc2:	3720      	adds	r7, #32
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40005400 	.word	0x40005400
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	40010c00 	.word	0x40010c00

08002bd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a16      	ldr	r2, [pc, #88]	; (8002c3c <HAL_TIM_Base_MspInit+0x68>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d10c      	bne.n	8002c00 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002be6:	4b16      	ldr	r3, [pc, #88]	; (8002c40 <HAL_TIM_Base_MspInit+0x6c>)
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	4a15      	ldr	r2, [pc, #84]	; (8002c40 <HAL_TIM_Base_MspInit+0x6c>)
 8002bec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bf0:	6193      	str	r3, [r2, #24]
 8002bf2:	4b13      	ldr	r3, [pc, #76]	; (8002c40 <HAL_TIM_Base_MspInit+0x6c>)
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002bfa:	60fb      	str	r3, [r7, #12]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002bfe:	e018      	b.n	8002c32 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c08:	d113      	bne.n	8002c32 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c0a:	4b0d      	ldr	r3, [pc, #52]	; (8002c40 <HAL_TIM_Base_MspInit+0x6c>)
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	4a0c      	ldr	r2, [pc, #48]	; (8002c40 <HAL_TIM_Base_MspInit+0x6c>)
 8002c10:	f043 0301 	orr.w	r3, r3, #1
 8002c14:	61d3      	str	r3, [r2, #28]
 8002c16:	4b0a      	ldr	r3, [pc, #40]	; (8002c40 <HAL_TIM_Base_MspInit+0x6c>)
 8002c18:	69db      	ldr	r3, [r3, #28]
 8002c1a:	f003 0301 	and.w	r3, r3, #1
 8002c1e:	60bb      	str	r3, [r7, #8]
 8002c20:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002c22:	2200      	movs	r2, #0
 8002c24:	2100      	movs	r1, #0
 8002c26:	201c      	movs	r0, #28
 8002c28:	f000 fdf9 	bl	800381e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c2c:	201c      	movs	r0, #28
 8002c2e:	f000 fe12 	bl	8003856 <HAL_NVIC_EnableIRQ>
}
 8002c32:	bf00      	nop
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	40012c00 	.word	0x40012c00
 8002c40:	40021000 	.word	0x40021000

08002c44 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b088      	sub	sp, #32
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c4c:	f107 0310 	add.w	r3, r7, #16
 8002c50:	2200      	movs	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]
 8002c54:	605a      	str	r2, [r3, #4]
 8002c56:	609a      	str	r2, [r3, #8]
 8002c58:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a10      	ldr	r2, [pc, #64]	; (8002ca0 <HAL_TIM_MspPostInit+0x5c>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d118      	bne.n	8002c96 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c64:	4b0f      	ldr	r3, [pc, #60]	; (8002ca4 <HAL_TIM_MspPostInit+0x60>)
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	4a0e      	ldr	r2, [pc, #56]	; (8002ca4 <HAL_TIM_MspPostInit+0x60>)
 8002c6a:	f043 0304 	orr.w	r3, r3, #4
 8002c6e:	6193      	str	r3, [r2, #24]
 8002c70:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <HAL_TIM_MspPostInit+0x60>)
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	f003 0304 	and.w	r3, r3, #4
 8002c78:	60fb      	str	r3, [r7, #12]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002c7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c80:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c82:	2302      	movs	r3, #2
 8002c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c86:	2302      	movs	r3, #2
 8002c88:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c8a:	f107 0310 	add.w	r3, r7, #16
 8002c8e:	4619      	mov	r1, r3
 8002c90:	4805      	ldr	r0, [pc, #20]	; (8002ca8 <HAL_TIM_MspPostInit+0x64>)
 8002c92:	f000 fdfb 	bl	800388c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c96:	bf00      	nop
 8002c98:	3720      	adds	r7, #32
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	40012c00 	.word	0x40012c00
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	40010800 	.word	0x40010800

08002cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002cb0:	e7fe      	b.n	8002cb0 <NMI_Handler+0x4>

08002cb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cb6:	e7fe      	b.n	8002cb6 <HardFault_Handler+0x4>

08002cb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cbc:	e7fe      	b.n	8002cbc <MemManage_Handler+0x4>

08002cbe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cc2:	e7fe      	b.n	8002cc2 <BusFault_Handler+0x4>

08002cc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cc8:	e7fe      	b.n	8002cc8 <UsageFault_Handler+0x4>

08002cca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cce:	bf00      	nop
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr

08002cd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cda:	bf00      	nop
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bc80      	pop	{r7}
 8002ce0:	4770      	bx	lr

08002ce2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ce2:	b480      	push	{r7}
 8002ce4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ce6:	bf00      	nop
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bc80      	pop	{r7}
 8002cec:	4770      	bx	lr

08002cee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cee:	b580      	push	{r7, lr}
 8002cf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cf2:	f000 f889 	bl	8002e08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cf6:	bf00      	nop
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002d00:	4802      	ldr	r0, [pc, #8]	; (8002d0c <ADC1_2_IRQHandler+0x10>)
 8002d02:	f000 fa47 	bl	8003194 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002d06:	bf00      	nop
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	20000350 	.word	0x20000350

08002d10 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002d14:	4802      	ldr	r0, [pc, #8]	; (8002d20 <TIM2_IRQHandler+0x10>)
 8002d16:	f002 fabb 	bl	8005290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002d1a:	bf00      	nop
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	200003c8 	.word	0x200003c8

08002d24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d28:	bf00      	nop
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bc80      	pop	{r7}
 8002d2e:	4770      	bx	lr

08002d30 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d30:	f7ff fff8 	bl	8002d24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d34:	480b      	ldr	r0, [pc, #44]	; (8002d64 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002d36:	490c      	ldr	r1, [pc, #48]	; (8002d68 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002d38:	4a0c      	ldr	r2, [pc, #48]	; (8002d6c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002d3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d3c:	e002      	b.n	8002d44 <LoopCopyDataInit>

08002d3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d42:	3304      	adds	r3, #4

08002d44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d48:	d3f9      	bcc.n	8002d3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d4a:	4a09      	ldr	r2, [pc, #36]	; (8002d70 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002d4c:	4c09      	ldr	r4, [pc, #36]	; (8002d74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d50:	e001      	b.n	8002d56 <LoopFillZerobss>

08002d52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d54:	3204      	adds	r2, #4

08002d56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d58:	d3fb      	bcc.n	8002d52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d5a:	f003 f899 	bl	8005e90 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d5e:	f7fe ff85 	bl	8001c6c <main>
  bx lr
 8002d62:	4770      	bx	lr
  ldr r0, =_sdata
 8002d64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d68:	20000144 	.word	0x20000144
  ldr r2, =_sidata
 8002d6c:	08006128 	.word	0x08006128
  ldr r2, =_sbss
 8002d70:	20000144 	.word	0x20000144
  ldr r4, =_ebss
 8002d74:	200005a4 	.word	0x200005a4

08002d78 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d78:	e7fe      	b.n	8002d78 <CAN1_RX1_IRQHandler>
	...

08002d7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d80:	4b08      	ldr	r3, [pc, #32]	; (8002da4 <HAL_Init+0x28>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a07      	ldr	r2, [pc, #28]	; (8002da4 <HAL_Init+0x28>)
 8002d86:	f043 0310 	orr.w	r3, r3, #16
 8002d8a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d8c:	2003      	movs	r0, #3
 8002d8e:	f000 fd3b 	bl	8003808 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d92:	200f      	movs	r0, #15
 8002d94:	f000 f808 	bl	8002da8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d98:	f7ff fe66 	bl	8002a68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	40022000 	.word	0x40022000

08002da8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002db0:	4b12      	ldr	r3, [pc, #72]	; (8002dfc <HAL_InitTick+0x54>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	4b12      	ldr	r3, [pc, #72]	; (8002e00 <HAL_InitTick+0x58>)
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	4619      	mov	r1, r3
 8002dba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002dbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f000 fd53 	bl	8003872 <HAL_SYSTICK_Config>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e00e      	b.n	8002df4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2b0f      	cmp	r3, #15
 8002dda:	d80a      	bhi.n	8002df2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ddc:	2200      	movs	r2, #0
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	f04f 30ff 	mov.w	r0, #4294967295
 8002de4:	f000 fd1b 	bl	800381e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002de8:	4a06      	ldr	r2, [pc, #24]	; (8002e04 <HAL_InitTick+0x5c>)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dee:	2300      	movs	r3, #0
 8002df0:	e000      	b.n	8002df4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3708      	adds	r7, #8
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	20000138 	.word	0x20000138
 8002e00:	20000140 	.word	0x20000140
 8002e04:	2000013c 	.word	0x2000013c

08002e08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e0c:	4b05      	ldr	r3, [pc, #20]	; (8002e24 <HAL_IncTick+0x1c>)
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	461a      	mov	r2, r3
 8002e12:	4b05      	ldr	r3, [pc, #20]	; (8002e28 <HAL_IncTick+0x20>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4413      	add	r3, r2
 8002e18:	4a03      	ldr	r2, [pc, #12]	; (8002e28 <HAL_IncTick+0x20>)
 8002e1a:	6013      	str	r3, [r2, #0]
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr
 8002e24:	20000140 	.word	0x20000140
 8002e28:	200005a0 	.word	0x200005a0

08002e2c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e30:	4b02      	ldr	r3, [pc, #8]	; (8002e3c <HAL_GetTick+0x10>)
 8002e32:	681b      	ldr	r3, [r3, #0]
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bc80      	pop	{r7}
 8002e3a:	4770      	bx	lr
 8002e3c:	200005a0 	.word	0x200005a0

08002e40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e48:	f7ff fff0 	bl	8002e2c <HAL_GetTick>
 8002e4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e58:	d005      	beq.n	8002e66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e5a:	4b0a      	ldr	r3, [pc, #40]	; (8002e84 <HAL_Delay+0x44>)
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	4413      	add	r3, r2
 8002e64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e66:	bf00      	nop
 8002e68:	f7ff ffe0 	bl	8002e2c <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d8f7      	bhi.n	8002e68 <HAL_Delay+0x28>
  {
  }
}
 8002e78:	bf00      	nop
 8002e7a:	bf00      	nop
 8002e7c:	3710      	adds	r7, #16
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	20000140 	.word	0x20000140

08002e88 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e90:	2300      	movs	r3, #0
 8002e92:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002e94:	2300      	movs	r3, #0
 8002e96:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e0be      	b.n	8003028 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d109      	bne.n	8002ecc <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f7ff fe00 	bl	8002acc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 fb85 	bl	80035dc <ADC_ConversionStop_Disable>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eda:	f003 0310 	and.w	r3, r3, #16
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f040 8099 	bne.w	8003016 <HAL_ADC_Init+0x18e>
 8002ee4:	7dfb      	ldrb	r3, [r7, #23]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	f040 8095 	bne.w	8003016 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ef0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ef4:	f023 0302 	bic.w	r3, r3, #2
 8002ef8:	f043 0202 	orr.w	r2, r3, #2
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f08:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	7b1b      	ldrb	r3, [r3, #12]
 8002f0e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002f10:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002f12:	68ba      	ldr	r2, [r7, #8]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f20:	d003      	beq.n	8002f2a <HAL_ADC_Init+0xa2>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d102      	bne.n	8002f30 <HAL_ADC_Init+0xa8>
 8002f2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f2e:	e000      	b.n	8002f32 <HAL_ADC_Init+0xaa>
 8002f30:	2300      	movs	r3, #0
 8002f32:	693a      	ldr	r2, [r7, #16]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	7d1b      	ldrb	r3, [r3, #20]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d119      	bne.n	8002f74 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	7b1b      	ldrb	r3, [r3, #12]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d109      	bne.n	8002f5c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	699b      	ldr	r3, [r3, #24]
 8002f4c:	3b01      	subs	r3, #1
 8002f4e:	035a      	lsls	r2, r3, #13
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f58:	613b      	str	r3, [r7, #16]
 8002f5a:	e00b      	b.n	8002f74 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f60:	f043 0220 	orr.w	r2, r3, #32
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f6c:	f043 0201 	orr.w	r2, r3, #1
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	430a      	orrs	r2, r1
 8002f86:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689a      	ldr	r2, [r3, #8]
 8002f8e:	4b28      	ldr	r3, [pc, #160]	; (8003030 <HAL_ADC_Init+0x1a8>)
 8002f90:	4013      	ands	r3, r2
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	6812      	ldr	r2, [r2, #0]
 8002f96:	68b9      	ldr	r1, [r7, #8]
 8002f98:	430b      	orrs	r3, r1
 8002f9a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fa4:	d003      	beq.n	8002fae <HAL_ADC_Init+0x126>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d104      	bne.n	8002fb8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	051b      	lsls	r3, r3, #20
 8002fb6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fbe:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689a      	ldr	r2, [r3, #8]
 8002fd2:	4b18      	ldr	r3, [pc, #96]	; (8003034 <HAL_ADC_Init+0x1ac>)
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	68ba      	ldr	r2, [r7, #8]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d10b      	bne.n	8002ff4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe6:	f023 0303 	bic.w	r3, r3, #3
 8002fea:	f043 0201 	orr.w	r2, r3, #1
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002ff2:	e018      	b.n	8003026 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff8:	f023 0312 	bic.w	r3, r3, #18
 8002ffc:	f043 0210 	orr.w	r2, r3, #16
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003008:	f043 0201 	orr.w	r2, r3, #1
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003014:	e007      	b.n	8003026 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800301a:	f043 0210 	orr.w	r2, r3, #16
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003026:	7dfb      	ldrb	r3, [r7, #23]
}
 8003028:	4618      	mov	r0, r3
 800302a:	3718      	adds	r7, #24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	ffe1f7fd 	.word	0xffe1f7fd
 8003034:	ff1f0efe 	.word	0xff1f0efe

08003038 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003040:	2300      	movs	r3, #0
 8003042:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800304a:	2b01      	cmp	r3, #1
 800304c:	d101      	bne.n	8003052 <HAL_ADC_Start+0x1a>
 800304e:	2302      	movs	r3, #2
 8003050:	e098      	b.n	8003184 <HAL_ADC_Start+0x14c>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	2201      	movs	r2, #1
 8003056:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 fa64 	bl	8003528 <ADC_Enable>
 8003060:	4603      	mov	r3, r0
 8003062:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003064:	7bfb      	ldrb	r3, [r7, #15]
 8003066:	2b00      	cmp	r3, #0
 8003068:	f040 8087 	bne.w	800317a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003070:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003074:	f023 0301 	bic.w	r3, r3, #1
 8003078:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a41      	ldr	r2, [pc, #260]	; (800318c <HAL_ADC_Start+0x154>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d105      	bne.n	8003096 <HAL_ADC_Start+0x5e>
 800308a:	4b41      	ldr	r3, [pc, #260]	; (8003190 <HAL_ADC_Start+0x158>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d115      	bne.n	80030c2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d026      	beq.n	80030fe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030c0:	e01d      	b.n	80030fe <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a2f      	ldr	r2, [pc, #188]	; (8003190 <HAL_ADC_Start+0x158>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d004      	beq.n	80030e2 <HAL_ADC_Start+0xaa>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a2b      	ldr	r2, [pc, #172]	; (800318c <HAL_ADC_Start+0x154>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d10d      	bne.n	80030fe <HAL_ADC_Start+0xc6>
 80030e2:	4b2b      	ldr	r3, [pc, #172]	; (8003190 <HAL_ADC_Start+0x158>)
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d007      	beq.n	80030fe <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030f6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003102:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d006      	beq.n	8003118 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310e:	f023 0206 	bic.w	r2, r3, #6
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	62da      	str	r2, [r3, #44]	; 0x2c
 8003116:	e002      	b.n	800311e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f06f 0202 	mvn.w	r2, #2
 800312e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800313a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800313e:	d113      	bne.n	8003168 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003144:	4a11      	ldr	r2, [pc, #68]	; (800318c <HAL_ADC_Start+0x154>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d105      	bne.n	8003156 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800314a:	4b11      	ldr	r3, [pc, #68]	; (8003190 <HAL_ADC_Start+0x158>)
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003152:	2b00      	cmp	r3, #0
 8003154:	d108      	bne.n	8003168 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	689a      	ldr	r2, [r3, #8]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003164:	609a      	str	r2, [r3, #8]
 8003166:	e00c      	b.n	8003182 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	689a      	ldr	r2, [r3, #8]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003176:	609a      	str	r2, [r3, #8]
 8003178:	e003      	b.n	8003182 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003182:	7bfb      	ldrb	r3, [r7, #15]
}
 8003184:	4618      	mov	r0, r3
 8003186:	3710      	adds	r7, #16
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	40012800 	.word	0x40012800
 8003190:	40012400 	.word	0x40012400

08003194 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	f003 0320 	and.w	r3, r3, #32
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d03e      	beq.n	8003234 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f003 0302 	and.w	r3, r3, #2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d039      	beq.n	8003234 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c4:	f003 0310 	and.w	r3, r3, #16
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d105      	bne.n	80031d8 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80031e2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80031e6:	d11d      	bne.n	8003224 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d119      	bne.n	8003224 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	685a      	ldr	r2, [r3, #4]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f022 0220 	bic.w	r2, r2, #32
 80031fe:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003204:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003210:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d105      	bne.n	8003224 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321c:	f043 0201 	orr.w	r2, r3, #1
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	f000 f874 	bl	8003312 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f06f 0212 	mvn.w	r2, #18
 8003232:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800323a:	2b00      	cmp	r3, #0
 800323c:	d04d      	beq.n	80032da <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f003 0304 	and.w	r3, r3, #4
 8003244:	2b00      	cmp	r3, #0
 8003246:	d048      	beq.n	80032da <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324c:	f003 0310 	and.w	r3, r3, #16
 8003250:	2b00      	cmp	r3, #0
 8003252:	d105      	bne.n	8003260 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003258:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800326a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800326e:	d012      	beq.n	8003296 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800327a:	2b00      	cmp	r3, #0
 800327c:	d125      	bne.n	80032ca <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003288:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800328c:	d11d      	bne.n	80032ca <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003292:	2b00      	cmp	r3, #0
 8003294:	d119      	bne.n	80032ca <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032a4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d105      	bne.n	80032ca <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c2:	f043 0201 	orr.w	r2, r3, #1
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f000 f9c7 	bl	800365e <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f06f 020c 	mvn.w	r2, #12
 80032d8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d012      	beq.n	800330a <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00d      	beq.n	800330a <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 f812 	bl	8003324 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f06f 0201 	mvn.w	r2, #1
 8003308:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800330a:	bf00      	nop
 800330c:	3710      	adds	r7, #16
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003312:	b480      	push	{r7}
 8003314:	b083      	sub	sp, #12
 8003316:	af00      	add	r7, sp, #0
 8003318:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	bc80      	pop	{r7}
 8003322:	4770      	bx	lr

08003324 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800332c:	bf00      	nop
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	bc80      	pop	{r7}
 8003334:	4770      	bx	lr
	...

08003338 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003342:	2300      	movs	r3, #0
 8003344:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003346:	2300      	movs	r3, #0
 8003348:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003350:	2b01      	cmp	r3, #1
 8003352:	d101      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x20>
 8003354:	2302      	movs	r3, #2
 8003356:	e0dc      	b.n	8003512 <HAL_ADC_ConfigChannel+0x1da>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	2b06      	cmp	r3, #6
 8003366:	d81c      	bhi.n	80033a2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	4613      	mov	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	4413      	add	r3, r2
 8003378:	3b05      	subs	r3, #5
 800337a:	221f      	movs	r2, #31
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	43db      	mvns	r3, r3
 8003382:	4019      	ands	r1, r3
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	6818      	ldr	r0, [r3, #0]
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685a      	ldr	r2, [r3, #4]
 800338c:	4613      	mov	r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	4413      	add	r3, r2
 8003392:	3b05      	subs	r3, #5
 8003394:	fa00 f203 	lsl.w	r2, r0, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	635a      	str	r2, [r3, #52]	; 0x34
 80033a0:	e03c      	b.n	800341c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b0c      	cmp	r3, #12
 80033a8:	d81c      	bhi.n	80033e4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	4613      	mov	r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	4413      	add	r3, r2
 80033ba:	3b23      	subs	r3, #35	; 0x23
 80033bc:	221f      	movs	r2, #31
 80033be:	fa02 f303 	lsl.w	r3, r2, r3
 80033c2:	43db      	mvns	r3, r3
 80033c4:	4019      	ands	r1, r3
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	6818      	ldr	r0, [r3, #0]
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	4413      	add	r3, r2
 80033d4:	3b23      	subs	r3, #35	; 0x23
 80033d6:	fa00 f203 	lsl.w	r2, r0, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	430a      	orrs	r2, r1
 80033e0:	631a      	str	r2, [r3, #48]	; 0x30
 80033e2:	e01b      	b.n	800341c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	4613      	mov	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	4413      	add	r3, r2
 80033f4:	3b41      	subs	r3, #65	; 0x41
 80033f6:	221f      	movs	r2, #31
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	4019      	ands	r1, r3
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	6818      	ldr	r0, [r3, #0]
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685a      	ldr	r2, [r3, #4]
 8003408:	4613      	mov	r3, r2
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	4413      	add	r3, r2
 800340e:	3b41      	subs	r3, #65	; 0x41
 8003410:	fa00 f203 	lsl.w	r2, r0, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	430a      	orrs	r2, r1
 800341a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2b09      	cmp	r3, #9
 8003422:	d91c      	bls.n	800345e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	68d9      	ldr	r1, [r3, #12]
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	4613      	mov	r3, r2
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	4413      	add	r3, r2
 8003434:	3b1e      	subs	r3, #30
 8003436:	2207      	movs	r2, #7
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	43db      	mvns	r3, r3
 800343e:	4019      	ands	r1, r3
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	6898      	ldr	r0, [r3, #8]
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	4613      	mov	r3, r2
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	4413      	add	r3, r2
 800344e:	3b1e      	subs	r3, #30
 8003450:	fa00 f203 	lsl.w	r2, r0, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	60da      	str	r2, [r3, #12]
 800345c:	e019      	b.n	8003492 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6919      	ldr	r1, [r3, #16]
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	4613      	mov	r3, r2
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	4413      	add	r3, r2
 800346e:	2207      	movs	r2, #7
 8003470:	fa02 f303 	lsl.w	r3, r2, r3
 8003474:	43db      	mvns	r3, r3
 8003476:	4019      	ands	r1, r3
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	6898      	ldr	r0, [r3, #8]
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	4613      	mov	r3, r2
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	4413      	add	r3, r2
 8003486:	fa00 f203 	lsl.w	r2, r0, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	430a      	orrs	r2, r1
 8003490:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2b10      	cmp	r3, #16
 8003498:	d003      	beq.n	80034a2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800349e:	2b11      	cmp	r3, #17
 80034a0:	d132      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a1d      	ldr	r2, [pc, #116]	; (800351c <HAL_ADC_ConfigChannel+0x1e4>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d125      	bne.n	80034f8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d126      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80034c8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	2b10      	cmp	r3, #16
 80034d0:	d11a      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034d2:	4b13      	ldr	r3, [pc, #76]	; (8003520 <HAL_ADC_ConfigChannel+0x1e8>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a13      	ldr	r2, [pc, #76]	; (8003524 <HAL_ADC_ConfigChannel+0x1ec>)
 80034d8:	fba2 2303 	umull	r2, r3, r2, r3
 80034dc:	0c9a      	lsrs	r2, r3, #18
 80034de:	4613      	mov	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4413      	add	r3, r2
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034e8:	e002      	b.n	80034f0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	3b01      	subs	r3, #1
 80034ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1f9      	bne.n	80034ea <HAL_ADC_ConfigChannel+0x1b2>
 80034f6:	e007      	b.n	8003508 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fc:	f043 0220 	orr.w	r2, r3, #32
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003510:	7bfb      	ldrb	r3, [r7, #15]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	bc80      	pop	{r7}
 800351a:	4770      	bx	lr
 800351c:	40012400 	.word	0x40012400
 8003520:	20000138 	.word	0x20000138
 8003524:	431bde83 	.word	0x431bde83

08003528 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003534:	2300      	movs	r3, #0
 8003536:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b01      	cmp	r3, #1
 8003544:	d040      	beq.n	80035c8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	689a      	ldr	r2, [r3, #8]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f042 0201 	orr.w	r2, r2, #1
 8003554:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003556:	4b1f      	ldr	r3, [pc, #124]	; (80035d4 <ADC_Enable+0xac>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a1f      	ldr	r2, [pc, #124]	; (80035d8 <ADC_Enable+0xb0>)
 800355c:	fba2 2303 	umull	r2, r3, r2, r3
 8003560:	0c9b      	lsrs	r3, r3, #18
 8003562:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003564:	e002      	b.n	800356c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	3b01      	subs	r3, #1
 800356a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1f9      	bne.n	8003566 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003572:	f7ff fc5b 	bl	8002e2c <HAL_GetTick>
 8003576:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003578:	e01f      	b.n	80035ba <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800357a:	f7ff fc57 	bl	8002e2c <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d918      	bls.n	80035ba <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	2b01      	cmp	r3, #1
 8003594:	d011      	beq.n	80035ba <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800359a:	f043 0210 	orr.w	r2, r3, #16
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a6:	f043 0201 	orr.w	r2, r3, #1
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e007      	b.n	80035ca <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d1d8      	bne.n	800357a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3710      	adds	r7, #16
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	20000138 	.word	0x20000138
 80035d8:	431bde83 	.word	0x431bde83

080035dc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d12e      	bne.n	8003654 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f022 0201 	bic.w	r2, r2, #1
 8003604:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003606:	f7ff fc11 	bl	8002e2c <HAL_GetTick>
 800360a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800360c:	e01b      	b.n	8003646 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800360e:	f7ff fc0d 	bl	8002e2c <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	2b02      	cmp	r3, #2
 800361a:	d914      	bls.n	8003646 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	2b01      	cmp	r3, #1
 8003628:	d10d      	bne.n	8003646 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362e:	f043 0210 	orr.w	r2, r3, #16
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363a:	f043 0201 	orr.w	r2, r3, #1
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003642:	2301      	movs	r3, #1
 8003644:	e007      	b.n	8003656 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	2b01      	cmp	r3, #1
 8003652:	d0dc      	beq.n	800360e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800365e:	b480      	push	{r7}
 8003660:	b083      	sub	sp, #12
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003666:	bf00      	nop
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	bc80      	pop	{r7}
 800366e:	4770      	bx	lr

08003670 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f003 0307 	and.w	r3, r3, #7
 800367e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003680:	4b0c      	ldr	r3, [pc, #48]	; (80036b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003686:	68ba      	ldr	r2, [r7, #8]
 8003688:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800368c:	4013      	ands	r3, r2
 800368e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003698:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800369c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036a2:	4a04      	ldr	r2, [pc, #16]	; (80036b4 <__NVIC_SetPriorityGrouping+0x44>)
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	60d3      	str	r3, [r2, #12]
}
 80036a8:	bf00      	nop
 80036aa:	3714      	adds	r7, #20
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bc80      	pop	{r7}
 80036b0:	4770      	bx	lr
 80036b2:	bf00      	nop
 80036b4:	e000ed00 	.word	0xe000ed00

080036b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036b8:	b480      	push	{r7}
 80036ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036bc:	4b04      	ldr	r3, [pc, #16]	; (80036d0 <__NVIC_GetPriorityGrouping+0x18>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	0a1b      	lsrs	r3, r3, #8
 80036c2:	f003 0307 	and.w	r3, r3, #7
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bc80      	pop	{r7}
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	e000ed00 	.word	0xe000ed00

080036d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	4603      	mov	r3, r0
 80036dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	db0b      	blt.n	80036fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036e6:	79fb      	ldrb	r3, [r7, #7]
 80036e8:	f003 021f 	and.w	r2, r3, #31
 80036ec:	4906      	ldr	r1, [pc, #24]	; (8003708 <__NVIC_EnableIRQ+0x34>)
 80036ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f2:	095b      	lsrs	r3, r3, #5
 80036f4:	2001      	movs	r0, #1
 80036f6:	fa00 f202 	lsl.w	r2, r0, r2
 80036fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80036fe:	bf00      	nop
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	bc80      	pop	{r7}
 8003706:	4770      	bx	lr
 8003708:	e000e100 	.word	0xe000e100

0800370c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	4603      	mov	r3, r0
 8003714:	6039      	str	r1, [r7, #0]
 8003716:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003718:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800371c:	2b00      	cmp	r3, #0
 800371e:	db0a      	blt.n	8003736 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	b2da      	uxtb	r2, r3
 8003724:	490c      	ldr	r1, [pc, #48]	; (8003758 <__NVIC_SetPriority+0x4c>)
 8003726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800372a:	0112      	lsls	r2, r2, #4
 800372c:	b2d2      	uxtb	r2, r2
 800372e:	440b      	add	r3, r1
 8003730:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003734:	e00a      	b.n	800374c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	b2da      	uxtb	r2, r3
 800373a:	4908      	ldr	r1, [pc, #32]	; (800375c <__NVIC_SetPriority+0x50>)
 800373c:	79fb      	ldrb	r3, [r7, #7]
 800373e:	f003 030f 	and.w	r3, r3, #15
 8003742:	3b04      	subs	r3, #4
 8003744:	0112      	lsls	r2, r2, #4
 8003746:	b2d2      	uxtb	r2, r2
 8003748:	440b      	add	r3, r1
 800374a:	761a      	strb	r2, [r3, #24]
}
 800374c:	bf00      	nop
 800374e:	370c      	adds	r7, #12
 8003750:	46bd      	mov	sp, r7
 8003752:	bc80      	pop	{r7}
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	e000e100 	.word	0xe000e100
 800375c:	e000ed00 	.word	0xe000ed00

08003760 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003760:	b480      	push	{r7}
 8003762:	b089      	sub	sp, #36	; 0x24
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f003 0307 	and.w	r3, r3, #7
 8003772:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	f1c3 0307 	rsb	r3, r3, #7
 800377a:	2b04      	cmp	r3, #4
 800377c:	bf28      	it	cs
 800377e:	2304      	movcs	r3, #4
 8003780:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	3304      	adds	r3, #4
 8003786:	2b06      	cmp	r3, #6
 8003788:	d902      	bls.n	8003790 <NVIC_EncodePriority+0x30>
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	3b03      	subs	r3, #3
 800378e:	e000      	b.n	8003792 <NVIC_EncodePriority+0x32>
 8003790:	2300      	movs	r3, #0
 8003792:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003794:	f04f 32ff 	mov.w	r2, #4294967295
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	fa02 f303 	lsl.w	r3, r2, r3
 800379e:	43da      	mvns	r2, r3
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	401a      	ands	r2, r3
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037a8:	f04f 31ff 	mov.w	r1, #4294967295
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	fa01 f303 	lsl.w	r3, r1, r3
 80037b2:	43d9      	mvns	r1, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037b8:	4313      	orrs	r3, r2
         );
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3724      	adds	r7, #36	; 0x24
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr

080037c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3b01      	subs	r3, #1
 80037d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037d4:	d301      	bcc.n	80037da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037d6:	2301      	movs	r3, #1
 80037d8:	e00f      	b.n	80037fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037da:	4a0a      	ldr	r2, [pc, #40]	; (8003804 <SysTick_Config+0x40>)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3b01      	subs	r3, #1
 80037e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037e2:	210f      	movs	r1, #15
 80037e4:	f04f 30ff 	mov.w	r0, #4294967295
 80037e8:	f7ff ff90 	bl	800370c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037ec:	4b05      	ldr	r3, [pc, #20]	; (8003804 <SysTick_Config+0x40>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037f2:	4b04      	ldr	r3, [pc, #16]	; (8003804 <SysTick_Config+0x40>)
 80037f4:	2207      	movs	r2, #7
 80037f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3708      	adds	r7, #8
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	e000e010 	.word	0xe000e010

08003808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f7ff ff2d 	bl	8003670 <__NVIC_SetPriorityGrouping>
}
 8003816:	bf00      	nop
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}

0800381e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800381e:	b580      	push	{r7, lr}
 8003820:	b086      	sub	sp, #24
 8003822:	af00      	add	r7, sp, #0
 8003824:	4603      	mov	r3, r0
 8003826:	60b9      	str	r1, [r7, #8]
 8003828:	607a      	str	r2, [r7, #4]
 800382a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003830:	f7ff ff42 	bl	80036b8 <__NVIC_GetPriorityGrouping>
 8003834:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	68b9      	ldr	r1, [r7, #8]
 800383a:	6978      	ldr	r0, [r7, #20]
 800383c:	f7ff ff90 	bl	8003760 <NVIC_EncodePriority>
 8003840:	4602      	mov	r2, r0
 8003842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003846:	4611      	mov	r1, r2
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff ff5f 	bl	800370c <__NVIC_SetPriority>
}
 800384e:	bf00      	nop
 8003850:	3718      	adds	r7, #24
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}

08003856 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003856:	b580      	push	{r7, lr}
 8003858:	b082      	sub	sp, #8
 800385a:	af00      	add	r7, sp, #0
 800385c:	4603      	mov	r3, r0
 800385e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff ff35 	bl	80036d4 <__NVIC_EnableIRQ>
}
 800386a:	bf00      	nop
 800386c:	3708      	adds	r7, #8
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}

08003872 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003872:	b580      	push	{r7, lr}
 8003874:	b082      	sub	sp, #8
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f7ff ffa2 	bl	80037c4 <SysTick_Config>
 8003880:	4603      	mov	r3, r0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
	...

0800388c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800388c:	b480      	push	{r7}
 800388e:	b08b      	sub	sp, #44	; 0x2c
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003896:	2300      	movs	r3, #0
 8003898:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800389a:	2300      	movs	r3, #0
 800389c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800389e:	e148      	b.n	8003b32 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80038a0:	2201      	movs	r2, #1
 80038a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	69fa      	ldr	r2, [r7, #28]
 80038b0:	4013      	ands	r3, r2
 80038b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	f040 8137 	bne.w	8003b2c <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	4aa3      	ldr	r2, [pc, #652]	; (8003b50 <HAL_GPIO_Init+0x2c4>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d05e      	beq.n	8003986 <HAL_GPIO_Init+0xfa>
 80038c8:	4aa1      	ldr	r2, [pc, #644]	; (8003b50 <HAL_GPIO_Init+0x2c4>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d875      	bhi.n	80039ba <HAL_GPIO_Init+0x12e>
 80038ce:	4aa1      	ldr	r2, [pc, #644]	; (8003b54 <HAL_GPIO_Init+0x2c8>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d058      	beq.n	8003986 <HAL_GPIO_Init+0xfa>
 80038d4:	4a9f      	ldr	r2, [pc, #636]	; (8003b54 <HAL_GPIO_Init+0x2c8>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d86f      	bhi.n	80039ba <HAL_GPIO_Init+0x12e>
 80038da:	4a9f      	ldr	r2, [pc, #636]	; (8003b58 <HAL_GPIO_Init+0x2cc>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d052      	beq.n	8003986 <HAL_GPIO_Init+0xfa>
 80038e0:	4a9d      	ldr	r2, [pc, #628]	; (8003b58 <HAL_GPIO_Init+0x2cc>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d869      	bhi.n	80039ba <HAL_GPIO_Init+0x12e>
 80038e6:	4a9d      	ldr	r2, [pc, #628]	; (8003b5c <HAL_GPIO_Init+0x2d0>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d04c      	beq.n	8003986 <HAL_GPIO_Init+0xfa>
 80038ec:	4a9b      	ldr	r2, [pc, #620]	; (8003b5c <HAL_GPIO_Init+0x2d0>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d863      	bhi.n	80039ba <HAL_GPIO_Init+0x12e>
 80038f2:	4a9b      	ldr	r2, [pc, #620]	; (8003b60 <HAL_GPIO_Init+0x2d4>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d046      	beq.n	8003986 <HAL_GPIO_Init+0xfa>
 80038f8:	4a99      	ldr	r2, [pc, #612]	; (8003b60 <HAL_GPIO_Init+0x2d4>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d85d      	bhi.n	80039ba <HAL_GPIO_Init+0x12e>
 80038fe:	2b12      	cmp	r3, #18
 8003900:	d82a      	bhi.n	8003958 <HAL_GPIO_Init+0xcc>
 8003902:	2b12      	cmp	r3, #18
 8003904:	d859      	bhi.n	80039ba <HAL_GPIO_Init+0x12e>
 8003906:	a201      	add	r2, pc, #4	; (adr r2, 800390c <HAL_GPIO_Init+0x80>)
 8003908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800390c:	08003987 	.word	0x08003987
 8003910:	08003961 	.word	0x08003961
 8003914:	08003973 	.word	0x08003973
 8003918:	080039b5 	.word	0x080039b5
 800391c:	080039bb 	.word	0x080039bb
 8003920:	080039bb 	.word	0x080039bb
 8003924:	080039bb 	.word	0x080039bb
 8003928:	080039bb 	.word	0x080039bb
 800392c:	080039bb 	.word	0x080039bb
 8003930:	080039bb 	.word	0x080039bb
 8003934:	080039bb 	.word	0x080039bb
 8003938:	080039bb 	.word	0x080039bb
 800393c:	080039bb 	.word	0x080039bb
 8003940:	080039bb 	.word	0x080039bb
 8003944:	080039bb 	.word	0x080039bb
 8003948:	080039bb 	.word	0x080039bb
 800394c:	080039bb 	.word	0x080039bb
 8003950:	08003969 	.word	0x08003969
 8003954:	0800397d 	.word	0x0800397d
 8003958:	4a82      	ldr	r2, [pc, #520]	; (8003b64 <HAL_GPIO_Init+0x2d8>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d013      	beq.n	8003986 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800395e:	e02c      	b.n	80039ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	623b      	str	r3, [r7, #32]
          break;
 8003966:	e029      	b.n	80039bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	3304      	adds	r3, #4
 800396e:	623b      	str	r3, [r7, #32]
          break;
 8003970:	e024      	b.n	80039bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	3308      	adds	r3, #8
 8003978:	623b      	str	r3, [r7, #32]
          break;
 800397a:	e01f      	b.n	80039bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	330c      	adds	r3, #12
 8003982:	623b      	str	r3, [r7, #32]
          break;
 8003984:	e01a      	b.n	80039bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d102      	bne.n	8003994 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800398e:	2304      	movs	r3, #4
 8003990:	623b      	str	r3, [r7, #32]
          break;
 8003992:	e013      	b.n	80039bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d105      	bne.n	80039a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800399c:	2308      	movs	r3, #8
 800399e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	69fa      	ldr	r2, [r7, #28]
 80039a4:	611a      	str	r2, [r3, #16]
          break;
 80039a6:	e009      	b.n	80039bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039a8:	2308      	movs	r3, #8
 80039aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	69fa      	ldr	r2, [r7, #28]
 80039b0:	615a      	str	r2, [r3, #20]
          break;
 80039b2:	e003      	b.n	80039bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80039b4:	2300      	movs	r3, #0
 80039b6:	623b      	str	r3, [r7, #32]
          break;
 80039b8:	e000      	b.n	80039bc <HAL_GPIO_Init+0x130>
          break;
 80039ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80039bc:	69bb      	ldr	r3, [r7, #24]
 80039be:	2bff      	cmp	r3, #255	; 0xff
 80039c0:	d801      	bhi.n	80039c6 <HAL_GPIO_Init+0x13a>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	e001      	b.n	80039ca <HAL_GPIO_Init+0x13e>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	3304      	adds	r3, #4
 80039ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	2bff      	cmp	r3, #255	; 0xff
 80039d0:	d802      	bhi.n	80039d8 <HAL_GPIO_Init+0x14c>
 80039d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	e002      	b.n	80039de <HAL_GPIO_Init+0x152>
 80039d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039da:	3b08      	subs	r3, #8
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	210f      	movs	r1, #15
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	fa01 f303 	lsl.w	r3, r1, r3
 80039ec:	43db      	mvns	r3, r3
 80039ee:	401a      	ands	r2, r3
 80039f0:	6a39      	ldr	r1, [r7, #32]
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	fa01 f303 	lsl.w	r3, r1, r3
 80039f8:	431a      	orrs	r2, r3
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	f000 8090 	beq.w	8003b2c <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a0c:	4b56      	ldr	r3, [pc, #344]	; (8003b68 <HAL_GPIO_Init+0x2dc>)
 8003a0e:	699b      	ldr	r3, [r3, #24]
 8003a10:	4a55      	ldr	r2, [pc, #340]	; (8003b68 <HAL_GPIO_Init+0x2dc>)
 8003a12:	f043 0301 	orr.w	r3, r3, #1
 8003a16:	6193      	str	r3, [r2, #24]
 8003a18:	4b53      	ldr	r3, [pc, #332]	; (8003b68 <HAL_GPIO_Init+0x2dc>)
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	f003 0301 	and.w	r3, r3, #1
 8003a20:	60bb      	str	r3, [r7, #8]
 8003a22:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a24:	4a51      	ldr	r2, [pc, #324]	; (8003b6c <HAL_GPIO_Init+0x2e0>)
 8003a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a28:	089b      	lsrs	r3, r3, #2
 8003a2a:	3302      	adds	r3, #2
 8003a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a30:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a34:	f003 0303 	and.w	r3, r3, #3
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	220f      	movs	r2, #15
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	43db      	mvns	r3, r3
 8003a42:	68fa      	ldr	r2, [r7, #12]
 8003a44:	4013      	ands	r3, r2
 8003a46:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4a49      	ldr	r2, [pc, #292]	; (8003b70 <HAL_GPIO_Init+0x2e4>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d00d      	beq.n	8003a6c <HAL_GPIO_Init+0x1e0>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	4a48      	ldr	r2, [pc, #288]	; (8003b74 <HAL_GPIO_Init+0x2e8>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d007      	beq.n	8003a68 <HAL_GPIO_Init+0x1dc>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a47      	ldr	r2, [pc, #284]	; (8003b78 <HAL_GPIO_Init+0x2ec>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d101      	bne.n	8003a64 <HAL_GPIO_Init+0x1d8>
 8003a60:	2302      	movs	r3, #2
 8003a62:	e004      	b.n	8003a6e <HAL_GPIO_Init+0x1e2>
 8003a64:	2303      	movs	r3, #3
 8003a66:	e002      	b.n	8003a6e <HAL_GPIO_Init+0x1e2>
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e000      	b.n	8003a6e <HAL_GPIO_Init+0x1e2>
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a70:	f002 0203 	and.w	r2, r2, #3
 8003a74:	0092      	lsls	r2, r2, #2
 8003a76:	4093      	lsls	r3, r2
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003a7e:	493b      	ldr	r1, [pc, #236]	; (8003b6c <HAL_GPIO_Init+0x2e0>)
 8003a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a82:	089b      	lsrs	r3, r3, #2
 8003a84:	3302      	adds	r3, #2
 8003a86:	68fa      	ldr	r2, [r7, #12]
 8003a88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d006      	beq.n	8003aa6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003a98:	4b38      	ldr	r3, [pc, #224]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003a9a:	689a      	ldr	r2, [r3, #8]
 8003a9c:	4937      	ldr	r1, [pc, #220]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003a9e:	69bb      	ldr	r3, [r7, #24]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	608b      	str	r3, [r1, #8]
 8003aa4:	e006      	b.n	8003ab4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003aa6:	4b35      	ldr	r3, [pc, #212]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003aa8:	689a      	ldr	r2, [r3, #8]
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	43db      	mvns	r3, r3
 8003aae:	4933      	ldr	r1, [pc, #204]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d006      	beq.n	8003ace <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ac0:	4b2e      	ldr	r3, [pc, #184]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003ac2:	68da      	ldr	r2, [r3, #12]
 8003ac4:	492d      	ldr	r1, [pc, #180]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	60cb      	str	r3, [r1, #12]
 8003acc:	e006      	b.n	8003adc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003ace:	4b2b      	ldr	r3, [pc, #172]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003ad0:	68da      	ldr	r2, [r3, #12]
 8003ad2:	69bb      	ldr	r3, [r7, #24]
 8003ad4:	43db      	mvns	r3, r3
 8003ad6:	4929      	ldr	r1, [pc, #164]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003ad8:	4013      	ands	r3, r2
 8003ada:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d006      	beq.n	8003af6 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003ae8:	4b24      	ldr	r3, [pc, #144]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003aea:	685a      	ldr	r2, [r3, #4]
 8003aec:	4923      	ldr	r1, [pc, #140]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	604b      	str	r3, [r1, #4]
 8003af4:	e006      	b.n	8003b04 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003af6:	4b21      	ldr	r3, [pc, #132]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003af8:	685a      	ldr	r2, [r3, #4]
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	43db      	mvns	r3, r3
 8003afe:	491f      	ldr	r1, [pc, #124]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003b00:	4013      	ands	r3, r2
 8003b02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d006      	beq.n	8003b1e <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b10:	4b1a      	ldr	r3, [pc, #104]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	4919      	ldr	r1, [pc, #100]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	600b      	str	r3, [r1, #0]
 8003b1c:	e006      	b.n	8003b2c <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003b1e:	4b17      	ldr	r3, [pc, #92]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	69bb      	ldr	r3, [r7, #24]
 8003b24:	43db      	mvns	r3, r3
 8003b26:	4915      	ldr	r1, [pc, #84]	; (8003b7c <HAL_GPIO_Init+0x2f0>)
 8003b28:	4013      	ands	r3, r2
 8003b2a:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2e:	3301      	adds	r3, #1
 8003b30:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b38:	fa22 f303 	lsr.w	r3, r2, r3
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f47f aeaf 	bne.w	80038a0 <HAL_GPIO_Init+0x14>
  }
}
 8003b42:	bf00      	nop
 8003b44:	bf00      	nop
 8003b46:	372c      	adds	r7, #44	; 0x2c
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bc80      	pop	{r7}
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	10320000 	.word	0x10320000
 8003b54:	10310000 	.word	0x10310000
 8003b58:	10220000 	.word	0x10220000
 8003b5c:	10210000 	.word	0x10210000
 8003b60:	10120000 	.word	0x10120000
 8003b64:	10110000 	.word	0x10110000
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	40010000 	.word	0x40010000
 8003b70:	40010800 	.word	0x40010800
 8003b74:	40010c00 	.word	0x40010c00
 8003b78:	40011000 	.word	0x40011000
 8003b7c:	40010400 	.word	0x40010400

08003b80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	460b      	mov	r3, r1
 8003b8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689a      	ldr	r2, [r3, #8]
 8003b90:	887b      	ldrh	r3, [r7, #2]
 8003b92:	4013      	ands	r3, r2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d002      	beq.n	8003b9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	73fb      	strb	r3, [r7, #15]
 8003b9c:	e001      	b.n	8003ba2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3714      	adds	r7, #20
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bc80      	pop	{r7}
 8003bac:	4770      	bx	lr

08003bae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b083      	sub	sp, #12
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	807b      	strh	r3, [r7, #2]
 8003bba:	4613      	mov	r3, r2
 8003bbc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bbe:	787b      	ldrb	r3, [r7, #1]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d003      	beq.n	8003bcc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bc4:	887a      	ldrh	r2, [r7, #2]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003bca:	e003      	b.n	8003bd4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003bcc:	887b      	ldrh	r3, [r7, #2]
 8003bce:	041a      	lsls	r2, r3, #16
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	611a      	str	r2, [r3, #16]
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bc80      	pop	{r7}
 8003bdc:	4770      	bx	lr

08003bde <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b085      	sub	sp, #20
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
 8003be6:	460b      	mov	r3, r1
 8003be8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bf0:	887a      	ldrh	r2, [r7, #2]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	041a      	lsls	r2, r3, #16
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	43d9      	mvns	r1, r3
 8003bfc:	887b      	ldrh	r3, [r7, #2]
 8003bfe:	400b      	ands	r3, r1
 8003c00:	431a      	orrs	r2, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	611a      	str	r2, [r3, #16]
}
 8003c06:	bf00      	nop
 8003c08:	3714      	adds	r7, #20
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bc80      	pop	{r7}
 8003c0e:	4770      	bx	lr

08003c10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b084      	sub	sp, #16
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e12b      	b.n	8003e7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d106      	bne.n	8003c3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f7fe ff8c 	bl	8002b54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2224      	movs	r2, #36	; 0x24
 8003c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f022 0201 	bic.w	r2, r2, #1
 8003c52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c74:	f001 f830 	bl	8004cd8 <HAL_RCC_GetPCLK1Freq>
 8003c78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	4a81      	ldr	r2, [pc, #516]	; (8003e84 <HAL_I2C_Init+0x274>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d807      	bhi.n	8003c94 <HAL_I2C_Init+0x84>
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4a80      	ldr	r2, [pc, #512]	; (8003e88 <HAL_I2C_Init+0x278>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	bf94      	ite	ls
 8003c8c:	2301      	movls	r3, #1
 8003c8e:	2300      	movhi	r3, #0
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	e006      	b.n	8003ca2 <HAL_I2C_Init+0x92>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	4a7d      	ldr	r2, [pc, #500]	; (8003e8c <HAL_I2C_Init+0x27c>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	bf94      	ite	ls
 8003c9c:	2301      	movls	r3, #1
 8003c9e:	2300      	movhi	r3, #0
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e0e7      	b.n	8003e7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	4a78      	ldr	r2, [pc, #480]	; (8003e90 <HAL_I2C_Init+0x280>)
 8003cae:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb2:	0c9b      	lsrs	r3, r3, #18
 8003cb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	6a1b      	ldr	r3, [r3, #32]
 8003cd0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	4a6a      	ldr	r2, [pc, #424]	; (8003e84 <HAL_I2C_Init+0x274>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d802      	bhi.n	8003ce4 <HAL_I2C_Init+0xd4>
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	e009      	b.n	8003cf8 <HAL_I2C_Init+0xe8>
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003cea:	fb02 f303 	mul.w	r3, r2, r3
 8003cee:	4a69      	ldr	r2, [pc, #420]	; (8003e94 <HAL_I2C_Init+0x284>)
 8003cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf4:	099b      	lsrs	r3, r3, #6
 8003cf6:	3301      	adds	r3, #1
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	6812      	ldr	r2, [r2, #0]
 8003cfc:	430b      	orrs	r3, r1
 8003cfe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	69db      	ldr	r3, [r3, #28]
 8003d06:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d0a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	495c      	ldr	r1, [pc, #368]	; (8003e84 <HAL_I2C_Init+0x274>)
 8003d14:	428b      	cmp	r3, r1
 8003d16:	d819      	bhi.n	8003d4c <HAL_I2C_Init+0x13c>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	1e59      	subs	r1, r3, #1
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	005b      	lsls	r3, r3, #1
 8003d22:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d26:	1c59      	adds	r1, r3, #1
 8003d28:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003d2c:	400b      	ands	r3, r1
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00a      	beq.n	8003d48 <HAL_I2C_Init+0x138>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	1e59      	subs	r1, r3, #1
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	005b      	lsls	r3, r3, #1
 8003d3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d40:	3301      	adds	r3, #1
 8003d42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d46:	e051      	b.n	8003dec <HAL_I2C_Init+0x1dc>
 8003d48:	2304      	movs	r3, #4
 8003d4a:	e04f      	b.n	8003dec <HAL_I2C_Init+0x1dc>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d111      	bne.n	8003d78 <HAL_I2C_Init+0x168>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	1e58      	subs	r0, r3, #1
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6859      	ldr	r1, [r3, #4]
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	005b      	lsls	r3, r3, #1
 8003d60:	440b      	add	r3, r1
 8003d62:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d66:	3301      	adds	r3, #1
 8003d68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	bf0c      	ite	eq
 8003d70:	2301      	moveq	r3, #1
 8003d72:	2300      	movne	r3, #0
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	e012      	b.n	8003d9e <HAL_I2C_Init+0x18e>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	1e58      	subs	r0, r3, #1
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6859      	ldr	r1, [r3, #4]
 8003d80:	460b      	mov	r3, r1
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	440b      	add	r3, r1
 8003d86:	0099      	lsls	r1, r3, #2
 8003d88:	440b      	add	r3, r1
 8003d8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d8e:	3301      	adds	r3, #1
 8003d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	bf0c      	ite	eq
 8003d98:	2301      	moveq	r3, #1
 8003d9a:	2300      	movne	r3, #0
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <HAL_I2C_Init+0x196>
 8003da2:	2301      	movs	r3, #1
 8003da4:	e022      	b.n	8003dec <HAL_I2C_Init+0x1dc>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d10e      	bne.n	8003dcc <HAL_I2C_Init+0x1bc>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	1e58      	subs	r0, r3, #1
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6859      	ldr	r1, [r3, #4]
 8003db6:	460b      	mov	r3, r1
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	440b      	add	r3, r1
 8003dbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dca:	e00f      	b.n	8003dec <HAL_I2C_Init+0x1dc>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	1e58      	subs	r0, r3, #1
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6859      	ldr	r1, [r3, #4]
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	440b      	add	r3, r1
 8003dda:	0099      	lsls	r1, r3, #2
 8003ddc:	440b      	add	r3, r1
 8003dde:	fbb0 f3f3 	udiv	r3, r0, r3
 8003de2:	3301      	adds	r3, #1
 8003de4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003de8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003dec:	6879      	ldr	r1, [r7, #4]
 8003dee:	6809      	ldr	r1, [r1, #0]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	69da      	ldr	r2, [r3, #28]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	430a      	orrs	r2, r1
 8003e0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e1a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	6911      	ldr	r1, [r2, #16]
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	68d2      	ldr	r2, [r2, #12]
 8003e26:	4311      	orrs	r1, r2
 8003e28:	687a      	ldr	r2, [r7, #4]
 8003e2a:	6812      	ldr	r2, [r2, #0]
 8003e2c:	430b      	orrs	r3, r1
 8003e2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	695a      	ldr	r2, [r3, #20]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	431a      	orrs	r2, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	430a      	orrs	r2, r1
 8003e4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f042 0201 	orr.w	r2, r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2220      	movs	r2, #32
 8003e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	000186a0 	.word	0x000186a0
 8003e88:	001e847f 	.word	0x001e847f
 8003e8c:	003d08ff 	.word	0x003d08ff
 8003e90:	431bde83 	.word	0x431bde83
 8003e94:	10624dd3 	.word	0x10624dd3

08003e98 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b088      	sub	sp, #32
 8003e9c:	af02      	add	r7, sp, #8
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	607a      	str	r2, [r7, #4]
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	460b      	mov	r3, r1
 8003ea6:	817b      	strh	r3, [r7, #10]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003eac:	f7fe ffbe 	bl	8002e2c <HAL_GetTick>
 8003eb0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b20      	cmp	r3, #32
 8003ebc:	f040 80e0 	bne.w	8004080 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	9300      	str	r3, [sp, #0]
 8003ec4:	2319      	movs	r3, #25
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	4970      	ldr	r1, [pc, #448]	; (800408c <HAL_I2C_Master_Transmit+0x1f4>)
 8003eca:	68f8      	ldr	r0, [r7, #12]
 8003ecc:	f000 f964 	bl	8004198 <I2C_WaitOnFlagUntilTimeout>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d001      	beq.n	8003eda <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	e0d3      	b.n	8004082 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d101      	bne.n	8003ee8 <HAL_I2C_Master_Transmit+0x50>
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	e0cc      	b.n	8004082 <HAL_I2C_Master_Transmit+0x1ea>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d007      	beq.n	8003f0e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f042 0201 	orr.w	r2, r2, #1
 8003f0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2221      	movs	r2, #33	; 0x21
 8003f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2210      	movs	r2, #16
 8003f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	893a      	ldrh	r2, [r7, #8]
 8003f3e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f44:	b29a      	uxth	r2, r3
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	4a50      	ldr	r2, [pc, #320]	; (8004090 <HAL_I2C_Master_Transmit+0x1f8>)
 8003f4e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003f50:	8979      	ldrh	r1, [r7, #10]
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	6a3a      	ldr	r2, [r7, #32]
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	f000 f89c 	bl	8004094 <I2C_MasterRequestWrite>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d001      	beq.n	8003f66 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e08d      	b.n	8004082 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f66:	2300      	movs	r3, #0
 8003f68:	613b      	str	r3, [r7, #16]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	695b      	ldr	r3, [r3, #20]
 8003f70:	613b      	str	r3, [r7, #16]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	699b      	ldr	r3, [r3, #24]
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003f7c:	e066      	b.n	800404c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f7e:	697a      	ldr	r2, [r7, #20]
 8003f80:	6a39      	ldr	r1, [r7, #32]
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 fa22 	bl	80043cc <I2C_WaitOnTXEFlagUntilTimeout>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d00d      	beq.n	8003faa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	d107      	bne.n	8003fa6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fa4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e06b      	b.n	8004082 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fae:	781a      	ldrb	r2, [r3, #0]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fba:	1c5a      	adds	r2, r3, #1
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	b29a      	uxth	r2, r3
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	695b      	ldr	r3, [r3, #20]
 8003fe0:	f003 0304 	and.w	r3, r3, #4
 8003fe4:	2b04      	cmp	r3, #4
 8003fe6:	d11b      	bne.n	8004020 <HAL_I2C_Master_Transmit+0x188>
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d017      	beq.n	8004020 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff4:	781a      	ldrb	r2, [r3, #0]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004000:	1c5a      	adds	r2, r3, #1
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800400a:	b29b      	uxth	r3, r3
 800400c:	3b01      	subs	r3, #1
 800400e:	b29a      	uxth	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004018:	3b01      	subs	r3, #1
 800401a:	b29a      	uxth	r2, r3
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	6a39      	ldr	r1, [r7, #32]
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f000 fa19 	bl	800445c <I2C_WaitOnBTFFlagUntilTimeout>
 800402a:	4603      	mov	r3, r0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d00d      	beq.n	800404c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004034:	2b04      	cmp	r3, #4
 8004036:	d107      	bne.n	8004048 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004046:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e01a      	b.n	8004082 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004050:	2b00      	cmp	r3, #0
 8004052:	d194      	bne.n	8003f7e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004062:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2220      	movs	r2, #32
 8004068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800407c:	2300      	movs	r3, #0
 800407e:	e000      	b.n	8004082 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004080:	2302      	movs	r3, #2
  }
}
 8004082:	4618      	mov	r0, r3
 8004084:	3718      	adds	r7, #24
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	00100002 	.word	0x00100002
 8004090:	ffff0000 	.word	0xffff0000

08004094 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b088      	sub	sp, #32
 8004098:	af02      	add	r7, sp, #8
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	607a      	str	r2, [r7, #4]
 800409e:	603b      	str	r3, [r7, #0]
 80040a0:	460b      	mov	r3, r1
 80040a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	2b08      	cmp	r3, #8
 80040ae:	d006      	beq.n	80040be <I2C_MasterRequestWrite+0x2a>
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d003      	beq.n	80040be <I2C_MasterRequestWrite+0x2a>
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80040bc:	d108      	bne.n	80040d0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	e00b      	b.n	80040e8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d4:	2b12      	cmp	r3, #18
 80040d6:	d107      	bne.n	80040e8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040e6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	9300      	str	r3, [sp, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f000 f84f 	bl	8004198 <I2C_WaitOnFlagUntilTimeout>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00d      	beq.n	800411c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800410a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800410e:	d103      	bne.n	8004118 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004116:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e035      	b.n	8004188 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	691b      	ldr	r3, [r3, #16]
 8004120:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004124:	d108      	bne.n	8004138 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004126:	897b      	ldrh	r3, [r7, #10]
 8004128:	b2db      	uxtb	r3, r3
 800412a:	461a      	mov	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004134:	611a      	str	r2, [r3, #16]
 8004136:	e01b      	b.n	8004170 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004138:	897b      	ldrh	r3, [r7, #10]
 800413a:	11db      	asrs	r3, r3, #7
 800413c:	b2db      	uxtb	r3, r3
 800413e:	f003 0306 	and.w	r3, r3, #6
 8004142:	b2db      	uxtb	r3, r3
 8004144:	f063 030f 	orn	r3, r3, #15
 8004148:	b2da      	uxtb	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	490e      	ldr	r1, [pc, #56]	; (8004190 <I2C_MasterRequestWrite+0xfc>)
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 f898 	bl	800428c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d001      	beq.n	8004166 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e010      	b.n	8004188 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004166:	897b      	ldrh	r3, [r7, #10]
 8004168:	b2da      	uxtb	r2, r3
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	4907      	ldr	r1, [pc, #28]	; (8004194 <I2C_MasterRequestWrite+0x100>)
 8004176:	68f8      	ldr	r0, [r7, #12]
 8004178:	f000 f888 	bl	800428c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e000      	b.n	8004188 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	00010008 	.word	0x00010008
 8004194:	00010002 	.word	0x00010002

08004198 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	603b      	str	r3, [r7, #0]
 80041a4:	4613      	mov	r3, r2
 80041a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041a8:	e048      	b.n	800423c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b0:	d044      	beq.n	800423c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041b2:	f7fe fe3b 	bl	8002e2c <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	683a      	ldr	r2, [r7, #0]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d302      	bcc.n	80041c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d139      	bne.n	800423c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	0c1b      	lsrs	r3, r3, #16
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d10d      	bne.n	80041ee <I2C_WaitOnFlagUntilTimeout+0x56>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	695b      	ldr	r3, [r3, #20]
 80041d8:	43da      	mvns	r2, r3
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	4013      	ands	r3, r2
 80041de:	b29b      	uxth	r3, r3
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	bf0c      	ite	eq
 80041e4:	2301      	moveq	r3, #1
 80041e6:	2300      	movne	r3, #0
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	461a      	mov	r2, r3
 80041ec:	e00c      	b.n	8004208 <I2C_WaitOnFlagUntilTimeout+0x70>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	43da      	mvns	r2, r3
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	4013      	ands	r3, r2
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	bf0c      	ite	eq
 8004200:	2301      	moveq	r3, #1
 8004202:	2300      	movne	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	461a      	mov	r2, r3
 8004208:	79fb      	ldrb	r3, [r7, #7]
 800420a:	429a      	cmp	r2, r3
 800420c:	d116      	bne.n	800423c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2220      	movs	r2, #32
 8004218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004228:	f043 0220 	orr.w	r2, r3, #32
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e023      	b.n	8004284 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	0c1b      	lsrs	r3, r3, #16
 8004240:	b2db      	uxtb	r3, r3
 8004242:	2b01      	cmp	r3, #1
 8004244:	d10d      	bne.n	8004262 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	43da      	mvns	r2, r3
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	4013      	ands	r3, r2
 8004252:	b29b      	uxth	r3, r3
 8004254:	2b00      	cmp	r3, #0
 8004256:	bf0c      	ite	eq
 8004258:	2301      	moveq	r3, #1
 800425a:	2300      	movne	r3, #0
 800425c:	b2db      	uxtb	r3, r3
 800425e:	461a      	mov	r2, r3
 8004260:	e00c      	b.n	800427c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	43da      	mvns	r2, r3
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	4013      	ands	r3, r2
 800426e:	b29b      	uxth	r3, r3
 8004270:	2b00      	cmp	r3, #0
 8004272:	bf0c      	ite	eq
 8004274:	2301      	moveq	r3, #1
 8004276:	2300      	movne	r3, #0
 8004278:	b2db      	uxtb	r3, r3
 800427a:	461a      	mov	r2, r3
 800427c:	79fb      	ldrb	r3, [r7, #7]
 800427e:	429a      	cmp	r2, r3
 8004280:	d093      	beq.n	80041aa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	60b9      	str	r1, [r7, #8]
 8004296:	607a      	str	r2, [r7, #4]
 8004298:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800429a:	e071      	b.n	8004380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042aa:	d123      	bne.n	80042f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042ba:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80042c4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2200      	movs	r2, #0
 80042ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2220      	movs	r2, #32
 80042d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e0:	f043 0204 	orr.w	r2, r3, #4
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e067      	b.n	80043c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042fa:	d041      	beq.n	8004380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042fc:	f7fe fd96 	bl	8002e2c <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	429a      	cmp	r2, r3
 800430a:	d302      	bcc.n	8004312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d136      	bne.n	8004380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	0c1b      	lsrs	r3, r3, #16
 8004316:	b2db      	uxtb	r3, r3
 8004318:	2b01      	cmp	r3, #1
 800431a:	d10c      	bne.n	8004336 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	695b      	ldr	r3, [r3, #20]
 8004322:	43da      	mvns	r2, r3
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	4013      	ands	r3, r2
 8004328:	b29b      	uxth	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	bf14      	ite	ne
 800432e:	2301      	movne	r3, #1
 8004330:	2300      	moveq	r3, #0
 8004332:	b2db      	uxtb	r3, r3
 8004334:	e00b      	b.n	800434e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	43da      	mvns	r2, r3
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	4013      	ands	r3, r2
 8004342:	b29b      	uxth	r3, r3
 8004344:	2b00      	cmp	r3, #0
 8004346:	bf14      	ite	ne
 8004348:	2301      	movne	r3, #1
 800434a:	2300      	moveq	r3, #0
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d016      	beq.n	8004380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2200      	movs	r2, #0
 8004356:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2220      	movs	r2, #32
 800435c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436c:	f043 0220 	orr.w	r2, r3, #32
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e021      	b.n	80043c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	0c1b      	lsrs	r3, r3, #16
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b01      	cmp	r3, #1
 8004388:	d10c      	bne.n	80043a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	695b      	ldr	r3, [r3, #20]
 8004390:	43da      	mvns	r2, r3
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	4013      	ands	r3, r2
 8004396:	b29b      	uxth	r3, r3
 8004398:	2b00      	cmp	r3, #0
 800439a:	bf14      	ite	ne
 800439c:	2301      	movne	r3, #1
 800439e:	2300      	moveq	r3, #0
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	e00b      	b.n	80043bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	43da      	mvns	r2, r3
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	4013      	ands	r3, r2
 80043b0:	b29b      	uxth	r3, r3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	bf14      	ite	ne
 80043b6:	2301      	movne	r3, #1
 80043b8:	2300      	moveq	r3, #0
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f47f af6d 	bne.w	800429c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80043c2:	2300      	movs	r3, #0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043d8:	e034      	b.n	8004444 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043da:	68f8      	ldr	r0, [r7, #12]
 80043dc:	f000 f886 	bl	80044ec <I2C_IsAcknowledgeFailed>
 80043e0:	4603      	mov	r3, r0
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d001      	beq.n	80043ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e034      	b.n	8004454 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f0:	d028      	beq.n	8004444 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043f2:	f7fe fd1b 	bl	8002e2c <HAL_GetTick>
 80043f6:	4602      	mov	r2, r0
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	68ba      	ldr	r2, [r7, #8]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d302      	bcc.n	8004408 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d11d      	bne.n	8004444 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004412:	2b80      	cmp	r3, #128	; 0x80
 8004414:	d016      	beq.n	8004444 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2220      	movs	r2, #32
 8004420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004430:	f043 0220 	orr.w	r2, r3, #32
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e007      	b.n	8004454 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800444e:	2b80      	cmp	r3, #128	; 0x80
 8004450:	d1c3      	bne.n	80043da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3710      	adds	r7, #16
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	60f8      	str	r0, [r7, #12]
 8004464:	60b9      	str	r1, [r7, #8]
 8004466:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004468:	e034      	b.n	80044d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f000 f83e 	bl	80044ec <I2C_IsAcknowledgeFailed>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e034      	b.n	80044e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004480:	d028      	beq.n	80044d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004482:	f7fe fcd3 	bl	8002e2c <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	68ba      	ldr	r2, [r7, #8]
 800448e:	429a      	cmp	r2, r3
 8004490:	d302      	bcc.n	8004498 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d11d      	bne.n	80044d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	f003 0304 	and.w	r3, r3, #4
 80044a2:	2b04      	cmp	r3, #4
 80044a4:	d016      	beq.n	80044d4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2200      	movs	r2, #0
 80044aa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2220      	movs	r2, #32
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c0:	f043 0220 	orr.w	r2, r3, #32
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e007      	b.n	80044e4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	f003 0304 	and.w	r3, r3, #4
 80044de:	2b04      	cmp	r3, #4
 80044e0:	d1c3      	bne.n	800446a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3710      	adds	r7, #16
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004502:	d11b      	bne.n	800453c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800450c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2220      	movs	r2, #32
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004528:	f043 0204 	orr.w	r2, r3, #4
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e000      	b.n	800453e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	370c      	adds	r7, #12
 8004542:	46bd      	mov	sp, r7
 8004544:	bc80      	pop	{r7}
 8004546:	4770      	bx	lr

08004548 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d101      	bne.n	800455a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e26c      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	2b00      	cmp	r3, #0
 8004564:	f000 8087 	beq.w	8004676 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004568:	4b92      	ldr	r3, [pc, #584]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f003 030c 	and.w	r3, r3, #12
 8004570:	2b04      	cmp	r3, #4
 8004572:	d00c      	beq.n	800458e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004574:	4b8f      	ldr	r3, [pc, #572]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f003 030c 	and.w	r3, r3, #12
 800457c:	2b08      	cmp	r3, #8
 800457e:	d112      	bne.n	80045a6 <HAL_RCC_OscConfig+0x5e>
 8004580:	4b8c      	ldr	r3, [pc, #560]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004588:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800458c:	d10b      	bne.n	80045a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800458e:	4b89      	ldr	r3, [pc, #548]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d06c      	beq.n	8004674 <HAL_RCC_OscConfig+0x12c>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d168      	bne.n	8004674 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e246      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045ae:	d106      	bne.n	80045be <HAL_RCC_OscConfig+0x76>
 80045b0:	4b80      	ldr	r3, [pc, #512]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a7f      	ldr	r2, [pc, #508]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045ba:	6013      	str	r3, [r2, #0]
 80045bc:	e02e      	b.n	800461c <HAL_RCC_OscConfig+0xd4>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10c      	bne.n	80045e0 <HAL_RCC_OscConfig+0x98>
 80045c6:	4b7b      	ldr	r3, [pc, #492]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a7a      	ldr	r2, [pc, #488]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045d0:	6013      	str	r3, [r2, #0]
 80045d2:	4b78      	ldr	r3, [pc, #480]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a77      	ldr	r2, [pc, #476]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045dc:	6013      	str	r3, [r2, #0]
 80045de:	e01d      	b.n	800461c <HAL_RCC_OscConfig+0xd4>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045e8:	d10c      	bne.n	8004604 <HAL_RCC_OscConfig+0xbc>
 80045ea:	4b72      	ldr	r3, [pc, #456]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a71      	ldr	r2, [pc, #452]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045f4:	6013      	str	r3, [r2, #0]
 80045f6:	4b6f      	ldr	r3, [pc, #444]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a6e      	ldr	r2, [pc, #440]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80045fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004600:	6013      	str	r3, [r2, #0]
 8004602:	e00b      	b.n	800461c <HAL_RCC_OscConfig+0xd4>
 8004604:	4b6b      	ldr	r3, [pc, #428]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a6a      	ldr	r2, [pc, #424]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 800460a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800460e:	6013      	str	r3, [r2, #0]
 8004610:	4b68      	ldr	r3, [pc, #416]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a67      	ldr	r2, [pc, #412]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004616:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800461a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d013      	beq.n	800464c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004624:	f7fe fc02 	bl	8002e2c <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462a:	e008      	b.n	800463e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800462c:	f7fe fbfe 	bl	8002e2c <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b64      	cmp	r3, #100	; 0x64
 8004638:	d901      	bls.n	800463e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e1fa      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800463e:	4b5d      	ldr	r3, [pc, #372]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0f0      	beq.n	800462c <HAL_RCC_OscConfig+0xe4>
 800464a:	e014      	b.n	8004676 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800464c:	f7fe fbee 	bl	8002e2c <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004654:	f7fe fbea 	bl	8002e2c <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b64      	cmp	r3, #100	; 0x64
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e1e6      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004666:	4b53      	ldr	r3, [pc, #332]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1f0      	bne.n	8004654 <HAL_RCC_OscConfig+0x10c>
 8004672:	e000      	b.n	8004676 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004674:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d063      	beq.n	800474a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004682:	4b4c      	ldr	r3, [pc, #304]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f003 030c 	and.w	r3, r3, #12
 800468a:	2b00      	cmp	r3, #0
 800468c:	d00b      	beq.n	80046a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800468e:	4b49      	ldr	r3, [pc, #292]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f003 030c 	and.w	r3, r3, #12
 8004696:	2b08      	cmp	r3, #8
 8004698:	d11c      	bne.n	80046d4 <HAL_RCC_OscConfig+0x18c>
 800469a:	4b46      	ldr	r3, [pc, #280]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d116      	bne.n	80046d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046a6:	4b43      	ldr	r3, [pc, #268]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d005      	beq.n	80046be <HAL_RCC_OscConfig+0x176>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d001      	beq.n	80046be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e1ba      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046be:	4b3d      	ldr	r3, [pc, #244]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	00db      	lsls	r3, r3, #3
 80046cc:	4939      	ldr	r1, [pc, #228]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80046ce:	4313      	orrs	r3, r2
 80046d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046d2:	e03a      	b.n	800474a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d020      	beq.n	800471e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046dc:	4b36      	ldr	r3, [pc, #216]	; (80047b8 <HAL_RCC_OscConfig+0x270>)
 80046de:	2201      	movs	r2, #1
 80046e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046e2:	f7fe fba3 	bl	8002e2c <HAL_GetTick>
 80046e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046e8:	e008      	b.n	80046fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046ea:	f7fe fb9f 	bl	8002e2c <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b02      	cmp	r3, #2
 80046f6:	d901      	bls.n	80046fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e19b      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046fc:	4b2d      	ldr	r3, [pc, #180]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0302 	and.w	r3, r3, #2
 8004704:	2b00      	cmp	r3, #0
 8004706:	d0f0      	beq.n	80046ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004708:	4b2a      	ldr	r3, [pc, #168]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	695b      	ldr	r3, [r3, #20]
 8004714:	00db      	lsls	r3, r3, #3
 8004716:	4927      	ldr	r1, [pc, #156]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004718:	4313      	orrs	r3, r2
 800471a:	600b      	str	r3, [r1, #0]
 800471c:	e015      	b.n	800474a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800471e:	4b26      	ldr	r3, [pc, #152]	; (80047b8 <HAL_RCC_OscConfig+0x270>)
 8004720:	2200      	movs	r2, #0
 8004722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004724:	f7fe fb82 	bl	8002e2c <HAL_GetTick>
 8004728:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800472a:	e008      	b.n	800473e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800472c:	f7fe fb7e 	bl	8002e2c <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b02      	cmp	r3, #2
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e17a      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800473e:	4b1d      	ldr	r3, [pc, #116]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1f0      	bne.n	800472c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 0308 	and.w	r3, r3, #8
 8004752:	2b00      	cmp	r3, #0
 8004754:	d03a      	beq.n	80047cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	699b      	ldr	r3, [r3, #24]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d019      	beq.n	8004792 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800475e:	4b17      	ldr	r3, [pc, #92]	; (80047bc <HAL_RCC_OscConfig+0x274>)
 8004760:	2201      	movs	r2, #1
 8004762:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004764:	f7fe fb62 	bl	8002e2c <HAL_GetTick>
 8004768:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800476a:	e008      	b.n	800477e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800476c:	f7fe fb5e 	bl	8002e2c <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	2b02      	cmp	r3, #2
 8004778:	d901      	bls.n	800477e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e15a      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800477e:	4b0d      	ldr	r3, [pc, #52]	; (80047b4 <HAL_RCC_OscConfig+0x26c>)
 8004780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004782:	f003 0302 	and.w	r3, r3, #2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d0f0      	beq.n	800476c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800478a:	2001      	movs	r0, #1
 800478c:	f000 fab8 	bl	8004d00 <RCC_Delay>
 8004790:	e01c      	b.n	80047cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004792:	4b0a      	ldr	r3, [pc, #40]	; (80047bc <HAL_RCC_OscConfig+0x274>)
 8004794:	2200      	movs	r2, #0
 8004796:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004798:	f7fe fb48 	bl	8002e2c <HAL_GetTick>
 800479c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800479e:	e00f      	b.n	80047c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047a0:	f7fe fb44 	bl	8002e2c <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d908      	bls.n	80047c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e140      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
 80047b2:	bf00      	nop
 80047b4:	40021000 	.word	0x40021000
 80047b8:	42420000 	.word	0x42420000
 80047bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047c0:	4b9e      	ldr	r3, [pc, #632]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80047c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d1e9      	bne.n	80047a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 0304 	and.w	r3, r3, #4
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 80a6 	beq.w	8004926 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047da:	2300      	movs	r3, #0
 80047dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047de:	4b97      	ldr	r3, [pc, #604]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d10d      	bne.n	8004806 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047ea:	4b94      	ldr	r3, [pc, #592]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80047ec:	69db      	ldr	r3, [r3, #28]
 80047ee:	4a93      	ldr	r2, [pc, #588]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80047f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047f4:	61d3      	str	r3, [r2, #28]
 80047f6:	4b91      	ldr	r3, [pc, #580]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80047f8:	69db      	ldr	r3, [r3, #28]
 80047fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047fe:	60bb      	str	r3, [r7, #8]
 8004800:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004802:	2301      	movs	r3, #1
 8004804:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004806:	4b8e      	ldr	r3, [pc, #568]	; (8004a40 <HAL_RCC_OscConfig+0x4f8>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800480e:	2b00      	cmp	r3, #0
 8004810:	d118      	bne.n	8004844 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004812:	4b8b      	ldr	r3, [pc, #556]	; (8004a40 <HAL_RCC_OscConfig+0x4f8>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a8a      	ldr	r2, [pc, #552]	; (8004a40 <HAL_RCC_OscConfig+0x4f8>)
 8004818:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800481c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800481e:	f7fe fb05 	bl	8002e2c <HAL_GetTick>
 8004822:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004824:	e008      	b.n	8004838 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004826:	f7fe fb01 	bl	8002e2c <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b64      	cmp	r3, #100	; 0x64
 8004832:	d901      	bls.n	8004838 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e0fd      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004838:	4b81      	ldr	r3, [pc, #516]	; (8004a40 <HAL_RCC_OscConfig+0x4f8>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004840:	2b00      	cmp	r3, #0
 8004842:	d0f0      	beq.n	8004826 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d106      	bne.n	800485a <HAL_RCC_OscConfig+0x312>
 800484c:	4b7b      	ldr	r3, [pc, #492]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	4a7a      	ldr	r2, [pc, #488]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004852:	f043 0301 	orr.w	r3, r3, #1
 8004856:	6213      	str	r3, [r2, #32]
 8004858:	e02d      	b.n	80048b6 <HAL_RCC_OscConfig+0x36e>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10c      	bne.n	800487c <HAL_RCC_OscConfig+0x334>
 8004862:	4b76      	ldr	r3, [pc, #472]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	4a75      	ldr	r2, [pc, #468]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004868:	f023 0301 	bic.w	r3, r3, #1
 800486c:	6213      	str	r3, [r2, #32]
 800486e:	4b73      	ldr	r3, [pc, #460]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	4a72      	ldr	r2, [pc, #456]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004874:	f023 0304 	bic.w	r3, r3, #4
 8004878:	6213      	str	r3, [r2, #32]
 800487a:	e01c      	b.n	80048b6 <HAL_RCC_OscConfig+0x36e>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	2b05      	cmp	r3, #5
 8004882:	d10c      	bne.n	800489e <HAL_RCC_OscConfig+0x356>
 8004884:	4b6d      	ldr	r3, [pc, #436]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	4a6c      	ldr	r2, [pc, #432]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 800488a:	f043 0304 	orr.w	r3, r3, #4
 800488e:	6213      	str	r3, [r2, #32]
 8004890:	4b6a      	ldr	r3, [pc, #424]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004892:	6a1b      	ldr	r3, [r3, #32]
 8004894:	4a69      	ldr	r2, [pc, #420]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004896:	f043 0301 	orr.w	r3, r3, #1
 800489a:	6213      	str	r3, [r2, #32]
 800489c:	e00b      	b.n	80048b6 <HAL_RCC_OscConfig+0x36e>
 800489e:	4b67      	ldr	r3, [pc, #412]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80048a0:	6a1b      	ldr	r3, [r3, #32]
 80048a2:	4a66      	ldr	r2, [pc, #408]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80048a4:	f023 0301 	bic.w	r3, r3, #1
 80048a8:	6213      	str	r3, [r2, #32]
 80048aa:	4b64      	ldr	r3, [pc, #400]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	4a63      	ldr	r2, [pc, #396]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80048b0:	f023 0304 	bic.w	r3, r3, #4
 80048b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d015      	beq.n	80048ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048be:	f7fe fab5 	bl	8002e2c <HAL_GetTick>
 80048c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048c4:	e00a      	b.n	80048dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048c6:	f7fe fab1 	bl	8002e2c <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d901      	bls.n	80048dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80048d8:	2303      	movs	r3, #3
 80048da:	e0ab      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048dc:	4b57      	ldr	r3, [pc, #348]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80048de:	6a1b      	ldr	r3, [r3, #32]
 80048e0:	f003 0302 	and.w	r3, r3, #2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d0ee      	beq.n	80048c6 <HAL_RCC_OscConfig+0x37e>
 80048e8:	e014      	b.n	8004914 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048ea:	f7fe fa9f 	bl	8002e2c <HAL_GetTick>
 80048ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048f0:	e00a      	b.n	8004908 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048f2:	f7fe fa9b 	bl	8002e2c <HAL_GetTick>
 80048f6:	4602      	mov	r2, r0
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	1ad3      	subs	r3, r2, r3
 80048fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004900:	4293      	cmp	r3, r2
 8004902:	d901      	bls.n	8004908 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e095      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004908:	4b4c      	ldr	r3, [pc, #304]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 800490a:	6a1b      	ldr	r3, [r3, #32]
 800490c:	f003 0302 	and.w	r3, r3, #2
 8004910:	2b00      	cmp	r3, #0
 8004912:	d1ee      	bne.n	80048f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004914:	7dfb      	ldrb	r3, [r7, #23]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d105      	bne.n	8004926 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800491a:	4b48      	ldr	r3, [pc, #288]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 800491c:	69db      	ldr	r3, [r3, #28]
 800491e:	4a47      	ldr	r2, [pc, #284]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004920:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004924:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	69db      	ldr	r3, [r3, #28]
 800492a:	2b00      	cmp	r3, #0
 800492c:	f000 8081 	beq.w	8004a32 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004930:	4b42      	ldr	r3, [pc, #264]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f003 030c 	and.w	r3, r3, #12
 8004938:	2b08      	cmp	r3, #8
 800493a:	d061      	beq.n	8004a00 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	69db      	ldr	r3, [r3, #28]
 8004940:	2b02      	cmp	r3, #2
 8004942:	d146      	bne.n	80049d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004944:	4b3f      	ldr	r3, [pc, #252]	; (8004a44 <HAL_RCC_OscConfig+0x4fc>)
 8004946:	2200      	movs	r2, #0
 8004948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800494a:	f7fe fa6f 	bl	8002e2c <HAL_GetTick>
 800494e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004950:	e008      	b.n	8004964 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004952:	f7fe fa6b 	bl	8002e2c <HAL_GetTick>
 8004956:	4602      	mov	r2, r0
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	2b02      	cmp	r3, #2
 800495e:	d901      	bls.n	8004964 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	e067      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004964:	4b35      	ldr	r3, [pc, #212]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800496c:	2b00      	cmp	r3, #0
 800496e:	d1f0      	bne.n	8004952 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004978:	d108      	bne.n	800498c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800497a:	4b30      	ldr	r3, [pc, #192]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	492d      	ldr	r1, [pc, #180]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004988:	4313      	orrs	r3, r2
 800498a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800498c:	4b2b      	ldr	r3, [pc, #172]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a19      	ldr	r1, [r3, #32]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800499c:	430b      	orrs	r3, r1
 800499e:	4927      	ldr	r1, [pc, #156]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049a4:	4b27      	ldr	r3, [pc, #156]	; (8004a44 <HAL_RCC_OscConfig+0x4fc>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049aa:	f7fe fa3f 	bl	8002e2c <HAL_GetTick>
 80049ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049b0:	e008      	b.n	80049c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049b2:	f7fe fa3b 	bl	8002e2c <HAL_GetTick>
 80049b6:	4602      	mov	r2, r0
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	1ad3      	subs	r3, r2, r3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d901      	bls.n	80049c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e037      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049c4:	4b1d      	ldr	r3, [pc, #116]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d0f0      	beq.n	80049b2 <HAL_RCC_OscConfig+0x46a>
 80049d0:	e02f      	b.n	8004a32 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049d2:	4b1c      	ldr	r3, [pc, #112]	; (8004a44 <HAL_RCC_OscConfig+0x4fc>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d8:	f7fe fa28 	bl	8002e2c <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049de:	e008      	b.n	80049f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049e0:	f7fe fa24 	bl	8002e2c <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e020      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049f2:	4b12      	ldr	r3, [pc, #72]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d1f0      	bne.n	80049e0 <HAL_RCC_OscConfig+0x498>
 80049fe:	e018      	b.n	8004a32 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	69db      	ldr	r3, [r3, #28]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d101      	bne.n	8004a0c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e013      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a0c:	4b0b      	ldr	r3, [pc, #44]	; (8004a3c <HAL_RCC_OscConfig+0x4f4>)
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d106      	bne.n	8004a2e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d001      	beq.n	8004a32 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e000      	b.n	8004a34 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3718      	adds	r7, #24
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	40021000 	.word	0x40021000
 8004a40:	40007000 	.word	0x40007000
 8004a44:	42420060 	.word	0x42420060

08004a48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d101      	bne.n	8004a5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e0d0      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a5c:	4b6a      	ldr	r3, [pc, #424]	; (8004c08 <HAL_RCC_ClockConfig+0x1c0>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0307 	and.w	r3, r3, #7
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d910      	bls.n	8004a8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a6a:	4b67      	ldr	r3, [pc, #412]	; (8004c08 <HAL_RCC_ClockConfig+0x1c0>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f023 0207 	bic.w	r2, r3, #7
 8004a72:	4965      	ldr	r1, [pc, #404]	; (8004c08 <HAL_RCC_ClockConfig+0x1c0>)
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a7a:	4b63      	ldr	r3, [pc, #396]	; (8004c08 <HAL_RCC_ClockConfig+0x1c0>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0307 	and.w	r3, r3, #7
 8004a82:	683a      	ldr	r2, [r7, #0]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d001      	beq.n	8004a8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e0b8      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0302 	and.w	r3, r3, #2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d020      	beq.n	8004ada <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d005      	beq.n	8004ab0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004aa4:	4b59      	ldr	r3, [pc, #356]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	4a58      	ldr	r2, [pc, #352]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004aaa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004aae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0308 	and.w	r3, r3, #8
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d005      	beq.n	8004ac8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004abc:	4b53      	ldr	r3, [pc, #332]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	4a52      	ldr	r2, [pc, #328]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004ac2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004ac6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ac8:	4b50      	ldr	r3, [pc, #320]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	494d      	ldr	r1, [pc, #308]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d040      	beq.n	8004b68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d107      	bne.n	8004afe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aee:	4b47      	ldr	r3, [pc, #284]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d115      	bne.n	8004b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e07f      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d107      	bne.n	8004b16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b06:	4b41      	ldr	r3, [pc, #260]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d109      	bne.n	8004b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e073      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b16:	4b3d      	ldr	r3, [pc, #244]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d101      	bne.n	8004b26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e06b      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b26:	4b39      	ldr	r3, [pc, #228]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	f023 0203 	bic.w	r2, r3, #3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	4936      	ldr	r1, [pc, #216]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004b34:	4313      	orrs	r3, r2
 8004b36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b38:	f7fe f978 	bl	8002e2c <HAL_GetTick>
 8004b3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b3e:	e00a      	b.n	8004b56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b40:	f7fe f974 	bl	8002e2c <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e053      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b56:	4b2d      	ldr	r3, [pc, #180]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f003 020c 	and.w	r2, r3, #12
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d1eb      	bne.n	8004b40 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b68:	4b27      	ldr	r3, [pc, #156]	; (8004c08 <HAL_RCC_ClockConfig+0x1c0>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0307 	and.w	r3, r3, #7
 8004b70:	683a      	ldr	r2, [r7, #0]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d210      	bcs.n	8004b98 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b76:	4b24      	ldr	r3, [pc, #144]	; (8004c08 <HAL_RCC_ClockConfig+0x1c0>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f023 0207 	bic.w	r2, r3, #7
 8004b7e:	4922      	ldr	r1, [pc, #136]	; (8004c08 <HAL_RCC_ClockConfig+0x1c0>)
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b86:	4b20      	ldr	r3, [pc, #128]	; (8004c08 <HAL_RCC_ClockConfig+0x1c0>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 0307 	and.w	r3, r3, #7
 8004b8e:	683a      	ldr	r2, [r7, #0]
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d001      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e032      	b.n	8004bfe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0304 	and.w	r3, r3, #4
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d008      	beq.n	8004bb6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ba4:	4b19      	ldr	r3, [pc, #100]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	4916      	ldr	r1, [pc, #88]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0308 	and.w	r3, r3, #8
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d009      	beq.n	8004bd6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004bc2:	4b12      	ldr	r3, [pc, #72]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	490e      	ldr	r1, [pc, #56]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004bd6:	f000 f821 	bl	8004c1c <HAL_RCC_GetSysClockFreq>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	4b0b      	ldr	r3, [pc, #44]	; (8004c0c <HAL_RCC_ClockConfig+0x1c4>)
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	091b      	lsrs	r3, r3, #4
 8004be2:	f003 030f 	and.w	r3, r3, #15
 8004be6:	490a      	ldr	r1, [pc, #40]	; (8004c10 <HAL_RCC_ClockConfig+0x1c8>)
 8004be8:	5ccb      	ldrb	r3, [r1, r3]
 8004bea:	fa22 f303 	lsr.w	r3, r2, r3
 8004bee:	4a09      	ldr	r2, [pc, #36]	; (8004c14 <HAL_RCC_ClockConfig+0x1cc>)
 8004bf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004bf2:	4b09      	ldr	r3, [pc, #36]	; (8004c18 <HAL_RCC_ClockConfig+0x1d0>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f7fe f8d6 	bl	8002da8 <HAL_InitTick>

  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop
 8004c08:	40022000 	.word	0x40022000
 8004c0c:	40021000 	.word	0x40021000
 8004c10:	080060f4 	.word	0x080060f4
 8004c14:	20000138 	.word	0x20000138
 8004c18:	2000013c 	.word	0x2000013c

08004c1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b087      	sub	sp, #28
 8004c20:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004c22:	2300      	movs	r3, #0
 8004c24:	60fb      	str	r3, [r7, #12]
 8004c26:	2300      	movs	r3, #0
 8004c28:	60bb      	str	r3, [r7, #8]
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	617b      	str	r3, [r7, #20]
 8004c2e:	2300      	movs	r3, #0
 8004c30:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004c32:	2300      	movs	r3, #0
 8004c34:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004c36:	4b1e      	ldr	r3, [pc, #120]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f003 030c 	and.w	r3, r3, #12
 8004c42:	2b04      	cmp	r3, #4
 8004c44:	d002      	beq.n	8004c4c <HAL_RCC_GetSysClockFreq+0x30>
 8004c46:	2b08      	cmp	r3, #8
 8004c48:	d003      	beq.n	8004c52 <HAL_RCC_GetSysClockFreq+0x36>
 8004c4a:	e027      	b.n	8004c9c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c4c:	4b19      	ldr	r3, [pc, #100]	; (8004cb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c4e:	613b      	str	r3, [r7, #16]
      break;
 8004c50:	e027      	b.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	0c9b      	lsrs	r3, r3, #18
 8004c56:	f003 030f 	and.w	r3, r3, #15
 8004c5a:	4a17      	ldr	r2, [pc, #92]	; (8004cb8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004c5c:	5cd3      	ldrb	r3, [r2, r3]
 8004c5e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d010      	beq.n	8004c8c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c6a:	4b11      	ldr	r3, [pc, #68]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	0c5b      	lsrs	r3, r3, #17
 8004c70:	f003 0301 	and.w	r3, r3, #1
 8004c74:	4a11      	ldr	r2, [pc, #68]	; (8004cbc <HAL_RCC_GetSysClockFreq+0xa0>)
 8004c76:	5cd3      	ldrb	r3, [r2, r3]
 8004c78:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a0d      	ldr	r2, [pc, #52]	; (8004cb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c7e:	fb02 f203 	mul.w	r2, r2, r3
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c88:	617b      	str	r3, [r7, #20]
 8004c8a:	e004      	b.n	8004c96 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a0c      	ldr	r2, [pc, #48]	; (8004cc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004c90:	fb02 f303 	mul.w	r3, r2, r3
 8004c94:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	613b      	str	r3, [r7, #16]
      break;
 8004c9a:	e002      	b.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004c9c:	4b05      	ldr	r3, [pc, #20]	; (8004cb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004c9e:	613b      	str	r3, [r7, #16]
      break;
 8004ca0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ca2:	693b      	ldr	r3, [r7, #16]
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	371c      	adds	r7, #28
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bc80      	pop	{r7}
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	40021000 	.word	0x40021000
 8004cb4:	007a1200 	.word	0x007a1200
 8004cb8:	0800610c 	.word	0x0800610c
 8004cbc:	0800611c 	.word	0x0800611c
 8004cc0:	003d0900 	.word	0x003d0900

08004cc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cc8:	4b02      	ldr	r3, [pc, #8]	; (8004cd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8004cca:	681b      	ldr	r3, [r3, #0]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bc80      	pop	{r7}
 8004cd2:	4770      	bx	lr
 8004cd4:	20000138 	.word	0x20000138

08004cd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cdc:	f7ff fff2 	bl	8004cc4 <HAL_RCC_GetHCLKFreq>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	4b05      	ldr	r3, [pc, #20]	; (8004cf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	0a1b      	lsrs	r3, r3, #8
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	4903      	ldr	r1, [pc, #12]	; (8004cfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cee:	5ccb      	ldrb	r3, [r1, r3]
 8004cf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	40021000 	.word	0x40021000
 8004cfc:	08006104 	.word	0x08006104

08004d00 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004d08:	4b0a      	ldr	r3, [pc, #40]	; (8004d34 <RCC_Delay+0x34>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a0a      	ldr	r2, [pc, #40]	; (8004d38 <RCC_Delay+0x38>)
 8004d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d12:	0a5b      	lsrs	r3, r3, #9
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	fb02 f303 	mul.w	r3, r2, r3
 8004d1a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004d1c:	bf00      	nop
  }
  while (Delay --);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	1e5a      	subs	r2, r3, #1
 8004d22:	60fa      	str	r2, [r7, #12]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d1f9      	bne.n	8004d1c <RCC_Delay+0x1c>
}
 8004d28:	bf00      	nop
 8004d2a:	bf00      	nop
 8004d2c:	3714      	adds	r7, #20
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bc80      	pop	{r7}
 8004d32:	4770      	bx	lr
 8004d34:	20000138 	.word	0x20000138
 8004d38:	10624dd3 	.word	0x10624dd3

08004d3c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b086      	sub	sp, #24
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004d44:	2300      	movs	r3, #0
 8004d46:	613b      	str	r3, [r7, #16]
 8004d48:	2300      	movs	r3, #0
 8004d4a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0301 	and.w	r3, r3, #1
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d07d      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d5c:	4b4f      	ldr	r3, [pc, #316]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d5e:	69db      	ldr	r3, [r3, #28]
 8004d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d10d      	bne.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d68:	4b4c      	ldr	r3, [pc, #304]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d6a:	69db      	ldr	r3, [r3, #28]
 8004d6c:	4a4b      	ldr	r2, [pc, #300]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d72:	61d3      	str	r3, [r2, #28]
 8004d74:	4b49      	ldr	r3, [pc, #292]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d76:	69db      	ldr	r3, [r3, #28]
 8004d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d7c:	60bb      	str	r3, [r7, #8]
 8004d7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d80:	2301      	movs	r3, #1
 8004d82:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d84:	4b46      	ldr	r3, [pc, #280]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d118      	bne.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d90:	4b43      	ldr	r3, [pc, #268]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a42      	ldr	r2, [pc, #264]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d9a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d9c:	f7fe f846 	bl	8002e2c <HAL_GetTick>
 8004da0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004da2:	e008      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004da4:	f7fe f842 	bl	8002e2c <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	2b64      	cmp	r3, #100	; 0x64
 8004db0:	d901      	bls.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e06d      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004db6:	4b3a      	ldr	r3, [pc, #232]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d0f0      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004dc2:	4b36      	ldr	r3, [pc, #216]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dc4:	6a1b      	ldr	r3, [r3, #32]
 8004dc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dca:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d02e      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dda:	68fa      	ldr	r2, [r7, #12]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d027      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004de0:	4b2e      	ldr	r3, [pc, #184]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004dea:	4b2e      	ldr	r3, [pc, #184]	; (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004dec:	2201      	movs	r2, #1
 8004dee:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004df0:	4b2c      	ldr	r3, [pc, #176]	; (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004df6:	4a29      	ldr	r2, [pc, #164]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f003 0301 	and.w	r3, r3, #1
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d014      	beq.n	8004e30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e06:	f7fe f811 	bl	8002e2c <HAL_GetTick>
 8004e0a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e0c:	e00a      	b.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e0e:	f7fe f80d 	bl	8002e2c <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d901      	bls.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004e20:	2303      	movs	r3, #3
 8004e22:	e036      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e24:	4b1d      	ldr	r3, [pc, #116]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e26:	6a1b      	ldr	r3, [r3, #32]
 8004e28:	f003 0302 	and.w	r3, r3, #2
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d0ee      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e30:	4b1a      	ldr	r3, [pc, #104]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e32:	6a1b      	ldr	r3, [r3, #32]
 8004e34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	4917      	ldr	r1, [pc, #92]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004e42:	7dfb      	ldrb	r3, [r7, #23]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d105      	bne.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e48:	4b14      	ldr	r3, [pc, #80]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e4a:	69db      	ldr	r3, [r3, #28]
 8004e4c:	4a13      	ldr	r2, [pc, #76]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e52:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0302 	and.w	r3, r3, #2
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d008      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e60:	4b0e      	ldr	r3, [pc, #56]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	490b      	ldr	r1, [pc, #44]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0310 	and.w	r3, r3, #16
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d008      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e7e:	4b07      	ldr	r3, [pc, #28]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	4904      	ldr	r1, [pc, #16]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004e90:	2300      	movs	r3, #0
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	3718      	adds	r7, #24
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	40021000 	.word	0x40021000
 8004ea0:	40007000 	.word	0x40007000
 8004ea4:	42420440 	.word	0x42420440

08004ea8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e041      	b.n	8004f3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d106      	bne.n	8004ed4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f7fd fe80 	bl	8002bd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	3304      	adds	r3, #4
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	4610      	mov	r0, r2
 8004ee8:	f000 fc70 	bl	80057cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3708      	adds	r7, #8
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
	...

08004f48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b085      	sub	sp, #20
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d001      	beq.n	8004f60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e035      	b.n	8004fcc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2202      	movs	r2, #2
 8004f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68da      	ldr	r2, [r3, #12]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f042 0201 	orr.w	r2, r2, #1
 8004f76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a16      	ldr	r2, [pc, #88]	; (8004fd8 <HAL_TIM_Base_Start_IT+0x90>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d009      	beq.n	8004f96 <HAL_TIM_Base_Start_IT+0x4e>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f8a:	d004      	beq.n	8004f96 <HAL_TIM_Base_Start_IT+0x4e>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a12      	ldr	r2, [pc, #72]	; (8004fdc <HAL_TIM_Base_Start_IT+0x94>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d111      	bne.n	8004fba <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f003 0307 	and.w	r3, r3, #7
 8004fa0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2b06      	cmp	r3, #6
 8004fa6:	d010      	beq.n	8004fca <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f042 0201 	orr.w	r2, r2, #1
 8004fb6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fb8:	e007      	b.n	8004fca <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f042 0201 	orr.w	r2, r2, #1
 8004fc8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3714      	adds	r7, #20
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bc80      	pop	{r7}
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	40012c00 	.word	0x40012c00
 8004fdc:	40000400 	.word	0x40000400

08004fe0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b082      	sub	sp, #8
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e041      	b.n	8005076 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d106      	bne.n	800500c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f000 f839 	bl	800507e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2202      	movs	r2, #2
 8005010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	3304      	adds	r3, #4
 800501c:	4619      	mov	r1, r3
 800501e:	4610      	mov	r0, r2
 8005020:	f000 fbd4 	bl	80057cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3708      	adds	r7, #8
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800507e:	b480      	push	{r7}
 8005080:	b083      	sub	sp, #12
 8005082:	af00      	add	r7, sp, #0
 8005084:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005086:	bf00      	nop
 8005088:	370c      	adds	r7, #12
 800508a:	46bd      	mov	sp, r7
 800508c:	bc80      	pop	{r7}
 800508e:	4770      	bx	lr

08005090 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d109      	bne.n	80050b4 <HAL_TIM_PWM_Start+0x24>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	bf14      	ite	ne
 80050ac:	2301      	movne	r3, #1
 80050ae:	2300      	moveq	r3, #0
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	e022      	b.n	80050fa <HAL_TIM_PWM_Start+0x6a>
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	2b04      	cmp	r3, #4
 80050b8:	d109      	bne.n	80050ce <HAL_TIM_PWM_Start+0x3e>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	bf14      	ite	ne
 80050c6:	2301      	movne	r3, #1
 80050c8:	2300      	moveq	r3, #0
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	e015      	b.n	80050fa <HAL_TIM_PWM_Start+0x6a>
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	2b08      	cmp	r3, #8
 80050d2:	d109      	bne.n	80050e8 <HAL_TIM_PWM_Start+0x58>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050da:	b2db      	uxtb	r3, r3
 80050dc:	2b01      	cmp	r3, #1
 80050de:	bf14      	ite	ne
 80050e0:	2301      	movne	r3, #1
 80050e2:	2300      	moveq	r3, #0
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	e008      	b.n	80050fa <HAL_TIM_PWM_Start+0x6a>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	bf14      	ite	ne
 80050f4:	2301      	movne	r3, #1
 80050f6:	2300      	moveq	r3, #0
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d001      	beq.n	8005102 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e059      	b.n	80051b6 <HAL_TIM_PWM_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d104      	bne.n	8005112 <HAL_TIM_PWM_Start+0x82>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2202      	movs	r2, #2
 800510c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005110:	e013      	b.n	800513a <HAL_TIM_PWM_Start+0xaa>
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	2b04      	cmp	r3, #4
 8005116:	d104      	bne.n	8005122 <HAL_TIM_PWM_Start+0x92>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005120:	e00b      	b.n	800513a <HAL_TIM_PWM_Start+0xaa>
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	2b08      	cmp	r3, #8
 8005126:	d104      	bne.n	8005132 <HAL_TIM_PWM_Start+0xa2>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2202      	movs	r2, #2
 800512c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005130:	e003      	b.n	800513a <HAL_TIM_PWM_Start+0xaa>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2202      	movs	r2, #2
 8005136:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2201      	movs	r2, #1
 8005140:	6839      	ldr	r1, [r7, #0]
 8005142:	4618      	mov	r0, r3
 8005144:	f000 fdc4 	bl	8005cd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a1c      	ldr	r2, [pc, #112]	; (80051c0 <HAL_TIM_PWM_Start+0x130>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d107      	bne.n	8005162 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005160:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a16      	ldr	r2, [pc, #88]	; (80051c0 <HAL_TIM_PWM_Start+0x130>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d009      	beq.n	8005180 <HAL_TIM_PWM_Start+0xf0>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005174:	d004      	beq.n	8005180 <HAL_TIM_PWM_Start+0xf0>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a12      	ldr	r2, [pc, #72]	; (80051c4 <HAL_TIM_PWM_Start+0x134>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d111      	bne.n	80051a4 <HAL_TIM_PWM_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f003 0307 	and.w	r3, r3, #7
 800518a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2b06      	cmp	r3, #6
 8005190:	d010      	beq.n	80051b4 <HAL_TIM_PWM_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f042 0201 	orr.w	r2, r2, #1
 80051a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051a2:	e007      	b.n	80051b4 <HAL_TIM_PWM_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f042 0201 	orr.w	r2, r2, #1
 80051b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	40012c00 	.word	0x40012c00
 80051c4:	40000400 	.word	0x40000400

080051c8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b082      	sub	sp, #8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2200      	movs	r2, #0
 80051d8:	6839      	ldr	r1, [r7, #0]
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 fd78 	bl	8005cd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a29      	ldr	r2, [pc, #164]	; (800528c <HAL_TIM_PWM_Stop+0xc4>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d117      	bne.n	800521a <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	6a1a      	ldr	r2, [r3, #32]
 80051f0:	f241 1311 	movw	r3, #4369	; 0x1111
 80051f4:	4013      	ands	r3, r2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d10f      	bne.n	800521a <HAL_TIM_PWM_Stop+0x52>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	6a1a      	ldr	r2, [r3, #32]
 8005200:	f240 4344 	movw	r3, #1092	; 0x444
 8005204:	4013      	ands	r3, r2
 8005206:	2b00      	cmp	r3, #0
 8005208:	d107      	bne.n	800521a <HAL_TIM_PWM_Stop+0x52>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005218:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6a1a      	ldr	r2, [r3, #32]
 8005220:	f241 1311 	movw	r3, #4369	; 0x1111
 8005224:	4013      	ands	r3, r2
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10f      	bne.n	800524a <HAL_TIM_PWM_Stop+0x82>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	6a1a      	ldr	r2, [r3, #32]
 8005230:	f240 4344 	movw	r3, #1092	; 0x444
 8005234:	4013      	ands	r3, r2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d107      	bne.n	800524a <HAL_TIM_PWM_Stop+0x82>
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 0201 	bic.w	r2, r2, #1
 8005248:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d104      	bne.n	800525a <HAL_TIM_PWM_Stop+0x92>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005258:	e013      	b.n	8005282 <HAL_TIM_PWM_Stop+0xba>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	2b04      	cmp	r3, #4
 800525e:	d104      	bne.n	800526a <HAL_TIM_PWM_Stop+0xa2>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005268:	e00b      	b.n	8005282 <HAL_TIM_PWM_Stop+0xba>
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	2b08      	cmp	r3, #8
 800526e:	d104      	bne.n	800527a <HAL_TIM_PWM_Stop+0xb2>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005278:	e003      	b.n	8005282 <HAL_TIM_PWM_Stop+0xba>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3708      	adds	r7, #8
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40012c00 	.word	0x40012c00

08005290 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	f003 0302 	and.w	r3, r3, #2
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d020      	beq.n	80052f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d01b      	beq.n	80052f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f06f 0202 	mvn.w	r2, #2
 80052c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2201      	movs	r2, #1
 80052ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	f003 0303 	and.w	r3, r3, #3
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d003      	beq.n	80052e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 fa5a 	bl	8005794 <HAL_TIM_IC_CaptureCallback>
 80052e0:	e005      	b.n	80052ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f000 fa4d 	bl	8005782 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f000 fa5c 	bl	80057a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	f003 0304 	and.w	r3, r3, #4
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d020      	beq.n	8005340 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f003 0304 	and.w	r3, r3, #4
 8005304:	2b00      	cmp	r3, #0
 8005306:	d01b      	beq.n	8005340 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f06f 0204 	mvn.w	r2, #4
 8005310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2202      	movs	r2, #2
 8005316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	699b      	ldr	r3, [r3, #24]
 800531e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005322:	2b00      	cmp	r3, #0
 8005324:	d003      	beq.n	800532e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f000 fa34 	bl	8005794 <HAL_TIM_IC_CaptureCallback>
 800532c:	e005      	b.n	800533a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 fa27 	bl	8005782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 fa36 	bl	80057a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	f003 0308 	and.w	r3, r3, #8
 8005346:	2b00      	cmp	r3, #0
 8005348:	d020      	beq.n	800538c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	f003 0308 	and.w	r3, r3, #8
 8005350:	2b00      	cmp	r3, #0
 8005352:	d01b      	beq.n	800538c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f06f 0208 	mvn.w	r2, #8
 800535c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2204      	movs	r2, #4
 8005362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	69db      	ldr	r3, [r3, #28]
 800536a:	f003 0303 	and.w	r3, r3, #3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d003      	beq.n	800537a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 fa0e 	bl	8005794 <HAL_TIM_IC_CaptureCallback>
 8005378:	e005      	b.n	8005386 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 fa01 	bl	8005782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005380:	6878      	ldr	r0, [r7, #4]
 8005382:	f000 fa10 	bl	80057a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	f003 0310 	and.w	r3, r3, #16
 8005392:	2b00      	cmp	r3, #0
 8005394:	d020      	beq.n	80053d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f003 0310 	and.w	r3, r3, #16
 800539c:	2b00      	cmp	r3, #0
 800539e:	d01b      	beq.n	80053d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f06f 0210 	mvn.w	r2, #16
 80053a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2208      	movs	r2, #8
 80053ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	69db      	ldr	r3, [r3, #28]
 80053b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d003      	beq.n	80053c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f9e8 	bl	8005794 <HAL_TIM_IC_CaptureCallback>
 80053c4:	e005      	b.n	80053d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f9db 	bl	8005782 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f000 f9ea 	bl	80057a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	f003 0301 	and.w	r3, r3, #1
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00c      	beq.n	80053fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d007      	beq.n	80053fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f06f 0201 	mvn.w	r2, #1
 80053f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f7fc fedc 	bl	80021b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00c      	beq.n	8005420 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800540c:	2b00      	cmp	r3, #0
 800540e:	d007      	beq.n	8005420 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 fd2e 	bl	8005e7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00c      	beq.n	8005444 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005430:	2b00      	cmp	r3, #0
 8005432:	d007      	beq.n	8005444 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800543c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 f9ba 	bl	80057b8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f003 0320 	and.w	r3, r3, #32
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00c      	beq.n	8005468 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f003 0320 	and.w	r3, r3, #32
 8005454:	2b00      	cmp	r3, #0
 8005456:	d007      	beq.n	8005468 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f06f 0220 	mvn.w	r2, #32
 8005460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 fd01 	bl	8005e6a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005468:	bf00      	nop
 800546a:	3710      	adds	r7, #16
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800547c:	2300      	movs	r3, #0
 800547e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005486:	2b01      	cmp	r3, #1
 8005488:	d101      	bne.n	800548e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800548a:	2302      	movs	r3, #2
 800548c:	e0ae      	b.n	80055ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2201      	movs	r2, #1
 8005492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2b0c      	cmp	r3, #12
 800549a:	f200 809f 	bhi.w	80055dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800549e:	a201      	add	r2, pc, #4	; (adr r2, 80054a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80054a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a4:	080054d9 	.word	0x080054d9
 80054a8:	080055dd 	.word	0x080055dd
 80054ac:	080055dd 	.word	0x080055dd
 80054b0:	080055dd 	.word	0x080055dd
 80054b4:	08005519 	.word	0x08005519
 80054b8:	080055dd 	.word	0x080055dd
 80054bc:	080055dd 	.word	0x080055dd
 80054c0:	080055dd 	.word	0x080055dd
 80054c4:	0800555b 	.word	0x0800555b
 80054c8:	080055dd 	.word	0x080055dd
 80054cc:	080055dd 	.word	0x080055dd
 80054d0:	080055dd 	.word	0x080055dd
 80054d4:	0800559b 	.word	0x0800559b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68b9      	ldr	r1, [r7, #8]
 80054de:	4618      	mov	r0, r3
 80054e0:	f000 f9d8 	bl	8005894 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	699a      	ldr	r2, [r3, #24]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f042 0208 	orr.w	r2, r2, #8
 80054f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	699a      	ldr	r2, [r3, #24]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f022 0204 	bic.w	r2, r2, #4
 8005502:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	6999      	ldr	r1, [r3, #24]
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	691a      	ldr	r2, [r3, #16]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	430a      	orrs	r2, r1
 8005514:	619a      	str	r2, [r3, #24]
      break;
 8005516:	e064      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	68b9      	ldr	r1, [r7, #8]
 800551e:	4618      	mov	r0, r3
 8005520:	f000 fa1e 	bl	8005960 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	699a      	ldr	r2, [r3, #24]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005532:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	699a      	ldr	r2, [r3, #24]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005542:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6999      	ldr	r1, [r3, #24]
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	021a      	lsls	r2, r3, #8
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	430a      	orrs	r2, r1
 8005556:	619a      	str	r2, [r3, #24]
      break;
 8005558:	e043      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68b9      	ldr	r1, [r7, #8]
 8005560:	4618      	mov	r0, r3
 8005562:	f000 fa67 	bl	8005a34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	69da      	ldr	r2, [r3, #28]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f042 0208 	orr.w	r2, r2, #8
 8005574:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	69da      	ldr	r2, [r3, #28]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f022 0204 	bic.w	r2, r2, #4
 8005584:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	69d9      	ldr	r1, [r3, #28]
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	691a      	ldr	r2, [r3, #16]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	430a      	orrs	r2, r1
 8005596:	61da      	str	r2, [r3, #28]
      break;
 8005598:	e023      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68b9      	ldr	r1, [r7, #8]
 80055a0:	4618      	mov	r0, r3
 80055a2:	f000 fab1 	bl	8005b08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	69da      	ldr	r2, [r3, #28]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80055b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	69da      	ldr	r2, [r3, #28]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	69d9      	ldr	r1, [r3, #28]
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	021a      	lsls	r2, r3, #8
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	430a      	orrs	r2, r1
 80055d8:	61da      	str	r2, [r3, #28]
      break;
 80055da:	e002      	b.n	80055e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	75fb      	strb	r3, [r7, #23]
      break;
 80055e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2200      	movs	r2, #0
 80055e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80055ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3718      	adds	r7, #24
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055fe:	2300      	movs	r3, #0
 8005600:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005608:	2b01      	cmp	r3, #1
 800560a:	d101      	bne.n	8005610 <HAL_TIM_ConfigClockSource+0x1c>
 800560c:	2302      	movs	r3, #2
 800560e:	e0b4      	b.n	800577a <HAL_TIM_ConfigClockSource+0x186>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2202      	movs	r2, #2
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800562e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005636:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68ba      	ldr	r2, [r7, #8]
 800563e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005648:	d03e      	beq.n	80056c8 <HAL_TIM_ConfigClockSource+0xd4>
 800564a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800564e:	f200 8087 	bhi.w	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005656:	f000 8086 	beq.w	8005766 <HAL_TIM_ConfigClockSource+0x172>
 800565a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800565e:	d87f      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005660:	2b70      	cmp	r3, #112	; 0x70
 8005662:	d01a      	beq.n	800569a <HAL_TIM_ConfigClockSource+0xa6>
 8005664:	2b70      	cmp	r3, #112	; 0x70
 8005666:	d87b      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005668:	2b60      	cmp	r3, #96	; 0x60
 800566a:	d050      	beq.n	800570e <HAL_TIM_ConfigClockSource+0x11a>
 800566c:	2b60      	cmp	r3, #96	; 0x60
 800566e:	d877      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005670:	2b50      	cmp	r3, #80	; 0x50
 8005672:	d03c      	beq.n	80056ee <HAL_TIM_ConfigClockSource+0xfa>
 8005674:	2b50      	cmp	r3, #80	; 0x50
 8005676:	d873      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005678:	2b40      	cmp	r3, #64	; 0x40
 800567a:	d058      	beq.n	800572e <HAL_TIM_ConfigClockSource+0x13a>
 800567c:	2b40      	cmp	r3, #64	; 0x40
 800567e:	d86f      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005680:	2b30      	cmp	r3, #48	; 0x30
 8005682:	d064      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x15a>
 8005684:	2b30      	cmp	r3, #48	; 0x30
 8005686:	d86b      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005688:	2b20      	cmp	r3, #32
 800568a:	d060      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x15a>
 800568c:	2b20      	cmp	r3, #32
 800568e:	d867      	bhi.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
 8005690:	2b00      	cmp	r3, #0
 8005692:	d05c      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x15a>
 8005694:	2b10      	cmp	r3, #16
 8005696:	d05a      	beq.n	800574e <HAL_TIM_ConfigClockSource+0x15a>
 8005698:	e062      	b.n	8005760 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6818      	ldr	r0, [r3, #0]
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	6899      	ldr	r1, [r3, #8]
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	685a      	ldr	r2, [r3, #4]
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	68db      	ldr	r3, [r3, #12]
 80056aa:	f000 faf2 	bl	8005c92 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80056bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68ba      	ldr	r2, [r7, #8]
 80056c4:	609a      	str	r2, [r3, #8]
      break;
 80056c6:	e04f      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6818      	ldr	r0, [r3, #0]
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	6899      	ldr	r1, [r3, #8]
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	685a      	ldr	r2, [r3, #4]
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	f000 fadb 	bl	8005c92 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	689a      	ldr	r2, [r3, #8]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80056ea:	609a      	str	r2, [r3, #8]
      break;
 80056ec:	e03c      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6818      	ldr	r0, [r3, #0]
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	6859      	ldr	r1, [r3, #4]
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	68db      	ldr	r3, [r3, #12]
 80056fa:	461a      	mov	r2, r3
 80056fc:	f000 fa52 	bl	8005ba4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2150      	movs	r1, #80	; 0x50
 8005706:	4618      	mov	r0, r3
 8005708:	f000 faa9 	bl	8005c5e <TIM_ITRx_SetConfig>
      break;
 800570c:	e02c      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6818      	ldr	r0, [r3, #0]
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	6859      	ldr	r1, [r3, #4]
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	461a      	mov	r2, r3
 800571c:	f000 fa70 	bl	8005c00 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	2160      	movs	r1, #96	; 0x60
 8005726:	4618      	mov	r0, r3
 8005728:	f000 fa99 	bl	8005c5e <TIM_ITRx_SetConfig>
      break;
 800572c:	e01c      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6818      	ldr	r0, [r3, #0]
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	6859      	ldr	r1, [r3, #4]
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	461a      	mov	r2, r3
 800573c:	f000 fa32 	bl	8005ba4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2140      	movs	r1, #64	; 0x40
 8005746:	4618      	mov	r0, r3
 8005748:	f000 fa89 	bl	8005c5e <TIM_ITRx_SetConfig>
      break;
 800574c:	e00c      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4619      	mov	r1, r3
 8005758:	4610      	mov	r0, r2
 800575a:	f000 fa80 	bl	8005c5e <TIM_ITRx_SetConfig>
      break;
 800575e:	e003      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	73fb      	strb	r3, [r7, #15]
      break;
 8005764:	e000      	b.n	8005768 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005766:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005778:	7bfb      	ldrb	r3, [r7, #15]
}
 800577a:	4618      	mov	r0, r3
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005782:	b480      	push	{r7}
 8005784:	b083      	sub	sp, #12
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800578a:	bf00      	nop
 800578c:	370c      	adds	r7, #12
 800578e:	46bd      	mov	sp, r7
 8005790:	bc80      	pop	{r7}
 8005792:	4770      	bx	lr

08005794 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800579c:	bf00      	nop
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bc80      	pop	{r7}
 80057a4:	4770      	bx	lr

080057a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057a6:	b480      	push	{r7}
 80057a8:	b083      	sub	sp, #12
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057ae:	bf00      	nop
 80057b0:	370c      	adds	r7, #12
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bc80      	pop	{r7}
 80057b6:	4770      	bx	lr

080057b8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057c0:	bf00      	nop
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bc80      	pop	{r7}
 80057c8:	4770      	bx	lr
	...

080057cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b085      	sub	sp, #20
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a2b      	ldr	r2, [pc, #172]	; (800588c <TIM_Base_SetConfig+0xc0>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d007      	beq.n	80057f4 <TIM_Base_SetConfig+0x28>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057ea:	d003      	beq.n	80057f4 <TIM_Base_SetConfig+0x28>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a28      	ldr	r2, [pc, #160]	; (8005890 <TIM_Base_SetConfig+0xc4>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d108      	bne.n	8005806 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	68fa      	ldr	r2, [r7, #12]
 8005802:	4313      	orrs	r3, r2
 8005804:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a20      	ldr	r2, [pc, #128]	; (800588c <TIM_Base_SetConfig+0xc0>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d007      	beq.n	800581e <TIM_Base_SetConfig+0x52>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005814:	d003      	beq.n	800581e <TIM_Base_SetConfig+0x52>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a1d      	ldr	r2, [pc, #116]	; (8005890 <TIM_Base_SetConfig+0xc4>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d108      	bne.n	8005830 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005824:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	68db      	ldr	r3, [r3, #12]
 800582a:	68fa      	ldr	r2, [r7, #12]
 800582c:	4313      	orrs	r3, r2
 800582e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	4313      	orrs	r3, r2
 800583c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	689a      	ldr	r2, [r3, #8]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a0d      	ldr	r2, [pc, #52]	; (800588c <TIM_Base_SetConfig+0xc0>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d103      	bne.n	8005864 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	691a      	ldr	r2, [r3, #16]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b00      	cmp	r3, #0
 8005874:	d005      	beq.n	8005882 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	f023 0201 	bic.w	r2, r3, #1
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	611a      	str	r2, [r3, #16]
  }
}
 8005882:	bf00      	nop
 8005884:	3714      	adds	r7, #20
 8005886:	46bd      	mov	sp, r7
 8005888:	bc80      	pop	{r7}
 800588a:	4770      	bx	lr
 800588c:	40012c00 	.word	0x40012c00
 8005890:	40000400 	.word	0x40000400

08005894 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005894:	b480      	push	{r7}
 8005896:	b087      	sub	sp, #28
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a1b      	ldr	r3, [r3, #32]
 80058a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6a1b      	ldr	r3, [r3, #32]
 80058a8:	f023 0201 	bic.w	r2, r3, #1
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f023 0303 	bic.w	r3, r3, #3
 80058ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	f023 0302 	bic.w	r3, r3, #2
 80058dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	697a      	ldr	r2, [r7, #20]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	4a1c      	ldr	r2, [pc, #112]	; (800595c <TIM_OC1_SetConfig+0xc8>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d10c      	bne.n	800590a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f023 0308 	bic.w	r3, r3, #8
 80058f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	697a      	ldr	r2, [r7, #20]
 80058fe:	4313      	orrs	r3, r2
 8005900:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	f023 0304 	bic.w	r3, r3, #4
 8005908:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a13      	ldr	r2, [pc, #76]	; (800595c <TIM_OC1_SetConfig+0xc8>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d111      	bne.n	8005936 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005918:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005920:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	695b      	ldr	r3, [r3, #20]
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	4313      	orrs	r3, r2
 800592a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	699b      	ldr	r3, [r3, #24]
 8005930:	693a      	ldr	r2, [r7, #16]
 8005932:	4313      	orrs	r3, r2
 8005934:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	693a      	ldr	r2, [r7, #16]
 800593a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	685a      	ldr	r2, [r3, #4]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	697a      	ldr	r2, [r7, #20]
 800594e:	621a      	str	r2, [r3, #32]
}
 8005950:	bf00      	nop
 8005952:	371c      	adds	r7, #28
 8005954:	46bd      	mov	sp, r7
 8005956:	bc80      	pop	{r7}
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	40012c00 	.word	0x40012c00

08005960 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005960:	b480      	push	{r7}
 8005962:	b087      	sub	sp, #28
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a1b      	ldr	r3, [r3, #32]
 800596e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a1b      	ldr	r3, [r3, #32]
 8005974:	f023 0210 	bic.w	r2, r3, #16
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	699b      	ldr	r3, [r3, #24]
 8005986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800598e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005996:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	021b      	lsls	r3, r3, #8
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	f023 0320 	bic.w	r3, r3, #32
 80059aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	011b      	lsls	r3, r3, #4
 80059b2:	697a      	ldr	r2, [r7, #20]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a1d      	ldr	r2, [pc, #116]	; (8005a30 <TIM_OC2_SetConfig+0xd0>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d10d      	bne.n	80059dc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	011b      	lsls	r3, r3, #4
 80059ce:	697a      	ldr	r2, [r7, #20]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	4a14      	ldr	r2, [pc, #80]	; (8005a30 <TIM_OC2_SetConfig+0xd0>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d113      	bne.n	8005a0c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	695b      	ldr	r3, [r3, #20]
 80059f8:	009b      	lsls	r3, r3, #2
 80059fa:	693a      	ldr	r2, [r7, #16]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	693a      	ldr	r2, [r7, #16]
 8005a10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685a      	ldr	r2, [r3, #4]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	697a      	ldr	r2, [r7, #20]
 8005a24:	621a      	str	r2, [r3, #32]
}
 8005a26:	bf00      	nop
 8005a28:	371c      	adds	r7, #28
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bc80      	pop	{r7}
 8005a2e:	4770      	bx	lr
 8005a30:	40012c00 	.word	0x40012c00

08005a34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b087      	sub	sp, #28
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6a1b      	ldr	r3, [r3, #32]
 8005a42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6a1b      	ldr	r3, [r3, #32]
 8005a48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	f023 0303 	bic.w	r3, r3, #3
 8005a6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005a7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	021b      	lsls	r3, r3, #8
 8005a84:	697a      	ldr	r2, [r7, #20]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a1d      	ldr	r2, [pc, #116]	; (8005b04 <TIM_OC3_SetConfig+0xd0>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d10d      	bne.n	8005aae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	021b      	lsls	r3, r3, #8
 8005aa0:	697a      	ldr	r2, [r7, #20]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005aac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	4a14      	ldr	r2, [pc, #80]	; (8005b04 <TIM_OC3_SetConfig+0xd0>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d113      	bne.n	8005ade <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005abc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ac4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	695b      	ldr	r3, [r3, #20]
 8005aca:	011b      	lsls	r3, r3, #4
 8005acc:	693a      	ldr	r2, [r7, #16]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	011b      	lsls	r3, r3, #4
 8005ad8:	693a      	ldr	r2, [r7, #16]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	693a      	ldr	r2, [r7, #16]
 8005ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	685a      	ldr	r2, [r3, #4]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	697a      	ldr	r2, [r7, #20]
 8005af6:	621a      	str	r2, [r3, #32]
}
 8005af8:	bf00      	nop
 8005afa:	371c      	adds	r7, #28
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bc80      	pop	{r7}
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop
 8005b04:	40012c00 	.word	0x40012c00

08005b08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b087      	sub	sp, #28
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a1b      	ldr	r3, [r3, #32]
 8005b1c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	69db      	ldr	r3, [r3, #28]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	021b      	lsls	r3, r3, #8
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	031b      	lsls	r3, r3, #12
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a0f      	ldr	r2, [pc, #60]	; (8005ba0 <TIM_OC4_SetConfig+0x98>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d109      	bne.n	8005b7c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	695b      	ldr	r3, [r3, #20]
 8005b74:	019b      	lsls	r3, r3, #6
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68fa      	ldr	r2, [r7, #12]
 8005b86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	685a      	ldr	r2, [r3, #4]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	621a      	str	r2, [r3, #32]
}
 8005b96:	bf00      	nop
 8005b98:	371c      	adds	r7, #28
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bc80      	pop	{r7}
 8005b9e:	4770      	bx	lr
 8005ba0:	40012c00 	.word	0x40012c00

08005ba4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b087      	sub	sp, #28
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	6a1b      	ldr	r3, [r3, #32]
 8005bb4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	f023 0201 	bic.w	r2, r3, #1
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	699b      	ldr	r3, [r3, #24]
 8005bc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	011b      	lsls	r3, r3, #4
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f023 030a 	bic.w	r3, r3, #10
 8005be0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005be2:	697a      	ldr	r2, [r7, #20]
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	4313      	orrs	r3, r2
 8005be8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	693a      	ldr	r2, [r7, #16]
 8005bee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	697a      	ldr	r2, [r7, #20]
 8005bf4:	621a      	str	r2, [r3, #32]
}
 8005bf6:	bf00      	nop
 8005bf8:	371c      	adds	r7, #28
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bc80      	pop	{r7}
 8005bfe:	4770      	bx	lr

08005c00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b087      	sub	sp, #28
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6a1b      	ldr	r3, [r3, #32]
 8005c10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	6a1b      	ldr	r3, [r3, #32]
 8005c16:	f023 0210 	bic.w	r2, r3, #16
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	031b      	lsls	r3, r3, #12
 8005c30:	693a      	ldr	r2, [r7, #16]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c3c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	011b      	lsls	r3, r3, #4
 8005c42:	697a      	ldr	r2, [r7, #20]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	693a      	ldr	r2, [r7, #16]
 8005c4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	621a      	str	r2, [r3, #32]
}
 8005c54:	bf00      	nop
 8005c56:	371c      	adds	r7, #28
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bc80      	pop	{r7}
 8005c5c:	4770      	bx	lr

08005c5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c5e:	b480      	push	{r7}
 8005c60:	b085      	sub	sp, #20
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
 8005c66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c76:	683a      	ldr	r2, [r7, #0]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	f043 0307 	orr.w	r3, r3, #7
 8005c80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	609a      	str	r2, [r3, #8]
}
 8005c88:	bf00      	nop
 8005c8a:	3714      	adds	r7, #20
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bc80      	pop	{r7}
 8005c90:	4770      	bx	lr

08005c92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c92:	b480      	push	{r7}
 8005c94:	b087      	sub	sp, #28
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	60f8      	str	r0, [r7, #12]
 8005c9a:	60b9      	str	r1, [r7, #8]
 8005c9c:	607a      	str	r2, [r7, #4]
 8005c9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	021a      	lsls	r2, r3, #8
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	431a      	orrs	r2, r3
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	697a      	ldr	r2, [r7, #20]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	697a      	ldr	r2, [r7, #20]
 8005cc4:	609a      	str	r2, [r3, #8]
}
 8005cc6:	bf00      	nop
 8005cc8:	371c      	adds	r7, #28
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bc80      	pop	{r7}
 8005cce:	4770      	bx	lr

08005cd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b087      	sub	sp, #28
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	f003 031f 	and.w	r3, r3, #31
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6a1a      	ldr	r2, [r3, #32]
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	43db      	mvns	r3, r3
 8005cf2:	401a      	ands	r2, r3
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6a1a      	ldr	r2, [r3, #32]
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	f003 031f 	and.w	r3, r3, #31
 8005d02:	6879      	ldr	r1, [r7, #4]
 8005d04:	fa01 f303 	lsl.w	r3, r1, r3
 8005d08:	431a      	orrs	r2, r3
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	621a      	str	r2, [r3, #32]
}
 8005d0e:	bf00      	nop
 8005d10:	371c      	adds	r7, #28
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bc80      	pop	{r7}
 8005d16:	4770      	bx	lr

08005d18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b085      	sub	sp, #20
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d28:	2b01      	cmp	r3, #1
 8005d2a:	d101      	bne.n	8005d30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	e041      	b.n	8005db4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2202      	movs	r2, #2
 8005d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	68fa      	ldr	r2, [r7, #12]
 8005d68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a14      	ldr	r2, [pc, #80]	; (8005dc0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d009      	beq.n	8005d88 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d7c:	d004      	beq.n	8005d88 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a10      	ldr	r2, [pc, #64]	; (8005dc4 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d10c      	bne.n	8005da2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d8e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	68ba      	ldr	r2, [r7, #8]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68ba      	ldr	r2, [r7, #8]
 8005da0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2201      	movs	r2, #1
 8005da6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3714      	adds	r7, #20
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bc80      	pop	{r7}
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	40012c00 	.word	0x40012c00
 8005dc4:	40000400 	.word	0x40000400

08005dc8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d101      	bne.n	8005de4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005de0:	2302      	movs	r3, #2
 8005de2:	e03d      	b.n	8005e60 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	695b      	ldr	r3, [r3, #20]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	69db      	ldr	r3, [r3, #28]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68fa      	ldr	r2, [r7, #12]
 8005e54:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e5e:	2300      	movs	r3, #0
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3714      	adds	r7, #20
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bc80      	pop	{r7}
 8005e68:	4770      	bx	lr

08005e6a <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e6a:	b480      	push	{r7}
 8005e6c:	b083      	sub	sp, #12
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e72:	bf00      	nop
 8005e74:	370c      	adds	r7, #12
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bc80      	pop	{r7}
 8005e7a:	4770      	bx	lr

08005e7c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bc80      	pop	{r7}
 8005e8c:	4770      	bx	lr
	...

08005e90 <__libc_init_array>:
 8005e90:	b570      	push	{r4, r5, r6, lr}
 8005e92:	2600      	movs	r6, #0
 8005e94:	4d0c      	ldr	r5, [pc, #48]	; (8005ec8 <__libc_init_array+0x38>)
 8005e96:	4c0d      	ldr	r4, [pc, #52]	; (8005ecc <__libc_init_array+0x3c>)
 8005e98:	1b64      	subs	r4, r4, r5
 8005e9a:	10a4      	asrs	r4, r4, #2
 8005e9c:	42a6      	cmp	r6, r4
 8005e9e:	d109      	bne.n	8005eb4 <__libc_init_array+0x24>
 8005ea0:	f000 f822 	bl	8005ee8 <_init>
 8005ea4:	2600      	movs	r6, #0
 8005ea6:	4d0a      	ldr	r5, [pc, #40]	; (8005ed0 <__libc_init_array+0x40>)
 8005ea8:	4c0a      	ldr	r4, [pc, #40]	; (8005ed4 <__libc_init_array+0x44>)
 8005eaa:	1b64      	subs	r4, r4, r5
 8005eac:	10a4      	asrs	r4, r4, #2
 8005eae:	42a6      	cmp	r6, r4
 8005eb0:	d105      	bne.n	8005ebe <__libc_init_array+0x2e>
 8005eb2:	bd70      	pop	{r4, r5, r6, pc}
 8005eb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eb8:	4798      	blx	r3
 8005eba:	3601      	adds	r6, #1
 8005ebc:	e7ee      	b.n	8005e9c <__libc_init_array+0xc>
 8005ebe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ec2:	4798      	blx	r3
 8005ec4:	3601      	adds	r6, #1
 8005ec6:	e7f2      	b.n	8005eae <__libc_init_array+0x1e>
 8005ec8:	08006120 	.word	0x08006120
 8005ecc:	08006120 	.word	0x08006120
 8005ed0:	08006120 	.word	0x08006120
 8005ed4:	08006124 	.word	0x08006124

08005ed8 <memset>:
 8005ed8:	4603      	mov	r3, r0
 8005eda:	4402      	add	r2, r0
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d100      	bne.n	8005ee2 <memset+0xa>
 8005ee0:	4770      	bx	lr
 8005ee2:	f803 1b01 	strb.w	r1, [r3], #1
 8005ee6:	e7f9      	b.n	8005edc <memset+0x4>

08005ee8 <_init>:
 8005ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eea:	bf00      	nop
 8005eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eee:	bc08      	pop	{r3}
 8005ef0:	469e      	mov	lr, r3
 8005ef2:	4770      	bx	lr

08005ef4 <_fini>:
 8005ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef6:	bf00      	nop
 8005ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005efa:	bc08      	pop	{r3}
 8005efc:	469e      	mov	lr, r3
 8005efe:	4770      	bx	lr
