Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate M:\FPGA_Projects\Verilog_Projects\Advanced_Digital_Oscillscope\Nios_SDRAM_COM.qsys --block-symbol-file --output-directory=M:\FPGA_Projects\Verilog_Projects\Advanced_Digital_Oscillscope\Nios_SDRAM_COM --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Advanced_Digital_Oscillscope/Nios_SDRAM_COM.qsys
Progress: Reading input file
Progress: Adding Address [altera_avalon_pio 18.0]
Progress: Parameterizing module Address
Progress: Adding Clock_Bridge [altera_clock_bridge 18.0]
Progress: Parameterizing module Clock_Bridge
Progress: Adding DATA [altera_avalon_pio 18.0]
Progress: Parameterizing module DATA
Progress: Adding Event_Register [altera_avalon_pio 18.0]
Progress: Parameterizing module Event_Register
Progress: Adding JTAG [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module JTAG
Progress: Adding NiosII [altera_nios2_gen2 18.0]
Progress: Parameterizing module NiosII
Progress: Adding OnChip_memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module OnChip_memory
Progress: Adding PLL [altpll 18.0]
Progress: Parameterizing module PLL
Progress: Adding SystemID [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module SystemID
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_SDRAM_COM.DATA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_SDRAM_COM.Event_Register: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_SDRAM_COM.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_SDRAM_COM.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios_SDRAM_COM.SystemID: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate M:\FPGA_Projects\Verilog_Projects\Advanced_Digital_Oscillscope\Nios_SDRAM_COM.qsys --synthesis=VERILOG --output-directory=M:\FPGA_Projects\Verilog_Projects\Advanced_Digital_Oscillscope\Nios_SDRAM_COM\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Advanced_Digital_Oscillscope/Nios_SDRAM_COM.qsys
Progress: Reading input file
Progress: Adding Address [altera_avalon_pio 18.0]
Progress: Parameterizing module Address
Progress: Adding Clock_Bridge [altera_clock_bridge 18.0]
Progress: Parameterizing module Clock_Bridge
Progress: Adding DATA [altera_avalon_pio 18.0]
Progress: Parameterizing module DATA
Progress: Adding Event_Register [altera_avalon_pio 18.0]
Progress: Parameterizing module Event_Register
Progress: Adding JTAG [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module JTAG
Progress: Adding NiosII [altera_nios2_gen2 18.0]
Progress: Parameterizing module NiosII
Progress: Adding OnChip_memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module OnChip_memory
Progress: Adding PLL [altpll 18.0]
Progress: Parameterizing module PLL
Progress: Adding SystemID [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module SystemID
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios_SDRAM_COM.DATA: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_SDRAM_COM.Event_Register: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Nios_SDRAM_COM.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios_SDRAM_COM.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios_SDRAM_COM.SystemID: Time stamp will be automatically updated when this component is generated.
Info: Nios_SDRAM_COM: Generating Nios_SDRAM_COM "Nios_SDRAM_COM" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Address: Starting RTL generation for module 'Nios_SDRAM_COM_Address'
Info: Address:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_SDRAM_COM_Address --dir=C:/Users/aaala/AppData/Local/Temp/alt8454_411788040171185003.dir/0101_Address_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8454_411788040171185003.dir/0101_Address_gen//Nios_SDRAM_COM_Address_component_configuration.pl  --do_build_sim=0  ]
Info: Address: Done RTL generation for module 'Nios_SDRAM_COM_Address'
Info: Address: "Nios_SDRAM_COM" instantiated altera_avalon_pio "Address"
Info: DATA: Starting RTL generation for module 'Nios_SDRAM_COM_DATA'
Info: DATA:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_SDRAM_COM_DATA --dir=C:/Users/aaala/AppData/Local/Temp/alt8454_411788040171185003.dir/0102_DATA_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8454_411788040171185003.dir/0102_DATA_gen//Nios_SDRAM_COM_DATA_component_configuration.pl  --do_build_sim=0  ]
Info: DATA: Done RTL generation for module 'Nios_SDRAM_COM_DATA'
Info: DATA: "Nios_SDRAM_COM" instantiated altera_avalon_pio "DATA"
Info: Event_Register: Starting RTL generation for module 'Nios_SDRAM_COM_Event_Register'
Info: Event_Register:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios_SDRAM_COM_Event_Register --dir=C:/Users/aaala/AppData/Local/Temp/alt8454_411788040171185003.dir/0103_Event_Register_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8454_411788040171185003.dir/0103_Event_Register_gen//Nios_SDRAM_COM_Event_Register_component_configuration.pl  --do_build_sim=0  ]
Info: Event_Register: Done RTL generation for module 'Nios_SDRAM_COM_Event_Register'
Info: Event_Register: "Nios_SDRAM_COM" instantiated altera_avalon_pio "Event_Register"
Info: JTAG: Starting RTL generation for module 'Nios_SDRAM_COM_JTAG'
Info: JTAG:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios_SDRAM_COM_JTAG --dir=C:/Users/aaala/AppData/Local/Temp/alt8454_411788040171185003.dir/0104_JTAG_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8454_411788040171185003.dir/0104_JTAG_gen//Nios_SDRAM_COM_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'Nios_SDRAM_COM_JTAG'
Info: JTAG: "Nios_SDRAM_COM" instantiated altera_avalon_jtag_uart "JTAG"
Info: NiosII: "Nios_SDRAM_COM" instantiated altera_nios2_gen2 "NiosII"
Info: OnChip_memory: Starting RTL generation for module 'Nios_SDRAM_COM_OnChip_memory'
Info: OnChip_memory:   Generation command is [exec F:/quartus_18/quartus/bin64/perl/bin/perl.exe -I F:/quartus_18/quartus/bin64/perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/common -I F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/quartus_18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios_SDRAM_COM_OnChip_memory --dir=C:/Users/aaala/AppData/Local/Temp/alt8454_411788040171185003.dir/0105_OnChip_memory_gen/ --quartus_dir=F:/quartus_18/quartus --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8454_411788040171185003.dir/0105_OnChip_memory_gen//Nios_SDRAM_COM_OnChip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: OnChip_memory: Done RTL generation for module 'Nios_SDRAM_COM_OnChip_memory'
Info: OnChip_memory: "Nios_SDRAM_COM" instantiated altera_avalon_onchip_memory2 "OnChip_memory"
Info: PLL: "Nios_SDRAM_COM" instantiated altpll "PLL"
Info: SystemID: "Nios_SDRAM_COM" instantiated altera_avalon_sysid_qsys "SystemID"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios_SDRAM_COM" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios_SDRAM_COM" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios_SDRAM_COM" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Nios_SDRAM_COM_NiosII_cpu'
Info: cpu:   Generation command is [exec F:/Quartus_18/quartus/bin64//eperlcmd.exe -I F:/Quartus_18/quartus/bin64//perl/lib -I F:/quartus_18/quartus/sopc_builder/bin/europa -I F:/quartus_18/quartus/sopc_builder/bin/perl_lib -I F:/quartus_18/quartus/sopc_builder/bin -I F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- F:/quartus_18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios_SDRAM_COM_NiosII_cpu --dir=C:/Users/aaala/AppData/Local/Temp/alt8454_411788040171185003.dir/0111_cpu_gen/ --quartus_bindir=F:/Quartus_18/quartus/bin64/ --verilog --config=C:/Users/aaala/AppData/Local/Temp/alt8454_411788040171185003.dir/0111_cpu_gen//Nios_SDRAM_COM_NiosII_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.07.11 23:44:50 (*) Starting Nios II generation
Info: cpu: # 2020.07.11 23:44:50 (*)   Checking for plaintext license.
Info: cpu: # 2020.07.11 23:44:51 (*)   Couldn't query license setup in Quartus directory F:/Quartus_18/quartus/bin64/
Info: cpu: # 2020.07.11 23:44:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.07.11 23:44:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.07.11 23:44:51 (*)   Plaintext license not found.
Info: cpu: # 2020.07.11 23:44:51 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.07.11 23:44:51 (*)   Couldn't query license setup in Quartus directory F:/Quartus_18/quartus/bin64/
Info: cpu: # 2020.07.11 23:44:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.07.11 23:44:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.07.11 23:44:51 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2020.07.11 23:44:51 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.07.11 23:44:51 (*)   Creating all objects for CPU
Info: cpu: # 2020.07.11 23:44:51 (*)     Testbench
Info: cpu: # 2020.07.11 23:44:51 (*)     Instruction decoding
Info: cpu: # 2020.07.11 23:44:51 (*)       Instruction fields
Info: cpu: # 2020.07.11 23:44:52 (*)       Instruction decodes
Info: cpu: # 2020.07.11 23:44:52 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.07.11 23:44:52 (*)       Instruction controls
Info: cpu: # 2020.07.11 23:44:52 (*)     Pipeline frontend
Info: cpu: # 2020.07.11 23:44:52 (*)     Pipeline backend
Info: cpu: # 2020.07.11 23:44:54 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.07.11 23:44:56 (*)   Creating encrypted RTL
Info: cpu: # 2020.07.11 23:44:57 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios_SDRAM_COM_NiosII_cpu'
Info: cpu: "NiosII" instantiated altera_nios2_gen2_unit "cpu"
Info: NiosII_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NiosII_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: NiosII_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NiosII_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: NiosII_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "NiosII_data_master_limiter"
Info: Reusing file M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope/Nios_SDRAM_COM/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope/Nios_SDRAM_COM/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope/Nios_SDRAM_COM/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope/Nios_SDRAM_COM/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file M:/FPGA_Projects/Verilog_Projects/Advanced_Digital_Oscillscope/Nios_SDRAM_COM/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Nios_SDRAM_COM: Done "Nios_SDRAM_COM" with 35 modules, 58 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
