INFO: [VRFC 10-2263] Analyzing Verilog file "E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.sim/sim_1/synth/timing/xsim/toplevel_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.srcs/sources_1/new/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.srcs/sources_1/new/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.srcs/sources_1/new/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/EDU/Project_EDU/Xilinx_project/vector_database/vector_database.srcs/sim_1/new/toplevel_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel_tb
