#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1f58db0 .scope module, "pipeline_overview" "pipeline_overview" 2 4;
 .timescale 0 0;
v0x1ff25b0_0 .var "clock", 0 0;
v0x1fee320_0 .net "decode_in_alu_out", 31 0, v0x1fe64b0_0; 1 drivers
v0x1ff2920_0 .net "decode_in_forwardAD", 0 0, v0x1fe0e90_0; 1 drivers
v0x1ff29a0_0 .net "decode_in_forwardBD", 0 0, v0x1fe0fd0_0; 1 drivers
v0x1ff2a20_0 .net "decode_in_instrD", 31 0, v0x1ff0350_0; 1 drivers
v0x1ff2af0_0 .net "decode_in_pc_plus_4", 31 0, v0x1ff03d0_0; 1 drivers
v0x1ff2c00_0 .net "decode_in_regWriteW", 0 0, v0x1fe4280_0; 1 drivers
v0x1ff2c80_0 .net "decode_in_write_from_wb", 31 0, v0x1fe2da0_0; 1 drivers
v0x1ff2d90_0 .net "decode_in_write_register", 4 0, v0x1fe3970_0; 1 drivers
v0x1ff2e10_0 .net "decode_reg_in_clr", 0 0, L_0x1ff7be0; 1 drivers
v0x1ff2e90_0 .net "decode_reg_in_enable", 0 0, v0x1fe1800_0; 1 drivers
v0x1ff2f10_0 .net "decode_reg_in_instr", 31 0, v0x1ff0730_0; 1 drivers
v0x1ff2f90_0 .net "decode_reg_in_pc_plus_4", 31 0, v0x1ff2630_0; 1 drivers
v0x1ff3060_0 .net "execute_in_ALUControlE", 2 0, v0x1fe9fd0_0; 1 drivers
v0x1ff3160_0 .net "execute_in_ALUSrcE", 0 0, v0x1fea200_0; 1 drivers
v0x1ff31e0_0 .net "execute_in_ForwardAE", 1 0, v0x1fe0f30_0; 1 drivers
v0x1ff30e0_0 .net "execute_in_ForwardBE", 1 0, v0x1fe1080_0; 1 drivers
v0x1ff32f0_0 .net "execute_in_ForwardExecVal", 31 0, v0x1fe4f80_0; 1 drivers
v0x1ff3410_0 .net "execute_in_ForwardMemVal", 31 0, v0x1fe37b0_0; 1 drivers
v0x1ff3520_0 .net "execute_in_RdE", 4 0, v0x1fe9a60_0; 1 drivers
v0x1ff3370_0 .net "execute_in_RegDstE", 0 0, v0x1fea170_0; 1 drivers
v0x1ff3650_0 .net "execute_in_RsE", 4 0, v0x1fea590_0; 1 drivers
v0x1ff35a0_0 .net "execute_in_RtE", 4 0, v0x1fe9af0_0; 1 drivers
v0x1ff3790_0 .net "execute_in_SignImmE", 31 0, v0x1fe9c60_0; 1 drivers
v0x1ff36d0_0 .net "execute_in_reg1", 31 0, v0x1fea3c0_0; 1 drivers
v0x1ff38e0_0 .net "execute_in_reg2", 31 0, v0x1fea2d0_0; 1 drivers
v0x1ff3810_0 .net "execute_reg_in_alu_ctrl", 2 0, v0x1fed380_0; 1 drivers
v0x1ff3a40_0 .net "execute_reg_in_alu_src", 0 0, v0x1fed430_0; 1 drivers
v0x1ff3960_0 .net "execute_reg_in_clr", 0 0, v0x1fcec80_0; 1 drivers
v0x1ff3bb0_0 .net "execute_reg_in_instruction", 31 0, L_0x1ff6b90; 1 drivers
v0x1ff3ac0_0 .net "execute_reg_in_mem_to_reg", 0 0, v0x1fed8f0_0; 1 drivers
v0x1ff3d30_0 .net "execute_reg_in_mem_write", 0 0, v0x1fed970_0; 1 drivers
v0x1ff3c30_0 .net "execute_reg_in_rd1", 31 0, v0x1fec7d0_0; 1 drivers
v0x1ff3cb0_0 .net "execute_reg_in_rd2", 31 0, v0x1fec8a0_0; 1 drivers
v0x1ff3e40_0 .net "execute_reg_in_rdE", 4 0, L_0x1ff73c0; 1 drivers
v0x1ff4070_0 .net "execute_reg_in_reg_dst", 0 0, v0x1feda70_0; 1 drivers
v0x1ff3f50_0 .net "execute_reg_in_reg_write", 0 0, v0x1fedb90_0; 1 drivers
v0x1ff3fd0_0 .net "execute_reg_in_rsD", 4 0, L_0x1ff71e0; 1 drivers
v0x1ff4230_0 .net "execute_reg_in_rtD", 4 0, L_0x1ff7320; 1 drivers
v0x1ff42b0_0 .net "execute_reg_in_sign_immediate", 31 0, v0x1fec1e0_0; 1 drivers
v0x1ff40f0_0 .net "execute_reg_in_syscall", 0 0, v0x1fedc40_0; 1 drivers
v0x1ff4170_0 .net "fetch_in_branch", 0 0, L_0x1ff6fd0; 1 drivers
v0x1ff4520_0 .net "fetch_in_branch_addr", 31 0, v0x1febdd0_0; 1 drivers
v0x1ff4630_0 .net "fetch_in_enable", 0 0, v0x1fe1a90_0; 1 drivers
v0x1ff4330_0 .net "fetch_in_jump", 0 0, v0x1fed700_0; 1 drivers
v0x1ff4820_0 .net "fetch_in_jump_addr", 31 0, L_0x1ff79c0; 1 drivers
v0x1ff46b0_0 .net "fetch_in_jump_reg", 0 0, v0x1fed780_0; 1 drivers
v0x1fecb00_31 .array/port v0x1fecb00, 31;
v0x1ff4a20_0 .net "fetch_in_jump_reg_adddr", 31 0, v0x1fecb00_31; 1 drivers
v0x1ff48a0_0 .net "hazard_in_MemtoRegE", 0 0, v0x1fe9ce0_0; 1 drivers
v0x1ff4920_0 .net "hazard_in_MemtoRegM", 0 0, v0x1fe6250_0; 1 drivers
v0x1ff49a0_0 .net "hazard_in_RegWriteE", 0 0, v0x1fe9f50_0; 1 drivers
v0x1ff4c40_0 .net "hazard_in_RegWriteM", 0 0, v0x1fe6380_0; 1 drivers
v0x1ff4aa0_0 .net "hazard_in_RegWriteW", 0 0, v0x1fe4630_0; 1 drivers
v0x1ff4b20_0 .net "hazard_in_RsD", 4 0, L_0x1ff7030; 1 drivers
v0x1ff4e80_0 .net "hazard_in_RsE", 4 0, v0x1fe8860_0; 1 drivers
v0x1ff4f00_0 .net "hazard_in_RtD", 4 0, L_0x1ff7280; 1 drivers
v0x1ff4cc0_0 .net "hazard_in_RtE", 4 0, v0x1fe8a10_0; 1 drivers
v0x1ff4d90_0 .net "hazard_in_WriteRegE", 4 0, v0x1fe8660_0; 1 drivers
v0x1ff5160_0 .net "hazard_in_WriteRegM", 4 0, L_0x1ff7ca0; 1 drivers
v0x1ff51e0_0 .net "hazard_in_WriteRegW", 4 0, L_0x1ff8130; 1 drivers
v0x1ff4fd0_0 .net "hazard_in_branchD", 0 0, v0x1fed4e0_0; 1 drivers
v0x1ff50e0_0 .net "memory_in_MemToRegM", 0 0, v0x1fe62d0_0; 1 drivers
v0x1ff5460_0 .net "memory_in_MemWriteM", 0 0, v0x1fe65a0_0; 1 drivers
v0x1ff54e0_0 .net "memory_in_RegWriteM", 0 0, v0x1fe6430_0; 1 drivers
v0x1ff52b0_0 .net "memory_in_WriteRegM", 4 0, v0x1fe6840_0; 1 drivers
v0x1ff5380_0 .net "memory_in_WritedataM", 31 0, v0x1fe6710_0; 1 drivers
v0x1ff5780_0 .net "memory_in_instruction", 31 0, v0x1fe61a0_0; 1 drivers
v0x1ff5800_0 .net "memory_in_syscall", 0 0, v0x1fe6120_0; 1 drivers
v0x1ff55b0_0 .net "memory_reg_in_ALUOutput", 31 0, v0x1fe6c20_0; 1 drivers
v0x1ff5630_0 .net "memory_reg_in_WriteDataE", 31 0, v0x1fe8d20_0; 1 drivers
v0x1ff5700_0 .net "memory_reg_in_WriteRegE", 4 0, v0x1fe8da0_0; 1 drivers
v0x1ff5b10_0 .net "memory_reg_in_instruction", 31 0, v0x1fe9e10_0; 1 drivers
v0x1ff58d0_0 .net "memory_reg_in_mem_to_reg", 0 0, v0x1fea0a0_0; 1 drivers
v0x1ff59a0_0 .net "memory_reg_in_mem_write", 0 0, v0x1fe9d90_0; 1 drivers
v0x1ff5df0_0 .net "memory_reg_in_reg_write", 0 0, v0x1fe9e90_0; 1 drivers
v0x1ff5e70_0 .net "memory_reg_in_syscall", 0 0, v0x1fe98e0_0; 1 drivers
v0x1ff5be0_0 .net "wb_in_ALUOutW", 31 0, v0x1fe4470_0; 1 drivers
v0x1ff5c60_0 .net "wb_in_MemToRegW", 0 0, v0x1fe4320_0; 1 drivers
v0x1ff5ce0_0 .net "wb_in_ReadDataW", 31 0, v0x1fe43a0_0; 1 drivers
v0x1ff5d60_0 .net "wb_in_WriteRegW", 4 0, v0x1fe45b0_0; 1 drivers
v0x1ff61d0_0 .net "wb_in_a0", 31 0, v0x1fec4f0_0; 1 drivers
v0x1ff62e0_0 .net "wb_in_instruction", 31 0, v0x1fe41b0_0; 1 drivers
v0x1ff5ef0_0 .net "wb_in_syscall", 0 0, v0x1fe47b0_0; 1 drivers
v0x1ff5f70_0 .net "wb_in_v0", 31 0, v0x1fed110_0; 1 drivers
v0x1ff6080_0 .net "wb_reg_in_ALUOut", 31 0, L_0x1ff7d90; 1 drivers
v0x1ff6100_0 .net "wb_reg_in_MemtoRegM_out", 0 0, L_0x1ff7df0; 1 drivers
v0x1ff6620_0 .net "wb_reg_in_RD", 31 0, v0x1fe4d30_0; 1 drivers
v0x1ff66a0_0 .net "wb_reg_in_RegWriteW", 0 0, L_0x1ff7eb0; 1 drivers
v0x1ff63b0_0 .net "wb_reg_in_WriteRegM_out", 4 0, L_0x1ff7c40; 1 drivers
v0x1ff6480_0 .net "wb_reg_in_instruction", 31 0, L_0x1ff7f50; 1 drivers
RS_0x7f47928a1b28 .resolv tri, L_0x1ff7e50, L_0x1ff7fb0, C4<z>, C4<z>;
v0x1ff6550_0 .net8 "wb_reg_in_syscall", 0 0, RS_0x7f47928a1b28; 2 drivers
S_0x1ff0450 .scope module, "fetch_module" "fetch" 2 127, 3 20, S_0x1f58db0;
 .timescale 0 0;
v0x1ff1c10_0 .alias "branch", 0 0, v0x1ff4170_0;
v0x1ff1c90_0 .alias "branch_addr", 31 0, v0x1ff4520_0;
v0x1ff1d10_0 .net "clk", 0 0, v0x1ff25b0_0; 1 drivers
v0x1ff1d90_0 .net "constant_four", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1ff1e40_0 .alias "enable", 0 0, v0x1ff4630_0;
v0x1ff1f10_0 .net "if_jump", 31 0, v0x1ff1840_0; 1 drivers
v0x1ff2020_0 .alias "instr", 31 0, v0x1ff2f10_0;
v0x1ff20f0_0 .alias "jump", 0 0, v0x1ff4330_0;
v0x1ff21c0_0 .alias "jump_addr", 31 0, v0x1ff4820_0;
v0x1ff2290_0 .net "jump_or_not", 31 0, v0x1ff13b0_0; 1 drivers
v0x1ff2310_0 .alias "jump_reg", 0 0, v0x1ff46b0_0;
v0x1ff2390_0 .alias "jump_reg_addr", 31 0, v0x1ff4a20_0;
v0x1ff2460_0 .net "pc", 31 0, v0x1ff0fa0_0; 1 drivers
v0x1ff2530_0 .net "pc_f", 31 0, v0x1ff0ba0_0; 1 drivers
v0x1ff2630_0 .var "pc_plus_4", 31 0;
v0x1ff26b0_0 .net "pc_plus_4_internal", 31 0, v0x1ff1a10_0; 1 drivers
E_0x1febfb0 .event edge, v0x1ff1310_0;
S_0x1ff1920 .scope module, "plus_4" "adder_four" 3 55, 4 11, S_0x1ff0450;
 .timescale 0 0;
v0x1ff1a10_0 .var "adder_out", 31 0;
v0x1ff1ac0_0 .alias "in1", 31 0, v0x1ff2530_0;
v0x1ff1b90_0 .alias "in2", 31 0, v0x1ff1d90_0;
S_0x1ff1460 .scope module, "jump_reg_mux" "mux" 3 56, 5 12, S_0x1ff0450;
 .timescale 0 0;
P_0x1ff1558 .param/l "SIZE" 5 19, +C4<011111>;
v0x1ff1620_0 .alias "ctrl", 0 0, v0x1ff46b0_0;
v0x1ff1710_0 .alias "input_one", 31 0, v0x1ff4a20_0;
v0x1ff1790_0 .alias "input_zero", 31 0, v0x1ff4820_0;
v0x1ff1840_0 .var "out", 31 0;
E_0x1ff15d0 .event edge, v0x1fed780_0, v0x1fef5a0_0, v0x1fef110_0;
S_0x1ff1020 .scope module, "jump_mux" "mux" 3 57, 5 12, S_0x1ff0450;
 .timescale 0 0;
P_0x1ff1118 .param/l "SIZE" 5 19, +C4<011111>;
v0x1ff11c0_0 .alias "ctrl", 0 0, v0x1ff4330_0;
v0x1ff1290_0 .alias "input_one", 31 0, v0x1ff1f10_0;
v0x1ff1310_0 .alias "input_zero", 31 0, v0x1ff26b0_0;
v0x1ff13b0_0 .var "out", 31 0;
E_0x1ff1190 .event edge, v0x1fed700_0, v0x1ff1310_0, v0x1ff1290_0;
S_0x1ff0c20 .scope module, "next_pc" "mux" 3 58, 5 12, S_0x1ff0450;
 .timescale 0 0;
P_0x1fefde8 .param/l "SIZE" 5 19, +C4<011111>;
v0x1ff0d80_0 .alias "ctrl", 0 0, v0x1ff4170_0;
v0x1ff0e50_0 .alias "input_one", 31 0, v0x1ff4520_0;
v0x1ff0f20_0 .alias "input_zero", 31 0, v0x1ff2290_0;
v0x1ff0fa0_0 .var "out", 31 0;
E_0x1ff0d50 .event edge, v0x1fea910_0, v0x1ff0f20_0, v0x1febdd0_0;
S_0x1ff0930 .scope module, "so_fetch" "reg_f" 3 59, 6 12, S_0x1ff0450;
 .timescale 0 0;
v0x1ff0a20_0 .alias "clk", 0 0, v0x1ff1d10_0;
v0x1ff0aa0_0 .alias "enable", 0 0, v0x1ff4630_0;
v0x1ff0b20_0 .alias "in1", 31 0, v0x1ff2460_0;
v0x1ff0ba0_0 .var "out1", 31 0;
S_0x1ff0540 .scope module, "instr_mem" "instruction_memory" 3 61, 7 11, S_0x1ff0450;
 .timescale 0 0;
v0x1ff0630_0 .alias "addr", 31 0, v0x1ff2530_0;
v0x1ff06b0_0 .var/i "i", 31 0;
v0x1ff0730_0 .var "instruction", 31 0;
v0x1ff07b0 .array "memory", 1052672 1048576, 31 0;
v0x1ff0830_0 .var "real_addr", 31 0;
v0x1ff08b0_0 .var "set", 0 0;
E_0x1fed4b0 .event edge, v0x1ff0630_0;
S_0x1fefcf0 .scope module, "reg_d_module" "reg_d" 2 135, 8 15, S_0x1f58db0;
 .timescale 0 0;
v0x1ff00d0_0 .alias "clk", 0 0, v0x1ff1d10_0;
v0x1ff0150_0 .alias "clr", 0 0, v0x1ff2e10_0;
v0x1ff01d0_0 .alias "enable", 0 0, v0x1ff2e90_0;
v0x1ff0250_0 .alias "in1", 31 0, v0x1ff2f10_0;
v0x1ff02d0_0 .alias "in2", 31 0, v0x1ff2f90_0;
v0x1ff0350_0 .var "out1", 31 0;
v0x1ff03d0_0 .var "out2", 31 0;
S_0x1fea440 .scope module, "decode_module" "decode" 2 139, 9 53, S_0x1f58db0;
 .timescale 0 0;
L_0x1fe14b0 .functor NOT 1, v0x1ff25b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff6b90 .functor BUFZ 32, v0x1ff0350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff7be0 .functor BUFZ 1, L_0x1ff6fd0, C4<0>, C4<0>, C4<0>;
v0x1fedd70_0 .net *"_s14", 29 0, L_0x1ff6e00; 1 drivers
v0x1feddf0_0 .net *"_s16", 1 0, C4<00>; 1 drivers
v0x1fede70_0 .net *"_s31", 25 0, L_0x1ff7460; 1 drivers
v0x1fedef0_0 .net *"_s32", 31 0, L_0x1ff7500; 1 drivers
v0x1fedfa0_0 .net *"_s35", 5 0, C4<000000>; 1 drivers
v0x1fee040_0 .net *"_s36", 31 0, L_0x1ff77f0; 1 drivers
v0x1fee0e0_0 .net *"_s38", 29 0, L_0x1ff76c0; 1 drivers
v0x1fee180_0 .net *"_s40", 1 0, C4<00>; 1 drivers
v0x1fee220_0 .alias "alu_out", 31 0, v0x1fee320_0;
v0x1fee2a0_0 .alias "clk", 0 0, v0x1ff1d10_0;
v0x1fee3b0_0 .net "equalD_rs_input", 31 0, v0x1feb480_0; 1 drivers
v0x1fee430_0 .net "equalD_rt_input", 31 0, v0x1feaf90_0; 1 drivers
v0x1fee4b0_0 .net "equals_output", 0 0, v0x1feaac0_0; 1 drivers
v0x1fee580_0 .alias "forwardAD", 0 0, v0x1ff2920_0;
v0x1fee6d0_0 .alias "forwardBD", 0 0, v0x1ff29a0_0;
v0x1fee7a0_0 .alias "instrD", 31 0, v0x1ff2a20_0;
v0x1fee600_0 .net "jal", 0 0, v0x1fed630_0; 1 drivers
v0x1fee8d0_0 .net "jal_address", 31 0, v0x1feba80_0; 1 drivers
v0x1fee9f0_0 .net "memRead", 0 0, v0x1fed800_0; 1 drivers
v0x1feea70_0 .alias "out1", 0 0, v0x1ff40f0_0;
v0x1feeba0_0 .alias "out10", 20 16, v0x1ff4230_0;
v0x1feec20_0 .alias "out11", 15 11, v0x1ff3e40_0;
v0x1feeaf0_0 .alias "out12", 31 0, v0x1ff42b0_0;
v0x1feed60_0 .alias "out13", 0 0, v0x1ff3d30_0;
v0x1feeeb0_0 .alias "out14", 31 0, v0x1ff4520_0;
v0x1feef30_0 .alias "out15", 0 0, v0x1ff4170_0;
v0x1feede0_0 .alias "out15a", 0 0, v0x1ff2e10_0;
v0x1fef090_0 .alias "out16", 0 0, v0x1ff4330_0;
v0x1feefb0_0 .alias "out17", 0 0, v0x1ff46b0_0;
v0x1fef200_0 .alias "out18", 0 0, v0x1ff4fd0_0;
v0x1fef110_0 .alias "out19", 31 0, v0x1ff4a20_0;
v0x1fef380_0 .alias "out1a", 31 0, v0x1ff3bb0_0;
v0x1fef280_0 .alias "out1b", 31 0, v0x1ff61d0_0;
v0x1fef300_0 .alias "out1c", 31 0, v0x1ff5f70_0;
v0x1fef520_0 .alias "out2", 0 0, v0x1ff3f50_0;
v0x1fef5a0_0 .alias "out20", 31 0, v0x1ff4820_0;
v0x1fef400_0 .alias "out21", 25 21, v0x1ff4b20_0;
v0x1fef480_0 .alias "out22", 20 16, v0x1ff4f00_0;
v0x1fef760_0 .alias "out3", 0 0, v0x1ff3ac0_0;
v0x1fef7e0_0 .alias "out4", 2 0, v0x1ff3810_0;
v0x1fef620_0 .alias "out5", 0 0, v0x1ff3a40_0;
v0x1fef9b0_0 .alias "out6", 0 0, v0x1ff4070_0;
v0x1fef860_0 .alias "out7", 31 0, v0x1ff3c30_0;
v0x1fef8e0_0 .alias "out8", 31 0, v0x1ff3cb0_0;
v0x1fefba0_0 .alias "out9", 25 21, v0x1ff3fd0_0;
v0x1fefc20_0 .alias "pc_plus_4_decoded", 31 0, v0x1ff2af0_0;
v0x1fefa30_0 .alias "regWriteW", 0 0, v0x1ff2c00_0;
v0x1fefb00_0 .net "write_data", 31 0, v0x1feb8a0_0; 1 drivers
v0x1fefe30_0 .alias "write_from_wb", 31 0, v0x1ff2c80_0;
v0x1fefeb0_0 .alias "write_register", 4 0, v0x1ff2d90_0;
L_0x1ff6a50 .part v0x1ff0350_0, 26, 6;
L_0x1ff6af0 .part v0x1ff0350_0, 0, 6;
L_0x1ff6c20 .part v0x1ff0350_0, 21, 5;
L_0x1ff6cc0 .part v0x1ff0350_0, 16, 5;
L_0x1ff6d60 .part v0x1ff0350_0, 0, 16;
L_0x1ff6e00 .part v0x1fec1e0_0, 0, 30;
L_0x1ff6f30 .concat [ 2 30 0 0], C4<00>, L_0x1ff6e00;
L_0x1ff7030 .part v0x1ff0350_0, 21, 5;
L_0x1ff71e0 .part v0x1ff0350_0, 21, 5;
L_0x1ff7280 .part v0x1ff0350_0, 16, 5;
L_0x1ff7320 .part v0x1ff0350_0, 16, 5;
L_0x1ff73c0 .part v0x1ff0350_0, 11, 5;
L_0x1ff7460 .part v0x1ff0350_0, 0, 26;
L_0x1ff7500 .concat [ 26 6 0 0], L_0x1ff7460, C4<000000>;
L_0x1ff76c0 .part L_0x1ff7500, 0, 30;
L_0x1ff77f0 .concat [ 2 30 0 0], C4<00>, L_0x1ff76c0;
L_0x1ff79c0 .arith/sum 32, L_0x1ff77f0, v0x1ff03d0_0;
S_0x1fed290 .scope module, "controller" "control" 9 105, 10 23, S_0x1fea440;
 .timescale 0 0;
v0x1fed380_0 .var "aluOp", 2 0;
v0x1fed430_0 .var "aluSrc", 0 0;
v0x1fed4e0_0 .var "branch", 0 0;
v0x1fed5b0_0 .net "funcCode", 5 0, L_0x1ff6af0; 1 drivers
v0x1fed630_0 .var "jal", 0 0;
v0x1fed700_0 .var "jump", 0 0;
v0x1fed780_0 .var "jumpRegister", 0 0;
v0x1fed800_0 .var "memRead", 0 0;
v0x1fed8f0_0 .var "memToReg", 0 0;
v0x1fed970_0 .var "memWrite", 0 0;
v0x1fed9f0_0 .net "opcode", 31 26, L_0x1ff6a50; 1 drivers
v0x1feda70_0 .var "regDst", 0 0;
v0x1fedb90_0 .var "regWrite", 0 0;
v0x1fedc40_0 .var "syscall", 0 0;
E_0x1feb450 .event edge, v0x1fed9f0_0, v0x1fed5b0_0;
S_0x1fec290 .scope module, "regs" "registers" 9 106, 11 22, S_0x1fea440;
 .timescale 0 0;
v0x1fec4f0_0 .var "a0", 31 0;
v0x1fec5e0_0 .net "clk", 0 0, L_0x1fe14b0; 1 drivers
v0x1fec680_0 .var/i "i", 31 0;
v0x1fec720_0 .alias "jal", 0 0, v0x1fee600_0;
v0x1fec7d0_0 .var "read1", 31 0;
v0x1fec8a0_0 .var "read2", 31 0;
v0x1fec9b0_0 .net "reg1", 25 21, L_0x1ff6c20; 1 drivers
v0x1feca30_0 .net "reg2", 20 16, L_0x1ff6cc0; 1 drivers
v0x1fecb00 .array "reg_mem", 0 31, 31 0;
v0x1fed090_0 .alias "reg_write", 0 0, v0x1ff2c00_0;
v0x1fed110_0 .var "v0", 31 0;
v0x1fed190_0 .alias "write_data", 31 0, v0x1fefb00_0;
v0x1fed210_0 .alias "write_reg", 4 0, v0x1ff2d90_0;
E_0x1fec380/0 .event edge, v0x1feb700_0, v0x1feb8a0_0, v0x1fe4280_0, v0x1fe3970_0;
v0x1fecb00_0 .array/port v0x1fecb00, 0;
v0x1fecb00_1 .array/port v0x1fecb00, 1;
v0x1fecb00_2 .array/port v0x1fecb00, 2;
E_0x1fec380/1 .event edge, v0x1fec9b0_0, v0x1fecb00_0, v0x1fecb00_1, v0x1fecb00_2;
v0x1fecb00_3 .array/port v0x1fecb00, 3;
v0x1fecb00_4 .array/port v0x1fecb00, 4;
v0x1fecb00_5 .array/port v0x1fecb00, 5;
v0x1fecb00_6 .array/port v0x1fecb00, 6;
E_0x1fec380/2 .event edge, v0x1fecb00_3, v0x1fecb00_4, v0x1fecb00_5, v0x1fecb00_6;
v0x1fecb00_7 .array/port v0x1fecb00, 7;
v0x1fecb00_8 .array/port v0x1fecb00, 8;
v0x1fecb00_9 .array/port v0x1fecb00, 9;
v0x1fecb00_10 .array/port v0x1fecb00, 10;
E_0x1fec380/3 .event edge, v0x1fecb00_7, v0x1fecb00_8, v0x1fecb00_9, v0x1fecb00_10;
v0x1fecb00_11 .array/port v0x1fecb00, 11;
v0x1fecb00_12 .array/port v0x1fecb00, 12;
v0x1fecb00_13 .array/port v0x1fecb00, 13;
v0x1fecb00_14 .array/port v0x1fecb00, 14;
E_0x1fec380/4 .event edge, v0x1fecb00_11, v0x1fecb00_12, v0x1fecb00_13, v0x1fecb00_14;
v0x1fecb00_15 .array/port v0x1fecb00, 15;
v0x1fecb00_16 .array/port v0x1fecb00, 16;
v0x1fecb00_17 .array/port v0x1fecb00, 17;
v0x1fecb00_18 .array/port v0x1fecb00, 18;
E_0x1fec380/5 .event edge, v0x1fecb00_15, v0x1fecb00_16, v0x1fecb00_17, v0x1fecb00_18;
v0x1fecb00_19 .array/port v0x1fecb00, 19;
v0x1fecb00_20 .array/port v0x1fecb00, 20;
v0x1fecb00_21 .array/port v0x1fecb00, 21;
v0x1fecb00_22 .array/port v0x1fecb00, 22;
E_0x1fec380/6 .event edge, v0x1fecb00_19, v0x1fecb00_20, v0x1fecb00_21, v0x1fecb00_22;
v0x1fecb00_23 .array/port v0x1fecb00, 23;
v0x1fecb00_24 .array/port v0x1fecb00, 24;
v0x1fecb00_25 .array/port v0x1fecb00, 25;
v0x1fecb00_26 .array/port v0x1fecb00, 26;
E_0x1fec380/7 .event edge, v0x1fecb00_23, v0x1fecb00_24, v0x1fecb00_25, v0x1fecb00_26;
v0x1fecb00_27 .array/port v0x1fecb00, 27;
v0x1fecb00_28 .array/port v0x1fecb00, 28;
v0x1fecb00_29 .array/port v0x1fecb00, 29;
v0x1fecb00_30 .array/port v0x1fecb00, 30;
E_0x1fec380/8 .event edge, v0x1fecb00_27, v0x1fecb00_28, v0x1fecb00_29, v0x1fecb00_30;
E_0x1fec380/9 .event edge, v0x1fecb00_31, v0x1feca30_0;
E_0x1fec380 .event/or E_0x1fec380/0, E_0x1fec380/1, E_0x1fec380/2, E_0x1fec380/3, E_0x1fec380/4, E_0x1fec380/5, E_0x1fec380/6, E_0x1fec380/7, E_0x1fec380/8, E_0x1fec380/9;
S_0x1febfe0 .scope module, "signs" "sign_extend" 9 107, 12 11, S_0x1fea440;
 .timescale 0 0;
v0x1fec120_0 .net "in", 15 0, L_0x1ff6d60; 1 drivers
v0x1fec1e0_0 .var "out", 31 0;
E_0x1fec0d0 .event edge, v0x1fec120_0;
S_0x1febc70 .scope module, "add_for_branch" "adder" 9 108, 13 11, S_0x1fea440;
 .timescale 0 0;
v0x1febdd0_0 .var "adder_out", 31 0;
v0x1febe90_0 .net "in1", 31 0, L_0x1ff6f30; 1 drivers
v0x1febf30_0 .alias "in2", 31 0, v0x1ff2af0_0;
E_0x1febd60 .event edge, v0x1febe90_0;
S_0x1feb920 .scope module, "add_for_jal" "adder" 9 109, 13 11, S_0x1fea440;
 .timescale 0 0;
v0x1feba80_0 .var "adder_out", 31 0;
v0x1febb50_0 .alias "in1", 31 0, v0x1ff2af0_0;
v0x1febbd0_0 .net "in2", 31 0, C4<00000000000000000000000000000100>; 1 drivers
E_0x1feba10 .event edge, v0x1febb50_0;
S_0x1feb560 .scope module, "write_mux" "mux" 9 110, 5 12, S_0x1fea440;
 .timescale 0 0;
P_0x1feb658 .param/l "SIZE" 5 19, +C4<011111>;
v0x1feb700_0 .alias "ctrl", 0 0, v0x1fee600_0;
v0x1feb780_0 .alias "input_one", 31 0, v0x1fee8d0_0;
v0x1feb820_0 .alias "input_zero", 31 0, v0x1ff2c80_0;
v0x1feb8a0_0 .var "out", 31 0;
E_0x1feb6d0 .event edge, v0x1feb700_0, v0x1fe2da0_0, v0x1feb780_0;
S_0x1feb070 .scope module, "rd1_mux" "mux" 9 111, 5 12, S_0x1fea440;
 .timescale 0 0;
P_0x1feb168 .param/l "SIZE" 5 19, +C4<011111>;
v0x1feb210_0 .alias "ctrl", 0 0, v0x1ff2920_0;
v0x1feb2c0_0 .alias "input_one", 31 0, v0x1fee320_0;
v0x1feb3d0_0 .alias "input_zero", 31 0, v0x1ff3c30_0;
v0x1feb480_0 .var "out", 31 0;
E_0x1feb1e0 .event edge, v0x1fe0e90_0, v0x1fe9860_0, v0x1fe46b0_0;
S_0x1feac40 .scope module, "rd2_mux" "mux" 9 112, 5 12, S_0x1fea440;
 .timescale 0 0;
P_0x1fead38 .param/l "SIZE" 5 19, +C4<011111>;
v0x1feadb0_0 .alias "ctrl", 0 0, v0x1ff29a0_0;
v0x1feae60_0 .alias "input_one", 31 0, v0x1fee320_0;
v0x1feaee0_0 .alias "input_zero", 31 0, v0x1ff3cb0_0;
v0x1feaf90_0 .var "out", 31 0;
E_0x1fe80b0 .event edge, v0x1fe0fd0_0, v0x1fe9960_0, v0x1fe46b0_0;
S_0x1fea990 .scope module, "branch_logic" "equals" 9 113, 14 10, S_0x1fea440;
 .timescale 0 0;
P_0x1fe8488 .param/l "SIZE" 14 20, +C4<011111>;
v0x1feaac0_0 .var "equal_inputs", 0 0;
v0x1feab40_0 .alias "input_0", 31 0, v0x1fee3b0_0;
v0x1feabc0_0 .alias "input_1", 31 0, v0x1fee430_0;
E_0x1fe73b0 .event edge, v0x1feab40_0, v0x1feabc0_0;
S_0x1fea720 .scope module, "branch_and" "and_gate" 9 114, 15 11, S_0x1fea440;
 .timescale 0 0;
L_0x1ff6fd0 .functor AND 1, v0x1feaac0_0, v0x1fed4e0_0, C4<1>, C4<1>;
v0x1fea810_0 .alias "a", 0 0, v0x1fee4b0_0;
v0x1fea890_0 .alias "b", 0 0, v0x1ff4fd0_0;
v0x1fea910_0 .alias "c", 0 0, v0x1ff4170_0;
S_0x1fe9040 .scope module, "reg_e_module" "reg_e" 2 151, 16 43, S_0x1f58db0;
 .timescale 0 0;
v0x1fe9130_0 .alias "clk", 0 0, v0x1ff1d10_0;
v0x1fe91b0_0 .alias "clr", 0 0, v0x1ff3960_0;
v0x1fe9260_0 .alias "in1", 0 0, v0x1ff40f0_0;
v0x1fe92e0_0 .alias "in10", 20 16, v0x1ff4230_0;
v0x1fe9390_0 .alias "in11", 15 11, v0x1ff3e40_0;
v0x1fe9410_0 .alias "in12", 31 0, v0x1ff42b0_0;
v0x1fe9490_0 .alias "in13", 0 0, v0x1ff3d30_0;
v0x1fe9510_0 .alias "in16", 31 0, v0x1ff3bb0_0;
v0x1fe95e0_0 .alias "in2", 0 0, v0x1ff3f50_0;
v0x1fe9660_0 .alias "in3", 0 0, v0x1ff3ac0_0;
v0x1fe96e0_0 .alias "in4", 2 0, v0x1ff3810_0;
v0x1fe9760_0 .alias "in5", 0 0, v0x1ff3a40_0;
v0x1fe97e0_0 .alias "in6", 0 0, v0x1ff4070_0;
v0x1fe9860_0 .alias "in7", 31 0, v0x1ff3c30_0;
v0x1fe9960_0 .alias "in8", 31 0, v0x1ff3cb0_0;
v0x1fe99e0_0 .alias "in9", 25 21, v0x1ff3fd0_0;
v0x1fe98e0_0 .var "out1", 0 0;
v0x1fe9af0_0 .var "out10", 20 16;
v0x1fe9a60_0 .var "out11", 15 11;
v0x1fe9c60_0 .var "out12", 31 0;
v0x1fe9d90_0 .var "out13", 0 0;
v0x1fe9e10_0 .var "out16", 31 0;
v0x1fe9ce0_0 .var "out17", 0 0;
v0x1fe9f50_0 .var "out18", 0 0;
v0x1fe9e90_0 .var "out2", 0 0;
v0x1fea0a0_0 .var "out3", 0 0;
v0x1fe9fd0_0 .var "out4", 2 0;
v0x1fea200_0 .var "out5", 0 0;
v0x1fea170_0 .var "out6", 0 0;
v0x1fea3c0_0 .var "out7", 31 0;
v0x1fea2d0_0 .var "out8", 31 0;
v0x1fea590_0 .var "out9", 25 21;
S_0x1fe68c0 .scope module, "execute_module" "execute" 2 160, 17 3, S_0x1f58db0;
 .timescale 0 0;
v0x1fe8010_0 .alias "ALUControlE", 2 0, v0x1ff3060_0;
v0x1fe80e0_0 .alias "ALUOutput", 31 0, v0x1ff55b0_0;
v0x1fe81b0_0 .alias "ALUSrcE", 0 0, v0x1ff3160_0;
v0x1fe8230_0 .alias "ForwardAE", 1 0, v0x1ff31e0_0;
v0x1fe8330_0 .alias "ForwardBE", 1 0, v0x1ff30e0_0;
v0x1fe8400_0 .alias "ForwardExecVal", 31 0, v0x1ff32f0_0;
v0x1fe84c0_0 .net "ForwardHandlingReg2ALU", 31 0, v0x1fe75f0_0; 1 drivers
v0x1fe8590_0 .alias "ForwardMemVal", 31 0, v0x1ff3410_0;
v0x1fe8660_0 .var "Hazard_WriteRegE", 4 0;
v0x1fe86e0_0 .alias "RdE", 4 0, v0x1ff3520_0;
v0x1fe8760_0 .alias "RegDstE", 0 0, v0x1ff3370_0;
v0x1fe87e0_0 .alias "RsE", 4 0, v0x1ff3650_0;
v0x1fe8860_0 .var "RsEHazard", 4 0;
v0x1fe88e0_0 .alias "RtE", 4 0, v0x1ff35a0_0;
v0x1fe8a10_0 .var "RtEHazard", 4 0;
v0x1fe8ac0_0 .alias "SignImmE", 31 0, v0x1ff3790_0;
v0x1fe8960_0 .net "SrcAE", 31 0, v0x1fe7b40_0; 1 drivers
v0x1fe8c00_0 .net "SrcBE", 31 0, v0x1fe7060_0; 1 drivers
v0x1fe8d20_0 .var "WriteDataE", 31 0;
v0x1fe8da0_0 .var "WriteRegE", 4 0;
v0x1fe8c80_0 .net "WriteRegE_internal", 4 0, v0x1fe7f60_0; 1 drivers
v0x1fe8ed0_0 .alias "reg1", 31 0, v0x1ff36d0_0;
v0x1fe8e50_0 .alias "reg2", 31 0, v0x1ff38e0_0;
E_0x1fe3b20 .event edge, v0x1fe6fc0_0, v0x1fe7f60_0, v0x1fe87e0_0, v0x1fe7ec0_0;
S_0x1fe7bc0 .scope module, "MuxWriteRegE" "mux" 17 47, 5 12, S_0x1fe68c0;
 .timescale 0 0;
P_0x1fe7cb8 .param/l "SIZE" 5 19, +C4<0100>;
v0x1fe7d60_0 .alias "ctrl", 0 0, v0x1ff3370_0;
v0x1fe7e20_0 .alias "input_one", 4 0, v0x1ff3520_0;
v0x1fe7ec0_0 .alias "input_zero", 4 0, v0x1ff35a0_0;
v0x1fe7f60_0 .var "out", 4 0;
E_0x1fe7d30 .event edge, v0x1fe7d60_0, v0x1fe7ec0_0, v0x1fe7e20_0;
S_0x1fe76a0 .scope module, "Mux3SrcAE" "mux3" 17 48, 18 13, S_0x1fe68c0;
 .timescale 0 0;
P_0x1fe7798 .param/l "SIZE" 18 21, +C4<011111>;
v0x1fe7870_0 .alias "ctrl", 1 0, v0x1ff31e0_0;
v0x1fe7920_0 .alias "input_00", 31 0, v0x1ff36d0_0;
v0x1fe79a0_0 .alias "input_01", 31 0, v0x1ff3410_0;
v0x1fe7a70_0 .alias "input_10", 31 0, v0x1ff32f0_0;
v0x1fe7b40_0 .var "out", 31 0;
E_0x1fe7810 .event edge, v0x1fe0f30_0, v0x1fe7920_0, v0x1fe37b0_0, v0x1fe4f80_0;
S_0x1fe7140 .scope module, "Mux3SrcBe" "mux3" 17 49, 18 13, S_0x1fe68c0;
 .timescale 0 0;
P_0x1fe7238 .param/l "SIZE" 18 21, +C4<011111>;
v0x1fe7310_0 .alias "ctrl", 1 0, v0x1ff30e0_0;
v0x1fe73e0_0 .alias "input_00", 31 0, v0x1ff38e0_0;
v0x1fe7460_0 .alias "input_01", 31 0, v0x1ff3410_0;
v0x1fe7510_0 .alias "input_10", 31 0, v0x1ff32f0_0;
v0x1fe75f0_0 .var "out", 31 0;
E_0x1fe72b0 .event edge, v0x1fe1080_0, v0x1fe73e0_0, v0x1fe37b0_0, v0x1fe4f80_0;
S_0x1fe6d00 .scope module, "MuxSrcBE" "mux" 17 50, 5 12, S_0x1fe68c0;
 .timescale 0 0;
P_0x1fe51e8 .param/l "SIZE" 5 19, +C4<011111>;
v0x1fe6e60_0 .alias "ctrl", 0 0, v0x1ff3160_0;
v0x1fe6f20_0 .alias "input_one", 31 0, v0x1ff3790_0;
v0x1fe6fc0_0 .alias "input_zero", 31 0, v0x1fe84c0_0;
v0x1fe7060_0 .var "out", 31 0;
E_0x1fe6e30 .event edge, v0x1fe6e60_0, v0x1fe6fc0_0, v0x1fe6f20_0;
S_0x1fe69b0 .scope module, "ALUE" "alu" 17 51, 19 13, S_0x1fe68c0;
 .timescale 0 0;
v0x1fe6aa0_0 .alias "aluop", 2 0, v0x1ff3060_0;
v0x1fe6b20_0 .alias "read_data1", 31 0, v0x1fe8960_0;
v0x1fe6ba0_0 .alias "read_data2", 31 0, v0x1fe8c00_0;
v0x1fe6c20_0 .var "result", 31 0;
E_0x1fe6670 .event edge, v0x1fe6aa0_0, v0x1fe6b20_0, v0x1fe6ba0_0;
S_0x1fe59c0 .scope module, "reg_m_module" "reg_m" 2 167, 20 30, S_0x1f58db0;
 .timescale 0 0;
v0x1fe5ab0_0 .net "RsE", 4 0, C4<zzzzz>; 0 drivers
v0x1fe5b30_0 .var "RsM", 4 0;
v0x1fe5bb0_0 .alias "clk", 0 0, v0x1ff1d10_0;
v0x1fe5c30_0 .alias "in1", 0 0, v0x1ff5e70_0;
v0x1fe5cb0_0 .alias "in10", 31 0, v0x1ff5b10_0;
v0x1fe5d30_0 .alias "in2", 0 0, v0x1ff5df0_0;
v0x1fe5db0_0 .alias "in3", 0 0, v0x1ff58d0_0;
v0x1fe5e50_0 .alias "in4", 0 0, v0x1ff59a0_0;
v0x1fe5f40_0 .alias "in5", 31 0, v0x1ff55b0_0;
v0x1fe5fe0_0 .alias "in6", 31 0, v0x1ff5630_0;
v0x1fe6080_0 .alias "in7", 4 0, v0x1ff5700_0;
v0x1fe6120_0 .var "out1", 0 0;
v0x1fe61a0_0 .var "out10", 31 0;
v0x1fe6250_0 .var "out11", 0 0;
v0x1fe6380_0 .var "out12", 0 0;
v0x1fe6430_0 .var "out2", 0 0;
v0x1fe62d0_0 .var "out3", 0 0;
v0x1fe65a0_0 .var "out4", 0 0;
v0x1fe64b0_0 .var "out5", 31 0;
v0x1fe6710_0 .var "out6", 31 0;
v0x1fe6840_0 .var "out7", 4 0;
S_0x1fe4910 .scope module, "memory_module" "memory" 2 175, 21 30, S_0x1f58db0;
 .timescale 0 0;
L_0x1ff7c40 .functor BUFZ 5, v0x1fe6840_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1ff7ca0 .functor BUFZ 5, v0x1fe6840_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1ff7d90 .functor BUFZ 32, v0x1fe64b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff7df0 .functor BUFZ 1, v0x1fe62d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ff7e50 .functor BUFZ 1, v0x1fe6120_0, C4<0>, C4<0>, C4<0>;
L_0x1ff7eb0 .functor BUFZ 1, v0x1fe6430_0, C4<0>, C4<0>, C4<0>;
L_0x1ff7f50 .functor BUFZ 32, v0x1fe61a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ff7fb0 .functor BUFZ 1, v0x1fe6120_0, C4<0>, C4<0>, C4<0>;
v0x1fe4e30_0 .alias "ALUOutM", 31 0, v0x1fee320_0;
v0x1fe4ed0_0 .alias "ALUOutW", 31 0, v0x1ff6080_0;
v0x1fe4f80_0 .var "ALUOut_forwarded", 31 0;
v0x1fe5000_0 .alias "MemToRegM", 0 0, v0x1ff50e0_0;
v0x1fe50b0_0 .alias "MemWriteM", 0 0, v0x1ff5460_0;
v0x1fe5160_0 .alias "MemtoRegM_out", 0 0, v0x1ff6100_0;
v0x1fe5220_0 .alias "RD", 31 0, v0x1ff6620_0;
v0x1fe52f0_0 .alias "RegWriteM", 0 0, v0x1ff54e0_0;
v0x1fe53c0_0 .alias "RegWriteW", 0 0, v0x1ff66a0_0;
v0x1fe5440_0 .alias "WriteDataM", 31 0, v0x1ff5380_0;
v0x1fe54f0_0 .alias "WriteRegM", 4 0, v0x1ff52b0_0;
v0x1fe5570_0 .alias "WriteRegM_out", 4 0, v0x1ff63b0_0;
v0x1fe5620_0 .alias "WriteRegM_out_hazard", 4 0, v0x1ff5160_0;
v0x1fe56d0_0 .alias "instruction", 31 0, v0x1ff5780_0;
v0x1fe57d0_0 .alias "instruction_out", 31 0, v0x1ff6480_0;
v0x1fe5880_0 .alias "syscall", 0 0, v0x1ff5800_0;
v0x1fe5750_0 .alias "syscall_out", 0 0, v0x1ff6550_0;
E_0x1fe3bd0 .event edge, v0x1fe46b0_0;
S_0x1fe4a20 .scope module, "my_data_memory" "data_memory" 21 50, 22 13, S_0x1fe4910;
 .timescale 0 0;
v0x1fe46b0_0 .alias "address", 31 0, v0x1fee320_0;
v0x1fe4b90 .array "data_mem", 2147483644 2147418112, 31 0;
v0x1fe4c10_0 .var/i "i", 31 0;
v0x1fe4cb0_0 .alias "mem_write", 0 0, v0x1ff5460_0;
v0x1fe4d30_0 .var "read_data", 31 0;
v0x1fe4db0_0 .alias "write_data", 31 0, v0x1ff5380_0;
E_0x1fe35f0 .event edge, v0x1fe46b0_0, v0x1fe4cb0_0;
S_0x1fe3cb0 .scope module, "reg_w_module" "reg_w" 2 182, 23 23, S_0x1f58db0;
 .timescale 0 0;
v0x1fe3dd0_0 .alias "clk", 0 0, v0x1ff1d10_0;
v0x1fe3e80_0 .alias "in2", 0 0, v0x1ff66a0_0;
v0x1fe3f00_0 .alias "in3", 0 0, v0x1ff6100_0;
v0x1fe3f80_0 .alias "in4", 31 0, v0x1ff6620_0;
v0x1fe4030_0 .alias "in5", 31 0, v0x1ff6080_0;
v0x1fe40b0_0 .alias "in6", 4 0, v0x1ff63b0_0;
v0x1fe4130_0 .alias "instruction_in", 31 0, v0x1ff6480_0;
v0x1fe41b0_0 .var "instruction_out", 31 0;
v0x1fe4280_0 .var "out2", 0 0;
v0x1fe4320_0 .var "out3", 0 0;
v0x1fe43a0_0 .var "out4", 31 0;
v0x1fe4470_0 .var "out5", 31 0;
v0x1fe45b0_0 .var "out6", 4 0;
v0x1fe4630_0 .var "out7", 0 0;
v0x1fe4730_0 .alias "syscall_in", 0 0, v0x1ff6550_0;
v0x1fe47b0_0 .var "syscall_out", 0 0;
E_0x1fe3da0 .event posedge, v0x1fe2650_0;
S_0x1fe2930 .scope module, "wb_module" "writeback" 2 189, 24 18, S_0x1f58db0;
 .timescale 0 0;
L_0x1ff8130 .functor BUFZ 5, v0x1fe45b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x1fe34d0_0 .alias "ALUOutW", 31 0, v0x1ff5be0_0;
v0x1fe3570_0 .alias "MemToRegW", 0 0, v0x1ff5c60_0;
v0x1fe3620_0 .alias "ReadDataW", 31 0, v0x1ff5ce0_0;
v0x1fe36d0_0 .alias "ResultW", 31 0, v0x1ff2c80_0;
v0x1fe37b0_0 .var "ResultW_forwarded", 31 0;
v0x1fe3830_0 .alias "WriteRegW", 4 0, v0x1ff5d60_0;
v0x1fe38f0_0 .alias "WriteRegW_out", 4 0, v0x1ff51e0_0;
v0x1fe3970_0 .var "WriteRegW_out_toRegisters", 4 0;
v0x1fe39f0_0 .alias "a0", 31 0, v0x1ff61d0_0;
v0x1fe3aa0_0 .alias "instruction_in", 31 0, v0x1ff62e0_0;
v0x1fe3b50_0 .alias "syscall_in", 0 0, v0x1ff5ef0_0;
v0x1fe3c00_0 .alias "v0", 31 0, v0x1ff5f70_0;
E_0x1fe1050 .event edge, v0x1fe3830_0, v0x1fe2da0_0;
S_0x1fe2e50 .scope module, "my_sys_call" "system_call" 24 33, 25 11, S_0x1fe2930;
 .timescale 0 0;
v0x1fe3000_0 .alias "a0", 31 0, v0x1ff61d0_0;
v0x1fe30c0_0 .var/i "clk_counter", 31 0;
v0x1fe3160_0 .alias "instruction", 31 0, v0x1ff62e0_0;
v0x1fe3200_0 .var/i "num_instructions", 31 0;
v0x1fe32b0_0 .alias "syscall_control", 0 0, v0x1ff5ef0_0;
v0x1fe3350_0 .var/real "time_var", 0 0;
v0x1fe3430_0 .alias "v0", 31 0, v0x1ff5f70_0;
E_0x1fe2f40 .event edge, v0x1fe3160_0;
E_0x1fe2fb0 .event posedge, v0x1fe32b0_0;
S_0x1fe2a20 .scope module, "my_mux" "mux" 24 34, 5 12, S_0x1fe2930;
 .timescale 0 0;
P_0x1fe11a8 .param/l "SIZE" 5 19, +C4<011111>;
v0x1fe2ba0_0 .alias "ctrl", 0 0, v0x1ff5c60_0;
v0x1fe2c60_0 .alias "input_one", 31 0, v0x1ff5ce0_0;
v0x1fe2d00_0 .alias "input_zero", 31 0, v0x1ff5be0_0;
v0x1fe2da0_0 .var "out", 31 0;
E_0x1fe2b50 .event edge, v0x1fe2ba0_0, v0x1fe2d00_0, v0x1fe2c60_0;
S_0x1f2e870 .scope module, "hazard_module" "hazard" 2 195, 26 32, S_0x1f58db0;
 .timescale 0 0;
L_0x1ff8190 .functor AND 1, v0x1fed4e0_0, v0x1fe9f50_0, C4<1>, C4<1>;
L_0x1ff47c0 .functor OR 1, L_0x1ff81f0, L_0x1ff8320, C4<0>, C4<0>;
L_0x1ff84e0 .functor AND 1, L_0x1ff8190, L_0x1ff47c0, C4<1>, C4<1>;
L_0x1ff8540 .functor AND 1, v0x1fed4e0_0, v0x1fe6250_0, C4<1>, C4<1>;
L_0x1ff8770 .functor OR 1, L_0x1ff85a0, L_0x1ff86d0, C4<0>, C4<0>;
L_0x1ff87d0 .functor AND 1, L_0x1ff8540, L_0x1ff8770, C4<1>, C4<1>;
L_0x1ff88d0 .functor OR 1, L_0x1ff84e0, L_0x1ff87d0, C4<0>, C4<0>;
L_0x1ff8be0 .functor OR 1, L_0x1ff89d0, L_0x1ff8a70, C4<0>, C4<0>;
L_0x1ff8ce0 .functor AND 1, L_0x1ff8be0, v0x1fe9ce0_0, C4<1>, C4<1>;
v0x1fcec80_0 .var "FlushE", 0 0;
v0x1fe0e90_0 .var "ForwardAD", 0 0;
v0x1fe0f30_0 .var "ForwardAE", 1 0;
v0x1fe0fd0_0 .var "ForwardBD", 0 0;
v0x1fe1080_0 .var "ForwardBE", 1 0;
v0x1fe1120_0 .var "ForwardMM", 0 0;
v0x1fe1200_0 .alias "MemToRegE", 0 0, v0x1ff48a0_0;
v0x1fe12a0_0 .alias "MemToRegM", 0 0, v0x1ff4920_0;
v0x1fe1390_0 .alias "RegWriteE", 0 0, v0x1ff49a0_0;
v0x1fe1430_0 .alias "RegWriteM", 0 0, v0x1ff4c40_0;
v0x1fe1530_0 .alias "RegWriteW", 0 0, v0x1ff4aa0_0;
v0x1fe15d0_0 .alias "RsD", 4 0, v0x1ff4b20_0;
v0x1fe16e0_0 .alias "RsE", 4 0, v0x1ff4e80_0;
v0x1fe1780_0 .net "RsM", 4 0, C4<zzzzz>; 0 drivers
v0x1fe18a0_0 .alias "RtD", 4 0, v0x1ff4f00_0;
v0x1fe1940_0 .alias "RtE", 4 0, v0x1ff4cc0_0;
v0x1fe1800_0 .var "StallD", 0 0;
v0x1fe1a90_0 .var "StallF", 0 0;
v0x1fe1bb0_0 .alias "WriteRegE", 4 0, v0x1ff4d90_0;
v0x1fe1c30_0 .alias "WriteRegM", 4 0, v0x1ff5160_0;
v0x1fe1b10_0 .alias "WriteRegW", 4 0, v0x1ff51e0_0;
v0x1fe1d60_0 .net *"_s0", 0 0, L_0x1ff8190; 1 drivers
v0x1fe1cb0_0 .net *"_s10", 0 0, L_0x1ff8540; 1 drivers
v0x1fe1ea0_0 .net *"_s12", 0 0, L_0x1ff85a0; 1 drivers
v0x1fe1e00_0 .net *"_s14", 0 0, L_0x1ff86d0; 1 drivers
v0x1fe1ff0_0 .net *"_s16", 0 0, L_0x1ff8770; 1 drivers
v0x1fe1f40_0 .net *"_s18", 0 0, L_0x1ff87d0; 1 drivers
v0x1fe2150_0 .net *"_s2", 0 0, L_0x1ff81f0; 1 drivers
v0x1fe2090_0 .net *"_s22", 0 0, L_0x1ff89d0; 1 drivers
v0x1fe22c0_0 .net *"_s24", 0 0, L_0x1ff8a70; 1 drivers
v0x1fe21d0_0 .net *"_s26", 0 0, L_0x1ff8be0; 1 drivers
v0x1fe2440_0 .net *"_s4", 0 0, L_0x1ff8320; 1 drivers
v0x1fe2340_0 .net *"_s6", 0 0, L_0x1ff47c0; 1 drivers
v0x1fe25d0_0 .net *"_s8", 0 0, L_0x1ff84e0; 1 drivers
v0x1fe24c0_0 .alias "branchD", 0 0, v0x1ff4fd0_0;
v0x1fe2770_0 .net "branchStall", 0 0, L_0x1ff88d0; 1 drivers
v0x1fe2650_0 .alias "clk", 0 0, v0x1ff1d10_0;
v0x1fe26f0_0 .net "lwStall", 0 0, L_0x1ff8ce0; 1 drivers
E_0x1fa3240/0 .event edge, v0x1fe16e0_0, v0x1fe1c30_0, v0x1fe1430_0, v0x1fe1b10_0;
E_0x1fa3240/1 .event edge, v0x1fe1530_0, v0x1fe1940_0, v0x1fe15d0_0, v0x1fe18a0_0;
E_0x1fa3240/2 .event edge, v0x1fe2770_0, v0x1fe26f0_0, v0x1fe1780_0;
E_0x1fa3240 .event/or E_0x1fa3240/0, E_0x1fa3240/1, E_0x1fa3240/2;
L_0x1ff81f0 .cmp/eq 5, v0x1fe8660_0, L_0x1ff7030;
L_0x1ff8320 .cmp/eq 5, v0x1fe8660_0, L_0x1ff7280;
L_0x1ff85a0 .cmp/eq 5, L_0x1ff7ca0, L_0x1ff7030;
L_0x1ff86d0 .cmp/eq 5, L_0x1ff7ca0, L_0x1ff7280;
L_0x1ff89d0 .cmp/eq 5, L_0x1ff7030, v0x1fe8a10_0;
L_0x1ff8a70 .cmp/eq 5, L_0x1ff7280, v0x1fe8a10_0;
    .scope S_0x1ff1920;
T_0 ;
    %movi 8, 4194336, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff1a10_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x1ff1920;
T_1 ;
    %wait E_0x1fed4b0;
    %load/v 8, v0x1ff1ac0_0, 32;
    %load/v 40, v0x1ff1b90_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff1a10_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1ff1460;
T_2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff1840_0, 0, 0;
    %end;
    .thread T_2;
    .scope S_0x1ff1460;
T_3 ;
    %wait E_0x1ff15d0;
    %load/v 8, v0x1ff1620_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_3.0, 8;
    %load/v 9, v0x1ff1790_0, 32;
    %jmp/1  T_3.2, 8;
T_3.0 ; End of true expr.
    %load/v 41, v0x1ff1710_0, 32;
    %jmp/0  T_3.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_3.2;
T_3.1 ;
    %mov 9, 41, 32; Return false value
T_3.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff1840_0, 0, 9;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1ff1020;
T_4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff13b0_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_0x1ff1020;
T_5 ;
    %wait E_0x1ff1190;
    %load/v 8, v0x1ff11c0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_5.0, 8;
    %load/v 9, v0x1ff1310_0, 32;
    %jmp/1  T_5.2, 8;
T_5.0 ; End of true expr.
    %load/v 41, v0x1ff1290_0, 32;
    %jmp/0  T_5.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.2;
T_5.1 ;
    %mov 9, 41, 32; Return false value
T_5.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff13b0_0, 0, 9;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1ff0c20;
T_6 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff0fa0_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_0x1ff0c20;
T_7 ;
    %wait E_0x1ff0d50;
    %load/v 8, v0x1ff0d80_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_7.0, 8;
    %load/v 9, v0x1ff0f20_0, 32;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %load/v 41, v0x1ff0e50_0, 32;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 41, 32; Return false value
T_7.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff0fa0_0, 0, 9;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1ff0930;
T_8 ;
    %movi 8, 4194336, 32;
    %set/v v0x1ff0ba0_0, 8, 32;
    %end;
    .thread T_8;
    .scope S_0x1ff0930;
T_9 ;
    %wait E_0x1fe3da0;
    %load/v 8, v0x1ff0aa0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x1ff0b20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff0ba0_0, 0, 8;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1ff0540;
T_10 ;
    %wait E_0x1fed4b0;
    %load/v 8, v0x1ff0630_0, 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff0730_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x1ff0630_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff0830_0, 0, 8;
    %load/v 40, v0x1ff0830_0, 32;
    %mov 72, 0, 1;
    %subi 40, 1048576, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0x1ff07b0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff0730_0, 0, 8;
T_10.1 ;
    %load/v 8, v0x1ff08b0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_10.2, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff0730_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1ff08b0_0, 0, 0;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1ff0540;
T_11 ;
    %movi 8, 1048576, 32;
    %set/v v0x1ff06b0_0, 8, 32;
T_11.0 ;
    %load/v 8, v0x1ff06b0_0, 32;
    %movi 40, 1052672, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_11.1, 5;
    %load/v 8, v0x1ff06b0_0, 32;
    %mov 40, 39, 1;
    %subi 8, 1048576, 33;
    %ix/get/s 3, 8, 33;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1ff07b0, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1ff06b0_0, 32;
    %set/v v0x1ff06b0_0, 8, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 7 44 "$readmemh", "add_test.v", v0x1ff07b0;
    %set/v v0x1ff08b0_0, 1, 1;
    %end;
    .thread T_11;
    .scope S_0x1ff0450;
T_12 ;
    %movi 8, 262146, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff2630_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x1ff0450;
T_13 ;
    %wait E_0x1febfb0;
    %load/v 8, v0x1ff26b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff2630_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1fefcf0;
T_14 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff0350_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff03d0_0, 0, 0;
    %end;
    .thread T_14;
    .scope S_0x1fefcf0;
T_15 ;
    %wait E_0x1fe3da0;
    %load/v 8, v0x1ff0150_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff0350_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff03d0_0, 0, 0;
T_15.0 ;
    %load/v 8, v0x1ff01d0_0, 1;
    %jmp/0xz  T_15.2, 8;
    %load/v 8, v0x1ff0250_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff0350_0, 0, 8;
    %load/v 8, v0x1ff02d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ff03d0_0, 0, 8;
T_15.2 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1fed290;
T_16 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1feda70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed700_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed630_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed4e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed8f0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fed380_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed970_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fedb90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fedc40_0, 0, 0;
    %end;
    .thread T_16;
    .scope S_0x1fed290;
T_17 ;
    %wait E_0x1feb450;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1feda70_0, 0, 8;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 2, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 3, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %jmp/0  T_17.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.2, 8;
T_17.0 ; End of true expr.
    %jmp/0  T_17.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.2;
T_17.1 ;
    %mov 9, 0, 1; Return false value
T_17.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed700_0, 0, 9;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 3, 6;
    %mov 8, 4, 1;
    %jmp/0  T_17.3, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.5, 8;
T_17.3 ; End of true expr.
    %jmp/0  T_17.4, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.5;
T_17.4 ;
    %mov 9, 0, 1; Return false value
T_17.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed630_0, 0, 9;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed780_0, 0, 8;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 4, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0  T_17.6, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.8, 8;
T_17.6 ; End of true expr.
    %jmp/0  T_17.7, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.8;
T_17.7 ;
    %mov 9, 0, 1; Return false value
T_17.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed4e0_0, 0, 9;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed800_0, 0, 8;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 35, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed8f0_0, 0, 8;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 43, 6;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed970_0, 0, 8;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 8, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fed430_0, 0, 8;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fedb90_0, 0, 8;
    %load/v 8, v0x1fed9f0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1fed5b0_0, 6;
    %cmpi/u 9, 12, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_17.9, 8;
    %mov 9, 1, 1;
    %jmp/1  T_17.11, 8;
T_17.9 ; End of true expr.
    %jmp/0  T_17.10, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_17.11;
T_17.10 ;
    %mov 9, 0, 1; Return false value
T_17.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fedc40_0, 0, 9;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1fed5b0_0, 6;
    %cmpi/u 9, 36, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.12, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fed380_0, 0, 0;
    %jmp T_17.13;
T_17.12 ;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1fed5b0_0, 6;
    %cmpi/u 9, 37, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 13, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.14, 8;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fed380_0, 0, 8;
    %jmp T_17.15;
T_17.14 ;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1fed5b0_0, 6;
    %cmpi/u 9, 32, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 8, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 9, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 35, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 43, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.16, 8;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fed380_0, 0, 8;
    %jmp T_17.17;
T_17.16 ;
    %load/v 8, v0x1fed9f0_0, 6;
    %cmpi/u 8, 0, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1fed5b0_0, 6;
    %cmpi/u 9, 34, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 4, 6;
    %or 8, 4, 1;
    %load/v 9, v0x1fed9f0_0, 6;
    %cmpi/u 9, 5, 6;
    %or 8, 4, 1;
    %jmp/0xz  T_17.18, 8;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fed380_0, 0, 8;
    %jmp T_17.19;
T_17.18 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fed380_0, 0, 1;
T_17.19 ;
T_17.17 ;
T_17.15 ;
T_17.13 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1fec290;
T_18 ;
    %set/v v0x1fec7d0_0, 0, 32;
    %set/v v0x1fec8a0_0, 0, 32;
    %set/v v0x1fec4f0_0, 0, 32;
    %set/v v0x1fed110_0, 0, 32;
    %set/v v0x1fec680_0, 0, 32;
T_18.0 ;
    %load/v 8, v0x1fec680_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_18.1, 5;
    %ix/getv/s 3, v0x1fec680_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1fecb00, 0, 32;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1fec680_0, 32;
    %set/v v0x1fec680_0, 8, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0x1fec290;
T_19 ;
    %wait E_0x1fec380;
    %delay 5, 0;
    %load/v 8, v0x1fec720_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v0x1fed190_0, 32;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1fecb00, 0, 8;
t_2 ;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x1fed090_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_19.2, 4;
    %load/v 8, v0x1fed190_0, 32;
    %ix/getv 3, v0x1fed210_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1fecb00, 0, 8;
t_3 ;
T_19.2 ;
T_19.1 ;
    %ix/getv 3, v0x1fec9b0_0;
    %load/av 8, v0x1fecb00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fec7d0_0, 0, 8;
    %ix/getv 3, v0x1feca30_0;
    %load/av 8, v0x1fecb00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fec8a0_0, 0, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1fecb00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fed110_0, 0, 8;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1fecb00, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fec4f0_0, 0, 8;
    %vpi_call 11 92 "$display", "t0 value: %d\011t1 value: %d\011a0 value: %d\011v0 value: %d\011\012", &A<v0x1fecb00, 8>, &A<v0x1fecb00, 9>, &A<v0x1fecb00, 4>, &A<v0x1fecb00, 2>;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1febfe0;
T_20 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fec1e0_0, 0, 0;
    %end;
    .thread T_20;
    .scope S_0x1febfe0;
T_21 ;
    %wait E_0x1fec0d0;
    %load/v 8, v0x1fec120_0, 16;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.0, 4;
    %load/x1p 56, v0x1fec120_0, 1;
    %jmp T_21.1;
T_21.0 ;
    %mov 56, 2, 1;
T_21.1 ;
    %mov 40, 56, 1; Move signal select into place
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 24, 40, 16;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fec1e0_0, 0, 8;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1febc70;
T_22 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1febdd0_0, 0, 0;
    %end;
    .thread T_22;
    .scope S_0x1febc70;
T_23 ;
    %wait E_0x1febd60;
    %load/v 8, v0x1febe90_0, 32;
    %load/v 40, v0x1febf30_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1febdd0_0, 0, 8;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1feb920;
T_24 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1feba80_0, 0, 0;
    %end;
    .thread T_24;
    .scope S_0x1feb920;
T_25 ;
    %wait E_0x1feba10;
    %load/v 8, v0x1febb50_0, 32;
    %load/v 40, v0x1febbd0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1feba80_0, 0, 8;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1feb560;
T_26 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1feb8a0_0, 0, 0;
    %end;
    .thread T_26;
    .scope S_0x1feb560;
T_27 ;
    %wait E_0x1feb6d0;
    %load/v 8, v0x1feb700_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_27.0, 8;
    %load/v 9, v0x1feb820_0, 32;
    %jmp/1  T_27.2, 8;
T_27.0 ; End of true expr.
    %load/v 41, v0x1feb780_0, 32;
    %jmp/0  T_27.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_27.2;
T_27.1 ;
    %mov 9, 41, 32; Return false value
T_27.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1feb8a0_0, 0, 9;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x1feb070;
T_28 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1feb480_0, 0, 0;
    %end;
    .thread T_28;
    .scope S_0x1feb070;
T_29 ;
    %wait E_0x1feb1e0;
    %load/v 8, v0x1feb210_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_29.0, 8;
    %load/v 9, v0x1feb3d0_0, 32;
    %jmp/1  T_29.2, 8;
T_29.0 ; End of true expr.
    %load/v 41, v0x1feb2c0_0, 32;
    %jmp/0  T_29.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_29.2;
T_29.1 ;
    %mov 9, 41, 32; Return false value
T_29.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1feb480_0, 0, 9;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x1feac40;
T_30 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1feaf90_0, 0, 0;
    %end;
    .thread T_30;
    .scope S_0x1feac40;
T_31 ;
    %wait E_0x1fe80b0;
    %load/v 8, v0x1feadb0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_31.0, 8;
    %load/v 9, v0x1feaee0_0, 32;
    %jmp/1  T_31.2, 8;
T_31.0 ; End of true expr.
    %load/v 41, v0x1feae60_0, 32;
    %jmp/0  T_31.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_31.2;
T_31.1 ;
    %mov 9, 41, 32; Return false value
T_31.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1feaf90_0, 0, 9;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1fea990;
T_32 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1feaac0_0, 0, 0;
    %end;
    .thread T_32;
    .scope S_0x1fea990;
T_33 ;
    %wait E_0x1fe73b0;
    %load/v 8, v0x1feab40_0, 32;
    %load/v 40, v0x1feabc0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1feaac0_0, 0, 8;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1fe9040;
T_34 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe98e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe9e90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fea0a0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fe9fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fea200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fea170_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fea3c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fea2d0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fea590_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe9af0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe9a60_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe9c60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe9d90_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe9e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe9ce0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe9f50_0, 0, 0;
    %end;
    .thread T_34;
    .scope S_0x1fe9040;
T_35 ;
    %wait E_0x1fe3da0;
    %load/v 8, v0x1fe91b0_0, 1;
    %jmp/0xz  T_35.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe98e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe9e90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fea0a0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fe9fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fea200_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fea170_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fea3c0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fea2d0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fea590_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe9af0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe9a60_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe9c60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe9d90_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe9e10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe9ce0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe9f50_0, 0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/v 8, v0x1fe9260_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe98e0_0, 0, 8;
    %load/v 8, v0x1fe95e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe9e90_0, 0, 8;
    %load/v 8, v0x1fe9660_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fea0a0_0, 0, 8;
    %load/v 8, v0x1fe96e0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1fe9fd0_0, 0, 8;
    %load/v 8, v0x1fe9760_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fea200_0, 0, 8;
    %load/v 8, v0x1fe97e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fea170_0, 0, 8;
    %load/v 8, v0x1fe9860_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fea3c0_0, 0, 8;
    %load/v 8, v0x1fe9960_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fea2d0_0, 0, 8;
    %load/v 8, v0x1fe99e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fea590_0, 0, 8;
    %load/v 8, v0x1fe92e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe9af0_0, 0, 8;
    %load/v 8, v0x1fe9390_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe9a60_0, 0, 8;
    %load/v 8, v0x1fe9410_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe9c60_0, 0, 8;
    %load/v 8, v0x1fe9490_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe9d90_0, 0, 8;
    %load/v 8, v0x1fe9510_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe9e10_0, 0, 8;
    %load/v 8, v0x1fe9660_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe9ce0_0, 0, 8;
    %load/v 8, v0x1fe95e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe9f50_0, 0, 8;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1fe7bc0;
T_36 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe7f60_0, 0, 0;
    %end;
    .thread T_36;
    .scope S_0x1fe7bc0;
T_37 ;
    %wait E_0x1fe7d30;
    %load/v 8, v0x1fe7d60_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_37.0, 8;
    %load/v 9, v0x1fe7ec0_0, 5;
    %jmp/1  T_37.2, 8;
T_37.0 ; End of true expr.
    %load/v 14, v0x1fe7e20_0, 5;
    %jmp/0  T_37.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_37.2;
T_37.1 ;
    %mov 9, 14, 5; Return false value
T_37.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe7f60_0, 0, 9;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1fe76a0;
T_38 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe7b40_0, 0, 0;
    %end;
    .thread T_38;
    .scope S_0x1fe76a0;
T_39 ;
    %wait E_0x1fe7810;
    %load/v 8, v0x1fe7870_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_39.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_39.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_39.2, 6;
    %jmp T_39.3;
T_39.0 ;
    %load/v 8, v0x1fe7920_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe7b40_0, 0, 8;
    %jmp T_39.3;
T_39.1 ;
    %load/v 8, v0x1fe79a0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe7b40_0, 0, 8;
    %jmp T_39.3;
T_39.2 ;
    %load/v 8, v0x1fe7a70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe7b40_0, 0, 8;
    %jmp T_39.3;
T_39.3 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x1fe7140;
T_40 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe75f0_0, 0, 0;
    %end;
    .thread T_40;
    .scope S_0x1fe7140;
T_41 ;
    %wait E_0x1fe72b0;
    %load/v 8, v0x1fe7310_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_41.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_41.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_41.2, 6;
    %jmp T_41.3;
T_41.0 ;
    %load/v 8, v0x1fe73e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe75f0_0, 0, 8;
    %jmp T_41.3;
T_41.1 ;
    %load/v 8, v0x1fe7460_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe75f0_0, 0, 8;
    %jmp T_41.3;
T_41.2 ;
    %load/v 8, v0x1fe7510_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe75f0_0, 0, 8;
    %jmp T_41.3;
T_41.3 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1fe6d00;
T_42 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe7060_0, 0, 0;
    %end;
    .thread T_42;
    .scope S_0x1fe6d00;
T_43 ;
    %wait E_0x1fe6e30;
    %load/v 8, v0x1fe6e60_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_43.0, 8;
    %load/v 9, v0x1fe6fc0_0, 32;
    %jmp/1  T_43.2, 8;
T_43.0 ; End of true expr.
    %load/v 41, v0x1fe6f20_0, 32;
    %jmp/0  T_43.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_43.2;
T_43.1 ;
    %mov 9, 41, 32; Return false value
T_43.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe7060_0, 0, 9;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1fe69b0;
T_44 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe6c20_0, 0, 0;
    %end;
    .thread T_44;
    .scope S_0x1fe69b0;
T_45 ;
    %wait E_0x1fe6670;
    %load/v 8, v0x1fe6aa0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_45.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_45.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_45.2, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_45.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_45.4, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe6c20_0, 0, 0;
    %jmp T_45.6;
T_45.0 ;
    %load/v 8, v0x1fe6b20_0, 32;
    %load/v 40, v0x1fe6ba0_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe6c20_0, 0, 8;
    %jmp T_45.6;
T_45.1 ;
    %load/v 8, v0x1fe6b20_0, 32;
    %load/v 40, v0x1fe6ba0_0, 32;
    %or 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe6c20_0, 0, 8;
    %jmp T_45.6;
T_45.2 ;
    %load/v 8, v0x1fe6b20_0, 32;
    %load/v 40, v0x1fe6ba0_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe6c20_0, 0, 8;
    %jmp T_45.6;
T_45.3 ;
    %load/v 8, v0x1fe6b20_0, 32;
    %load/v 40, v0x1fe6ba0_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe6c20_0, 0, 8;
    %jmp T_45.6;
T_45.4 ;
    %load/v 8, v0x1fe6b20_0, 32;
    %load/v 40, v0x1fe6ba0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_45.7, 8;
    %movi 9, 1, 32;
    %jmp/1  T_45.9, 8;
T_45.7 ; End of true expr.
    %jmp/0  T_45.8, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_45.9;
T_45.8 ;
    %mov 9, 0, 32; Return false value
T_45.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe6c20_0, 0, 9;
    %jmp T_45.6;
T_45.6 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1fe68c0;
T_46 ;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe8a10_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe8860_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe8da0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe8660_0, 0, 0;
    %end;
    .thread T_46;
    .scope S_0x1fe68c0;
T_47 ;
    %wait E_0x1fe3b20;
    %load/v 8, v0x1fe84c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe8d20_0, 0, 8;
    %load/v 8, v0x1fe8c80_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe8da0_0, 0, 8;
    %load/v 8, v0x1fe8c80_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe8660_0, 0, 8;
    %load/v 8, v0x1fe87e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe8860_0, 0, 8;
    %load/v 8, v0x1fe88e0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe8a10_0, 0, 8;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1fe59c0;
T_48 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe6120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe6430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe62d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe65a0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe64b0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe6710_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe6840_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe61a0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe6250_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe6380_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe5b30_0, 0, 0;
    %end;
    .thread T_48;
    .scope S_0x1fe59c0;
T_49 ;
    %wait E_0x1fe3da0;
    %load/v 8, v0x1fe5c30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe6120_0, 0, 8;
    %load/v 8, v0x1fe5d30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe6430_0, 0, 8;
    %load/v 8, v0x1fe5db0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe62d0_0, 0, 8;
    %load/v 8, v0x1fe5e50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe65a0_0, 0, 8;
    %load/v 8, v0x1fe5f40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe64b0_0, 0, 8;
    %load/v 8, v0x1fe5fe0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe6710_0, 0, 8;
    %load/v 8, v0x1fe6080_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe6840_0, 0, 8;
    %load/v 8, v0x1fe5cb0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe61a0_0, 0, 8;
    %load/v 8, v0x1fe5db0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe6250_0, 0, 8;
    %load/v 8, v0x1fe5d30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe6380_0, 0, 8;
    %load/v 8, v0x1fe5ab0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe5b30_0, 0, 8;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1fe4a20;
T_50 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe4d30_0, 0, 0;
    %movi 8, 2147418112, 32;
    %set/v v0x1fe4c10_0, 8, 32;
T_50.0 ;
    %load/v 8, v0x1fe4c10_0, 32;
    %movi 40, 2147483644, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_50.1, 5;
    %load/v 8, v0x1fe4c10_0, 32;
    %mov 40, 39, 1;
    %subi 8, 2147418112, 33;
    %ix/get/s 3, 8, 33;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1fe4b90, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1fe4c10_0, 32;
    %set/v v0x1fe4c10_0, 8, 32;
    %jmp T_50.0;
T_50.1 ;
    %end;
    .thread T_50;
    .scope S_0x1fe4a20;
T_51 ;
    %wait E_0x1fe35f0;
    %load/v 8, v0x1fe4cb0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_51.0, 4;
    %load/v 8, v0x1fe4db0_0, 32;
    %load/v 40, v0x1fe46b0_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %jmp/1 t_5, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1fe4b90, 0, 8;
t_5 ;
    %jmp T_51.1;
T_51.0 ;
    %load/v 40, v0x1fe46b0_0, 32;
    %mov 72, 0, 1;
    %subi 40, 2147418112, 33;
    %ix/get/s 3, 40, 33;
    %load/av 8, v0x1fe4b90, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe4d30_0, 0, 8;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1fe4910;
T_52 ;
    %wait E_0x1fe3bd0;
    %load/v 8, v0x1fe4e30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe4f80_0, 0, 8;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1fe4910;
T_53 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe4f80_0, 0, 0;
    %end;
    .thread T_53;
    .scope S_0x1fe3cb0;
T_54 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe4280_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe4320_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe43a0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe4470_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe45b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe4630_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe41b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe47b0_0, 0, 0;
    %end;
    .thread T_54;
    .scope S_0x1fe3cb0;
T_55 ;
    %wait E_0x1fe3da0;
    %load/v 8, v0x1fe3e80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe4280_0, 0, 8;
    %load/v 8, v0x1fe3f00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe4320_0, 0, 8;
    %load/v 8, v0x1fe3f80_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe43a0_0, 0, 8;
    %load/v 8, v0x1fe4030_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe4470_0, 0, 8;
    %load/v 8, v0x1fe40b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe45b0_0, 0, 8;
    %load/v 8, v0x1fe3e80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe4630_0, 0, 8;
    %load/v 8, v0x1fe4130_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe41b0_0, 0, 8;
    %load/v 8, v0x1fe4730_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe47b0_0, 0, 8;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1fe2e50;
T_56 ;
    %set/v v0x1fe30c0_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x1fe2e50;
T_57 ;
    %set/v v0x1fe3200_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_0x1fe2e50;
T_58 ;
    %loadi/wr 4, 0, 4065; load=0.00000
    %set/wr v0x1fe3350_0, 4;
    %end;
    .thread T_58;
    .scope S_0x1fe2e50;
T_59 ;
    %vpi_call 25 22 "$timeformat", 4'sb1101, 3'sb010, "ms", 5'sb01010;
    %vpi_func/r 25 23 "$realtime", 4;
    %set/wr v0x1fe3350_0, 4;
    %end;
    .thread T_59;
    .scope S_0x1fe2e50;
T_60 ;
    %wait E_0x1fe2fb0;
    %load/v 8, v0x1fe30c0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x1fe30c0_0, 8, 32;
    %load/v 8, v0x1fe3160_0, 6; Only need 6 of 32 bits
; Save base=8 wid=6 in lookaside.
    %cmpi/u 8, 12, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1fe32b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_60.0, 8;
    %vpi_call 25 30 "$display", "SYSCALL CALLED";
    %load/v 8, v0x1fe3430_0, 32;
    %cmpi/u 8, 1, 32;
    %jmp/1 T_60.2, 6;
    %cmpi/u 8, 10, 32;
    %jmp/1 T_60.3, 6;
    %vpi_call 25 44 "$display", "DEFAULT CASE IN SYSTEM_CALL";
    %jmp T_60.5;
T_60.2 ;
    %vpi_call 25 33 "$display", "a0 is: %d", v0x1fe3000_0;
    %jmp T_60.5;
T_60.3 ;
    %vpi_call 25 35 "$finish";
    %jmp T_60.5;
T_60.5 ;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x1fe2e50;
T_61 ;
    %wait E_0x1fe2f40;
    %load/v 8, v0x1fe3200_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x1fe3200_0, 8, 32;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1fe2a20;
T_62 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe2da0_0, 0, 0;
    %end;
    .thread T_62;
    .scope S_0x1fe2a20;
T_63 ;
    %wait E_0x1fe2b50;
    %load/v 8, v0x1fe2ba0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %jmp/0  T_63.0, 8;
    %load/v 9, v0x1fe2d00_0, 32;
    %jmp/1  T_63.2, 8;
T_63.0 ; End of true expr.
    %load/v 41, v0x1fe2c60_0, 32;
    %jmp/0  T_63.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_63.2;
T_63.1 ;
    %mov 9, 41, 32; Return false value
T_63.2 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe2da0_0, 0, 9;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x1fe2930;
T_64 ;
    %wait E_0x1fe1050;
    %load/v 8, v0x1fe3830_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe3970_0, 0, 8;
    %load/v 8, v0x1fe36d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe37b0_0, 0, 8;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x1fe2930;
T_65 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1fe37b0_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1fe3970_0, 0, 0;
    %end;
    .thread T_65;
    .scope S_0x1f2e870;
T_66 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe1a90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe1800_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe0e90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe0fd0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fe1080_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fe0f30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fcec80_0, 0, 0;
    %end;
    .thread T_66;
    .scope S_0x1f2e870;
T_67 ;
    %wait E_0x1fa3240;
    %load/v 8, v0x1fe16e0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1fe16e0_0, 5;
    %load/v 14, v0x1fe1c30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1fe1430_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_67.0, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fe0f30_0, 0, 8;
    %jmp T_67.1;
T_67.0 ;
    %load/v 8, v0x1fe16e0_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1fe16e0_0, 5;
    %load/v 14, v0x1fe1b10_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1fe1530_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_67.2, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fe0f30_0, 0, 8;
    %jmp T_67.3;
T_67.2 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fe0f30_0, 0, 0;
T_67.3 ;
T_67.1 ;
    %load/v 8, v0x1fe1940_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1fe1940_0, 5;
    %load/v 14, v0x1fe1c30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1fe1430_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_67.4, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fe1080_0, 0, 8;
    %jmp T_67.5;
T_67.4 ;
    %load/v 8, v0x1fe1940_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1fe1940_0, 5;
    %load/v 14, v0x1fe1b10_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1fe1530_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_67.6, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fe1080_0, 0, 8;
    %jmp T_67.7;
T_67.6 ;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1fe1080_0, 0, 0;
T_67.7 ;
T_67.5 ;
    %load/v 8, v0x1fe15d0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1fe15d0_0, 5;
    %load/v 14, v0x1fe1c30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1fe1430_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe0e90_0, 0, 8;
    %load/v 8, v0x1fe18a0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 0, 6;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1fe18a0_0, 5;
    %load/v 14, v0x1fe1c30_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1fe1430_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe0fd0_0, 0, 8;
    %load/v 8, v0x1fe2770_0, 1;
    %load/v 9, v0x1fe26f0_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe1a90_0, 0, 8;
    %load/v 8, v0x1fe2770_0, 1;
    %load/v 9, v0x1fe26f0_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe1800_0, 0, 8;
    %load/v 8, v0x1fe2770_0, 1;
    %load/v 9, v0x1fe26f0_0, 1;
    %or 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fcec80_0, 0, 8;
    %load/v 8, v0x1fe1780_0, 5;
    %cmpi/u 8, 0, 5;
    %inv 4, 1;
    %mov 8, 4, 1;
    %load/v 9, v0x1fe1780_0, 5;
    %load/v 14, v0x1fe1b10_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1fe1530_0, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1fe1120_0, 0, 8;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x1f58db0;
T_68 ;
    %set/v v0x1ff25b0_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_0x1f58db0;
T_69 ;
    %delay 10, 0;
    %load/v 8, v0x1ff25b0_0, 1;
    %inv 8, 1;
    %set/v v0x1ff25b0_0, 8, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0x1f58db0;
T_70 ;
    %vpi_call 2 219 "$dumpfile", "pipeline_overview.vcd";
    %vpi_call 2 220 "$dumpvars", 1'sb0, S_0x1f58db0;
    %end;
    .thread T_70;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "pipeline_overview.v";
    "src/fetch.v";
    "src/adder_four.v";
    "src/mux.v";
    "src/reg_f.v";
    "src/instruction_memory.v";
    "src/reg_d.v";
    "src/decode.v";
    "src/control.v";
    "src/registers.v";
    "src/sign_extend.v";
    "src/adder.v";
    "src/equals.v";
    "src/and_gate.v";
    "src/reg_e.v";
    "src/execute.v";
    "src/mux3.v";
    "src/alu.v";
    "src/reg_m.v";
    "src/memory.v";
    "src/data_memory.v";
    "src/reg_w.v";
    "src/writeback.v";
    "src/system_call.v";
    "src/hazard.v";
