{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 11:31:04 2009 " "Info: Processing started: Wed Sep 30 11:31:04 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Ver2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lab3 " "Warning: Ignored assignments for entity \"Lab3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Info: Found entity 1: Lab3" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StudentDesign.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file StudentDesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StudentDesign " "Info: Found entity 1: StudentDesign" {  } { { "StudentDesign.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/StudentDesign.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file abs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs " "Info: Found entity 1: abs" {  } { { "abs.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/abs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fact.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fact.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fact " "Info: Found entity 1: fact" {  } { { "fact.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/fact.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file edgeDetector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Info: Found entity 1: edgeDetector" {  } { { "edgeDetector.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/edgeDetector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factSTM.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file factSTM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 factSTM " "Info: Found entity 1: factSTM" {  } { { "factSTM.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/factSTM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_aComp_envShape.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file wb_aComp_envShape.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShape " "Info: Found entity 1: wb_aComp_envShape" {  } { { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexTo7segOne.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wb_hexTo7segOne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Info: Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Info: Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexTo7segAll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wb_hexTo7segAll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Info: Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Info: Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Info: Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "" "Warning: Not all bits are used" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -184 472 640 -168 "KEY\[0\]" "" } { 1000 480 648 1016 "KEY\[3\]" "" } } } }  } 0 0 "Not all bits are used" 0 0 "" 0 0}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "" "Warning: Not all bits are used" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 928 1592 1768 944 "LEDR\[7..0\]" "" } { 952 1592 1768 968 "LEDR\[15..8\]" "" } { 976 1592 1768 992 "LEDR\[17\]" "" } } } }  } 0 0 "Not all bits are used" 0 0 "" 0 0}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "" "Warning: Not all bits are used" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 928 480 648 944 "SW\[7..0\]" "" } { 952 480 648 968 "SW\[15..8\]" "" } { 976 480 648 992 "SW\[17\]" "" } } } }  } 0 0 "Not all bits are used" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_NiosProcessor.vhd 26 13 " "Warning: Using design file wb_NiosProcessor.vhd, which is not specified as a design file for the current project, but contains definitions for 26 design units and 13 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_reg_pio_s1_arbitrator-europa " "Info: Found design unit 1: A_reg_pio_s1_arbitrator-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 B_reg_pio_s1_arbitrator-europa " "Info: Found design unit 2: B_reg_pio_s1_arbitrator-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 294 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 character_lcd_avalon_lcd_slave_arbitrator-europa " "Info: Found design unit 3: character_lcd_avalon_lcd_slave_arbitrator-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 535 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 wb_NiosProcessor_reset_clk_domain_synch_module-europa " "Info: Found design unit 4: wb_NiosProcessor_reset_clk_domain_synch_module-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 766 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_jtag_debug_module_arbitrator-europa " "Info: Found design unit 5: cpu_jtag_debug_module_arbitrator-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 861 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_data_master_arbitrator-europa " "Info: Found design unit 6: cpu_data_master_arbitrator-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1297 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_instruction_master_arbitrator-europa " "Info: Found design unit 7: cpu_instruction_master_arbitrator-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1402 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Info: Found design unit 8: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1603 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 onchip_mem_s1_arbitrator-europa " "Info: Found design unit 9: onchip_mem_s1_arbitrator-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1870 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ps2_keyboard_avalon_PS2_slave_arbitrator-europa " "Info: Found design unit 10: ps2_keyboard_avalon_PS2_slave_arbitrator-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 2297 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 sys_clk_timer_s1_arbitrator-europa " "Info: Found design unit 11: sys_clk_timer_s1_arbitrator-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 2573 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 sysid_control_slave_arbitrator-europa " "Info: Found design unit 12: sysid_control_slave_arbitrator-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 2810 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 wb_NiosProcessor-europa " "Info: Found design unit 13: wb_NiosProcessor-europa" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3043 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 A_reg_pio_s1_arbitrator " "Info: Found entity 1: A_reg_pio_s1_arbitrator" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 B_reg_pio_s1_arbitrator " "Info: Found entity 2: B_reg_pio_s1_arbitrator" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 268 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 character_lcd_avalon_lcd_slave_arbitrator " "Info: Found entity 3: character_lcd_avalon_lcd_slave_arbitrator" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 505 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 wb_NiosProcessor_reset_clk_domain_synch_module " "Info: Found entity 4: wb_NiosProcessor_reset_clk_domain_synch_module" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 753 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 cpu_jtag_debug_module_arbitrator " "Info: Found entity 5: cpu_jtag_debug_module_arbitrator" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 818 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 cpu_data_master_arbitrator " "Info: Found entity 6: cpu_data_master_arbitrator" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1219 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 cpu_instruction_master_arbitrator " "Info: Found entity 7: cpu_instruction_master_arbitrator" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1372 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "8 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 8: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1566 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "9 onchip_mem_s1_arbitrator " "Info: Found entity 9: onchip_mem_s1_arbitrator" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1832 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "10 ps2_keyboard_avalon_PS2_slave_arbitrator " "Info: Found entity 10: ps2_keyboard_avalon_PS2_slave_arbitrator" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 2262 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "11 sys_clk_timer_s1_arbitrator " "Info: Found entity 11: sys_clk_timer_s1_arbitrator" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 2543 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "12 sysid_control_slave_arbitrator " "Info: Found entity 12: sysid_control_slave_arbitrator" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 2788 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "13 wb_NiosProcessor " "Info: Found entity 13: wb_NiosProcessor" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3016 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_NiosProcessor wb_NiosProcessor:inst " "Info: Elaborating entity \"wb_NiosProcessor\" for hierarchy \"wb_NiosProcessor:inst\"" {  } { { "Lab3.bdf" "inst" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_reg_pio_s1_arbitrator wb_NiosProcessor:inst\|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1 " "Info: Elaborating entity \"A_reg_pio_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|A_reg_pio_s1_arbitrator:the_A_reg_pio_s1\"" {  } { { "wb_NiosProcessor.vhd" "the_A_reg_pio_s1" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3778 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "A_reg_pio.vhd 2 1 " "Warning: Using design file A_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_reg_pio-europa " "Info: Found design unit 1: A_reg_pio-europa" {  } { { "A_reg_pio.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/A_reg_pio.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 A_reg_pio " "Info: Found entity 1: A_reg_pio" {  } { { "A_reg_pio.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/A_reg_pio.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_reg_pio wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio " "Info: Elaborating entity \"A_reg_pio\" for hierarchy \"wb_NiosProcessor:inst\|A_reg_pio:the_A_reg_pio\"" {  } { { "wb_NiosProcessor.vhd" "the_A_reg_pio" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3801 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_reg_pio_s1_arbitrator wb_NiosProcessor:inst\|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1 " "Info: Elaborating entity \"B_reg_pio_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|B_reg_pio_s1_arbitrator:the_B_reg_pio_s1\"" {  } { { "wb_NiosProcessor.vhd" "the_B_reg_pio_s1" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3814 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "B_reg_pio.vhd 2 1 " "Warning: Using design file B_reg_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_reg_pio-europa " "Info: Found design unit 1: B_reg_pio-europa" {  } { { "B_reg_pio.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/B_reg_pio.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 B_reg_pio " "Info: Found entity 1: B_reg_pio" {  } { { "B_reg_pio.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/B_reg_pio.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_reg_pio wb_NiosProcessor:inst\|B_reg_pio:the_B_reg_pio " "Info: Elaborating entity \"B_reg_pio\" for hierarchy \"wb_NiosProcessor:inst\|B_reg_pio:the_B_reg_pio\"" {  } { { "wb_NiosProcessor.vhd" "the_B_reg_pio" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3837 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_lcd_avalon_lcd_slave_arbitrator wb_NiosProcessor:inst\|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave " "Info: Elaborating entity \"character_lcd_avalon_lcd_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd_avalon_lcd_slave_arbitrator:the_character_lcd_avalon_lcd_slave\"" {  } { { "wb_NiosProcessor.vhd" "the_character_lcd_avalon_lcd_slave" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3850 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_NiosProcessor_reset_clk_domain_synch_module wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch " "Info: Elaborating entity \"wb_NiosProcessor_reset_clk_domain_synch_module\" for hierarchy \"wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch\"" {  } { { "wb_NiosProcessor.vhd" "wb_NiosProcessor_reset_clk_domain_synch" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3879 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "character_lcd.v 1 1 " "Warning: Using design file character_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 character_lcd " "Info: Found entity 1: character_lcd" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character_lcd wb_NiosProcessor:inst\|character_lcd:the_character_lcd " "Info: Elaborating entity \"character_lcd\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\"" {  } { { "wb_NiosProcessor.vhd" "the_character_lcd" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3892 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Altera_UP_Character_LCD_Communication.v 1 1 " "Warning: Using design file Altera_UP_Character_LCD_Communication.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Character_LCD_Communication " "Info: Found entity 1: Altera_UP_Character_LCD_Communication" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Character_LCD_Communication wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm " "Info: Elaborating entity \"Altera_UP_Character_LCD_Communication\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\"" {  } { { "character_lcd.v" "Char_LCD_Comm" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 384 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Altera_UP_Character_LCD_Initialization.v 1 1 " "Warning: Using design file Altera_UP_Character_LCD_Initialization.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Character_LCD_Initialization " "Info: Found entity 1: Altera_UP_Character_LCD_Initialization" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Character_LCD_Initialization wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init " "Info: Elaborating entity \"Altera_UP_Character_LCD_Initialization\" for hierarchy \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\"" {  } { { "character_lcd.v" "Char_LCD_Init" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 402 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info: Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "wb_NiosProcessor.vhd" "the_cpu_jtag_debug_module" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3913 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Info: Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "wb_NiosProcessor.vhd" "the_cpu_data_master" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3953 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator wb_NiosProcessor:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info: Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "wb_NiosProcessor.vhd" "the_cpu_instruction_master" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4028 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 52 26 " "Info: Found 52 design units, including 26 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_ic_data_module-europa " "Info: Found design unit 1: cpu_ic_data_module-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_ic_tag_module-europa " "Info: Found design unit 2: cpu_ic_tag_module-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 151 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_register_bank_a_module-europa " "Info: Found design unit 3: cpu_register_bank_a_module-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 253 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_register_bank_b_module-europa " "Info: Found design unit 4: cpu_register_bank_b_module-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 355 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_nios2_oci_debug-europa " "Info: Found design unit 5: cpu_nios2_oci_debug-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 461 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 6: cpu_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 575 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_nios2_ocimem-europa " "Info: Found design unit 7: cpu_nios2_ocimem-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 713 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_nios2_avalon_reg-europa " "Info: Found design unit 8: cpu_nios2_avalon_reg-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 874 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_nios2_oci_break-europa " "Info: Found design unit 9: cpu_nios2_oci_break-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 990 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_nios2_oci_xbrk-europa " "Info: Found design unit 10: cpu_nios2_oci_xbrk-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1462 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_nios2_oci_match_paired-europa " "Info: Found design unit 11: cpu_nios2_oci_match_paired-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1659 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_nios2_oci_match_single-europa " "Info: Found design unit 12: cpu_nios2_oci_match_single-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1698 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_nios2_oci_dbrk-europa " "Info: Found design unit 13: cpu_nios2_oci_dbrk-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1764 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_nios2_oci_itrace-europa " "Info: Found design unit 14: cpu_nios2_oci_itrace-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2017 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_nios2_oci_td_mode-europa " "Info: Found design unit 15: cpu_nios2_oci_td_mode-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2227 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_nios2_oci_dtrace-europa " "Info: Found design unit 16: cpu_nios2_oci_dtrace-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2312 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_nios2_oci_compute_tm_count-europa " "Info: Found design unit 17: cpu_nios2_oci_compute_tm_count-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2410 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_nios2_oci_fifowp_inc-europa " "Info: Found design unit 18: cpu_nios2_oci_fifowp_inc-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2488 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_nios2_oci_fifocount_inc-europa " "Info: Found design unit 19: cpu_nios2_oci_fifocount_inc-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2537 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_nios2_oci_fifo-europa " "Info: Found design unit 20: cpu_nios2_oci_fifo-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2594 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_nios2_oci_pib-europa " "Info: Found design unit 21: cpu_nios2_oci_pib-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3039 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_traceram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 22: cpu_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3127 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu_nios2_oci_im-europa " "Info: Found design unit 23: cpu_nios2_oci_im-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3262 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 cpu_nios2_performance_monitors-europa " "Info: Found design unit 24: cpu_nios2_performance_monitors-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3405 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 cpu_nios2_oci-europa " "Info: Found design unit 25: cpu_nios2_oci-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3479 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 cpu-europa " "Info: Found design unit 26: cpu-europa" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4337 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Info: Found entity 1: cpu_ic_data_module" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Info: Found entity 2: cpu_ic_tag_module" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 132 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 cpu_register_bank_a_module " "Info: Found entity 3: cpu_register_bank_a_module" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 234 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_b_module " "Info: Found entity 4: cpu_register_bank_b_module" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 336 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_oci_debug " "Info: Found entity 5: cpu_nios2_oci_debug" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 432 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 6: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 550 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_ocimem " "Info: Found entity 7: cpu_nios2_ocimem" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 688 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_avalon_reg " "Info: Found entity 8: cpu_nios2_avalon_reg" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 849 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_break " "Info: Found entity 9: cpu_nios2_oci_break" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 942 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_xbrk " "Info: Found entity 10: cpu_nios2_oci_xbrk" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1431 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_match_paired " "Info: Found entity 11: cpu_nios2_oci_match_paired" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1643 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_match_single " "Info: Found entity 12: cpu_nios2_oci_match_single" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1683 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_dbrk " "Info: Found entity 13: cpu_nios2_oci_dbrk" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1722 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_itrace " "Info: Found entity 14: cpu_nios2_oci_itrace" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1974 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_td_mode " "Info: Found entity 15: cpu_nios2_oci_td_mode" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2216 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_dtrace " "Info: Found entity 16: cpu_nios2_oci_dtrace" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2292 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_compute_tm_count " "Info: Found entity 17: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2397 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_fifowp_inc " "Info: Found entity 18: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2475 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_fifocount_inc " "Info: Found entity 19: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2523 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_fifo " "Info: Found entity 20: cpu_nios2_oci_fifo" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2574 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_pib " "Info: Found entity 21: cpu_nios2_oci_pib" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3024 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "22 cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 22: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_im " "Info: Found entity 23: cpu_nios2_oci_im" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3236 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "24 cpu_nios2_performance_monitors " "Info: Found entity 24: cpu_nios2_performance_monitors" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3401 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "25 cpu_nios2_oci " "Info: Found entity 25: cpu_nios2_oci" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3426 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "26 cpu " "Info: Found entity 26: cpu" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4301 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu wb_NiosProcessor:inst\|cpu:the_cpu " "Info: Elaborating entity \"cpu\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\"" {  } { { "wb_NiosProcessor.vhd" "the_cpu" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.vhd 2 1 " "Warning: Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_bench-europa " "Info: Found design unit 1: cpu_test_bench-europa" {  } { { "cpu_test_bench.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_test_bench.vhd" 80 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info: Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_test_bench.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info: Elaborating entity \"cpu_test_bench\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.vhd" "the_cpu_test_bench" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 5697 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Info: Elaborating entity \"cpu_ic_data_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.vhd" "cpu_ic_data" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 6579 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9d1 " "Info: Found entity 1: altsyncram_c9d1" {  } { { "db/altsyncram_c9d1.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_c9d1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9d1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated " "Info: Elaborating entity \"altsyncram_c9d1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Info: Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.vhd" "cpu_ic_tag" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 6651 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 184 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Info: Parameter \"numwords_b\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Info: Parameter \"width_a\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Info: Parameter \"width_b\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Info: Parameter \"widthad_b\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 184 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0uf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0uf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0uf1 " "Info: Found entity 1: altsyncram_0uf1" {  } { { "db/altsyncram_0uf1.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_0uf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0uf1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0uf1:auto_generated " "Info: Elaborating entity \"altsyncram_0uf1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0uf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info: Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.vhd" "cpu_register_bank_a" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 286 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 286 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 286 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3nf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3nf1 " "Info: Found entity 1: altsyncram_3nf1" {  } { { "db/altsyncram_3nf1.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_3nf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3nf1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3nf1:auto_generated " "Info: Elaborating entity \"altsyncram_3nf1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_3nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info: Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.vhd" "cpu_register_bank_b" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7264 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 388 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 388 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 388 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4nf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4nf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4nf1 " "Info: Found entity 1: altsyncram_4nf1" {  } { { "db/altsyncram_4nf1.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_4nf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4nf1 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4nf1:auto_generated " "Info: Elaborating entity \"altsyncram_4nf1\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_4nf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info: Elaborating entity \"cpu_nios2_oci\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info: Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_debug" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3937 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info: Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.vhd" "the_cpu_nios2_ocimem" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3963 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_ociram_lpm_dram_bdp_component" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 800 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 624 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 624 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 624 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t072.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t072 " "Info: Found entity 1: altsyncram_t072" {  } { { "db/altsyncram_t072.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_t072.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t072 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated " "Info: Elaborating entity \"altsyncram_t072\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info: Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.vhd" "the_cpu_nios2_avalon_reg" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3985 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info: Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_break" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4007 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_xbrk" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4052 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dbrk" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4080 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_paired wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired " "Info: Elaborating entity \"cpu_nios2_oci_match_paired\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_paired" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1830 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_single wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single " "Info: Elaborating entity \"cpu_nios2_oci_match_single\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_single" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1843 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info: Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_itrace" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dtrace" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.vhd" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2342 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info: Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_fifo" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.vhd" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2722 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2733 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 2743 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info: Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_pib" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info: Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_im" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_traceram_lpm_dram_bdp_component" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Info: Parameter \"init_file\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Info: Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Info: Elaborating entity \"altsyncram_e502\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_wrapper-europa " "Info: Found design unit 1: cpu_jtag_debug_module_wrapper-europa" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_wrapper.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_wrapper.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.vhd" "the_cpu_jtag_debug_module_wrapper" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4231 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_jtag_debug_module_wrapper.vhd(306) " "Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_wrapper.vhd" 306 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_tck-europa " "Info: Found design unit 1: cpu_jtag_debug_module_tck-europa" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_tck.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Info: Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_tck.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_tck" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_wrapper.vhd" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_sysclk-europa " "Info: Found design unit 1: cpu_jtag_debug_module_sysclk-europa" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_sysclk.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_sysclk.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_sysclk" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_wrapper.vhd" 233 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "cpu_jtag_debug_module_phy" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 1 " "Info: Parameter \"sld_instance_index\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_wrapper.vhd" 300 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator wb_NiosProcessor:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "wb_NiosProcessor.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4088 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.vhd 14 7 " "Warning: Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Info: Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 237 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Info: Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 310 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Info: Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 449 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 835 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Info: Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 952 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Info: Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 1098 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 221 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 292 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 430 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 819 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 933 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 1075 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\"" {  } { { "wb_NiosProcessor.vhd" "the_jtag_uart" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 1200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Info: Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Info: Elaborating entity \"scfifo_1n21\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Info: Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Info: Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/user/Lab3_2009_v4test/Lab3/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/user/Lab3_2009_v4test/Lab3/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Info: Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_rj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Info: Elaborating entity \"cntr_rj7\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/user/Lab3_2009_v4test/Lab3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Info: Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/dpram_5h21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Info: Elaborating entity \"dpram_5h21\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/user/Lab3_2009_v4test/Lab3/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Info: Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_9tl1\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/user/Lab3_2009_v4test/Lab3/db/dpram_5h21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Info: Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_fjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Info: Elaborating entity \"cntr_fjb\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/user/Lab3_2009_v4test/Lab3/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 1215 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 1353 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 1353 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 1 " "Info: Parameter \"INSTANCE_ID\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 1353 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem_s1_arbitrator wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1 " "Info: Elaborating entity \"onchip_mem_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\"" {  } { { "wb_NiosProcessor.vhd" "the_onchip_mem_s1" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_mem.vhd 2 1 " "Warning: Using design file onchip_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip_mem-europa " "Info: Found design unit 1: onchip_mem-europa" {  } { { "onchip_mem.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/onchip_mem.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 onchip_mem " "Info: Found entity 1: onchip_mem" {  } { { "onchip_mem.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/onchip_mem.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem " "Info: Elaborating entity \"onchip_mem\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\"" {  } { { "wb_NiosProcessor.vhd" "the_onchip_mem" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.vhd" "the_altsyncram" { Text "D:/user/Lab3_2009_v4test/Lab3/onchip_mem.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/onchip_mem.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Info: Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Info: Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Info: Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Info: Parameter \"widthad_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "onchip_mem.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/onchip_mem.vhd" 140 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_olb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_olb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_olb1 " "Info: Found entity 1: altsyncram_olb1" {  } { { "db/altsyncram_olb1.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_olb1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_olb1 wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_olb1:auto_generated " "Info: Elaborating entity \"altsyncram_olb1\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_olb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Info: Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/decode_3oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3oa wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_olb1:auto_generated\|decode_3oa:decode3 " "Info: Elaborating entity \"decode_3oa\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_olb1:auto_generated\|decode_3oa:decode3\"" {  } { { "db/altsyncram_olb1.tdf" "decode3" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_olb1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Info: Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_0kb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_olb1:auto_generated\|mux_0kb:mux2 " "Info: Elaborating entity \"mux_0kb\" for hierarchy \"wb_NiosProcessor:inst\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_olb1:auto_generated\|mux_0kb:mux2\"" {  } { { "db/altsyncram_olb1.tdf" "mux2" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_olb1.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_avalon_PS2_slave_arbitrator wb_NiosProcessor:inst\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave " "Info: Elaborating entity \"ps2_keyboard_avalon_PS2_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave\"" {  } { { "wb_NiosProcessor.vhd" "the_ps2_keyboard_avalon_PS2_slave" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.vhd 2 1 " "Warning: Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-europa " "Info: Found design unit 1: ps2_keyboard-europa" {  } { { "ps2_keyboard.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/ps2_keyboard.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Info: Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/ps2_keyboard.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard " "Info: Elaborating entity \"ps2_keyboard\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\"" {  } { { "wb_NiosProcessor.vhd" "the_ps2_keyboard" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4221 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Altera_UP_Avalon_PS2.v 1 1 " "Warning: Using design file Altera_UP_Avalon_PS2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Avalon_PS2 " "Info: Found entity 1: Altera_UP_Avalon_PS2" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Avalon_PS2 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2 " "Info: Elaborating entity \"Altera_UP_Avalon_PS2\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\"" {  } { { "ps2_keyboard.vhd" "the_Altera_UP_Avalon_PS2" { Text "D:/user/Lab3_2009_v4test/Lab3/ps2_keyboard.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Altera_UP_PS2.v 1 1 " "Warning: Using design file Altera_UP_PS2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2 " "Info: Found entity 1: Altera_UP_PS2" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port " "Info: Elaborating entity \"Altera_UP_PS2\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\"" {  } { { "Altera_UP_Avalon_PS2.v" "PS2_Serial_Port" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Altera_UP_PS2_Data_In.v 1 1 " "Warning: Using design file Altera_UP_PS2_Data_In.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info: Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In " "Info: Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "Altera_UP_PS2.v" "PS2_Data_In" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Altera_UP_PS2_Command_Out.v 1 1 " "Warning: Using design file Altera_UP_PS2_Command_Out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Info: Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Info: Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "Altera_UP_PS2.v" "PS2_Command_Out" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Info: Elaborating entity \"scfifo\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\"" {  } { { "Altera_UP_Avalon_PS2.v" "Incoming_Data_FIFO" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Info: Elaborated megafunction instantiation \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 205 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Info: Instantiated megafunction \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Info: Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Info: Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 205 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tr31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_tr31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tr31 " "Info: Found entity 1: scfifo_tr31" {  } { { "db/scfifo_tr31.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/scfifo_tr31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tr31 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated " "Info: Elaborating entity \"scfifo_tr31\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gj31 " "Info: Found entity 1: a_dpfifo_gj31" {  } { { "db/a_dpfifo_gj31.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/a_dpfifo_gj31.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gj31 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo " "Info: Elaborating entity \"a_dpfifo_gj31\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\"" {  } { { "db/scfifo_tr31.tdf" "dpfifo" { Text "D:/user/Lab3_2009_v4test/Lab3/db/scfifo_tr31.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqd1 " "Info: Found entity 1: altsyncram_rqd1" {  } { { "db/altsyncram_rqd1.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_rqd1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqd1 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram " "Info: Elaborating entity \"altsyncram_rqd1\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\"" {  } { { "db/a_dpfifo_gj31.tdf" "FIFOram" { Text "D:/user/Lab3_2009_v4test/Lab3/db/a_dpfifo_gj31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mbj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mbj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mbj1 " "Info: Found entity 1: altsyncram_mbj1" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_mbj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mbj1 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1 " "Info: Elaborating entity \"altsyncram_mbj1\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\"" {  } { { "db/altsyncram_rqd1.tdf" "altsyncram1" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_rqd1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Info: Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_e5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_e5b:rd_ptr_msb " "Info: Elaborating entity \"cntr_e5b\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_e5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gj31.tdf" "rd_ptr_msb" { Text "D:/user/Lab3_2009_v4test/Lab3/db/a_dpfifo_gj31.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r57 " "Info: Found entity 1: cntr_r57" {  } { { "db/cntr_r57.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_r57.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r57 wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter " "Info: Elaborating entity \"cntr_r57\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\"" {  } { { "db/a_dpfifo_gj31.tdf" "usedw_counter" { Text "D:/user/Lab3_2009_v4test/Lab3/db/a_dpfifo_gj31.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5b " "Info: Found entity 1: cntr_f5b" {  } { { "db/cntr_f5b.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_f5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5b wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr " "Info: Elaborating entity \"cntr_f5b\" for hierarchy \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\"" {  } { { "db/a_dpfifo_gj31.tdf" "wr_ptr" { Text "D:/user/Lab3_2009_v4test/Lab3/db/a_dpfifo_gj31.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_arbitrator wb_NiosProcessor:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1 " "Info: Elaborating entity \"sys_clk_timer_s1_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\"" {  } { { "wb_NiosProcessor.vhd" "the_sys_clk_timer_s1" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4240 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "sys_clk_timer.vhd 2 1 " "Warning: Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_clk_timer-europa " "Info: Found design unit 1: sys_clk_timer-europa" {  } { { "sys_clk_timer.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/sys_clk_timer.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_timer " "Info: Found entity 1: sys_clk_timer" {  } { { "sys_clk_timer.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/sys_clk_timer.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer wb_NiosProcessor:inst\|sys_clk_timer:the_sys_clk_timer " "Info: Elaborating entity \"sys_clk_timer\" for hierarchy \"wb_NiosProcessor:inst\|sys_clk_timer:the_sys_clk_timer\"" {  } { { "wb_NiosProcessor.vhd" "the_sys_clk_timer" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator wb_NiosProcessor:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"wb_NiosProcessor:inst\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "wb_NiosProcessor.vhd" "the_sysid_control_slave" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4281 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.vhd 2 1 " "Warning: Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sysid-europa " "Info: Found design unit 1: sysid-europa" {  } { { "sysid.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/sysid.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/sysid.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid wb_NiosProcessor:inst\|sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"wb_NiosProcessor:inst\|sysid:the_sysid\"" {  } { { "wb_NiosProcessor.vhd" "the_sysid" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_clkGenerator.bdf 1 1 " "Warning: Using design file wb_clkGenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_clkGenerator " "Info: Found entity 1: wb_clkGenerator" {  } { { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_clkGenerator wb_clkGenerator:inst4 " "Info: Elaborating entity \"wb_clkGenerator\" for hierarchy \"wb_clkGenerator:inst4\"" {  } { { "Lab3.bdf" "inst4" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -224 688 1008 -128 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_clkGeneratorPLL.vhd 2 1 " "Warning: Using design file wb_clkGeneratorPLL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_clkgeneratorpll-SYN " "Info: Found design unit 1: wb_clkgeneratorpll-SYN" {  } { { "wb_clkGeneratorPLL.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_clkGeneratorPLL.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_clkGeneratorPLL " "Info: Found entity 1: wb_clkGeneratorPLL" {  } { { "wb_clkGeneratorPLL.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_clkGeneratorPLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_clkGeneratorPLL wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1 " "Info: Elaborating entity \"wb_clkGeneratorPLL\" for hierarchy \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\"" {  } { { "wb_clkGenerator.bdf" "inst1" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 136 1752 2056 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\"" {  } { { "wb_clkGeneratorPLL.vhd" "altpll_component" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_clkGeneratorPLL.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\"" {  } { { "wb_clkGeneratorPLL.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_clkGeneratorPLL.vhd" 140 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component " "Info: Instantiated megafunction \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500000 " "Info: Parameter \"clk0_divide_by\" = \"500000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 112829 " "Info: Parameter \"clk0_multiply_by\" = \"112829\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_counter 50000 " "Info: Parameter \"gate_lock_counter\" = \"50000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal YES " "Info: Parameter \"gate_lock_signal\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=wb_clkGeneratorPLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=wb_clkGeneratorPLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_clkGeneratorPLL.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_clkGeneratorPLL.vhd" 140 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_oneShotDownCounter.vhd 2 1 " "Warning: Using design file wb_block_oneShotDownCounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_oneShotDownCounter-behavior " "Info: Found design unit 1: wb_block_oneShotDownCounter-behavior" {  } { { "wb_block_oneShotDownCounter.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_oneShotDownCounter.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_oneShotDownCounter " "Info: Found entity 1: wb_block_oneShotDownCounter" {  } { { "wb_block_oneShotDownCounter.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_oneShotDownCounter.vhd" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_oneShotDownCounter wb_clkGenerator:inst4\|wb_block_oneShotDownCounter:inst2 " "Info: Elaborating entity \"wb_block_oneShotDownCounter\" for hierarchy \"wb_clkGenerator:inst4\|wb_block_oneShotDownCounter:inst2\"" {  } { { "wb_clkGenerator.bdf" "inst2" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 168 2440 2592 296 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_AdvInterface.bdf 1 1 " "Warning: Using design file wb_audio_AdvInterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_AdvInterface " "Info: Found entity 1: wb_audio_AdvInterface" {  } { { "wb_audio_AdvInterface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_AdvInterface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_AdvInterface wb_audio_AdvInterface:inst5 " "Info: Elaborating entity \"wb_audio_AdvInterface\" for hierarchy \"wb_audio_AdvInterface:inst5\"" {  } { { "Lab3.bdf" "inst5" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -224 1128 1424 296 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_BasicInterface.bdf 1 1 " "Warning: Using design file wb_audio_BasicInterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_BasicInterface " "Info: Found entity 1: wb_audio_BasicInterface" {  } { { "wb_audio_BasicInterface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_BasicInterface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_BasicInterface wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7 " "Info: Elaborating entity \"wb_audio_BasicInterface\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\"" {  } { { "wb_audio_AdvInterface.bdf" "inst7" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_AdvInterface.bdf" { { 288 1280 1648 680 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audioStream_Interface.bdf 1 1 " "Warning: Using design file wb_audioStream_Interface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_Interface " "Info: Found entity 1: wb_audioStream_Interface" {  } { { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_Interface wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2 " "Info: Elaborating entity \"wb_audioStream_Interface\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\"" {  } { { "wb_audio_BasicInterface.bdf" "inst2" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_BasicInterface.bdf" { { 432 800 1144 592 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_serDes.vhd 2 1 " "Warning: Using design file wb_block_serDes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_serDes-behavior " "Info: Found design unit 1: wb_block_serDes-behavior" {  } { { "wb_block_serDes.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_serDes.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_serDes " "Info: Found entity 1: wb_block_serDes" {  } { { "wb_block_serDes.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_serDes.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_serDes wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_serDes:inst9 " "Info: Elaborating entity \"wb_block_serDes\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_serDes:inst9\"" {  } { { "wb_audioStream_Interface.bdf" "inst9" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -392 1216 1424 -232 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_oneShotDownCounter wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10 " "Info: Elaborating entity \"wb_block_oneShotDownCounter\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\"" {  } { { "wb_audioStream_Interface.bdf" "inst10" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -168 1216 1368 -40 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_constantToBusBinary.vhd 2 1 " "Warning: Using design file wb_block_constantToBusBinary.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_constantToBusBinary-behavior " "Info: Found design unit 1: wb_block_constantToBusBinary-behavior" {  } { { "wb_block_constantToBusBinary.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_constantToBusBinary.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_constantToBusBinary " "Info: Found entity 1: wb_block_constantToBusBinary" {  } { { "wb_block_constantToBusBinary.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_constantToBusBinary.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_constantToBusBinary:inst " "Info: Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_constantToBusBinary:inst\"" {  } { { "wb_audioStream_Interface.bdf" "inst" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -104 936 1064 -40 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audioStream_stereoToMono.bdf 1 1 " "Warning: Using design file wb_audioStream_stereoToMono.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_stereoToMono " "Info: Found entity 1: wb_audioStream_stereoToMono" {  } { { "wb_audioStream_stereoToMono.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_stereoToMono.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_stereoToMono wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4 " "Info: Elaborating entity \"wb_audioStream_stereoToMono\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\"" {  } { { "wb_audioStream_Interface.bdf" "inst4" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -320 1656 1888 -224 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audioStream_channelAdder.vhd 2 1 " "Warning: Using design file wb_audioStream_channelAdder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audiostream_channeladder-SYN " "Info: Found design unit 1: wb_audiostream_channeladder-SYN" {  } { { "wb_audioStream_channelAdder.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_channelAdder.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_channelAdder " "Info: Found entity 1: wb_audioStream_channelAdder" {  } { { "wb_audioStream_channelAdder.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_channelAdder.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_channelAdder wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1 " "Info: Elaborating entity \"wb_audioStream_channelAdder\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\"" {  } { { "wb_audioStream_stereoToMono.bdf" "inst1" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_stereoToMono.bdf" { { 296 752 944 392 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_audioStream_channelAdder.vhd" "lpm_add_sub_component" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_channelAdder.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_audioStream_channelAdder.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_channelAdder.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO,CBX_MODULE_PREFIX=wb_audioStream_channelAdder\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Info: Parameter \"lpm_width\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_audioStream_channelAdder.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_channelAdder.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/wb_audioStream_channelAdder_add_sub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/wb_audioStream_channelAdder_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioStream_channelAdder_add_sub " "Info: Found entity 1: wb_audioStream_channelAdder_add_sub" {  } { { "db/wb_audioStream_channelAdder_add_sub.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/wb_audioStream_channelAdder_add_sub.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioStream_channelAdder_add_sub wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\|wb_audioStream_channelAdder_add_sub:auto_generated " "Info: Elaborating entity \"wb_audioStream_channelAdder_add_sub\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_audioStream_stereoToMono:inst4\|wb_audioStream_channelAdder:inst1\|lpm_add_sub:lpm_add_sub_component\|wb_audioStream_channelAdder_add_sub:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audioCFG_CFGctrl.bdf 1 1 " "Warning: Using design file wb_audioCFG_CFGctrl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrl " "Info: Found entity 1: wb_audioCFG_CFGctrl" {  } { { "wb_audioCFG_CFGctrl.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrl wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1 " "Info: Elaborating entity \"wb_audioCFG_CFGctrl\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\"" {  } { { "wb_audio_BasicInterface.bdf" "inst1" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_BasicInterface.bdf" { { 216 800 1104 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audioCFG_CFGctrlUpdateSM.vhd 2 1 " "Warning: Using design file wb_audioCFG_CFGctrlUpdateSM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_CFGctrlUpdateSM-behavior " "Info: Found design unit 1: wb_audioCFG_CFGctrlUpdateSM-behavior" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrlUpdateSM " "Info: Found entity 1: wb_audioCFG_CFGctrlUpdateSM" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrlUpdateSM wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25 " "Info: Elaborating entity \"wb_audioCFG_CFGctrlUpdateSM\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\"" {  } { { "wb_audioCFG_CFGctrl.bdf" "inst25" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrl.bdf" { { -328 -528 -264 -168 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audioCFG_twoWireMaster.vhd 2 1 " "Warning: Using design file wb_audioCFG_twoWireMaster.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_twoWireMaster-behavior " "Info: Found design unit 1: wb_audioCFG_twoWireMaster-behavior" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 134 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_twoWireMaster " "Info: Found entity 1: wb_audioCFG_twoWireMaster" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 101 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_twoWireMaster wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8 " "Info: Elaborating entity \"wb_audioCFG_twoWireMaster\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\"" {  } { { "wb_audioCFG_CFGctrl.bdf" "inst8" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrl.bdf" { { -64 1472 1656 64 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_serDes wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes " "Info: Elaborating entity \"wb_block_serDes\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "comp_serDes" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 658 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\"" {  } { { "wb_audioCFG_CFGctrl.bdf" "inst" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrl.bdf" { { -24 1224 1336 64 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\"" {  } { { "wb_audioCFG_CFGctrl.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrl.bdf" { { -24 1224 1336 64 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst " "Info: Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_audioCFG_CFGctrl.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrl.bdf" { { -24 1224 1336 64 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "wb_audioCFG_CFGctrl.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrl.bdf" { { -24 1224 1336 64 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\"" {  } { { "wb_audioCFG_CFGctrl.bdf" "inst3" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\"" {  } { { "wb_audioCFG_CFGctrl.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3 " "Info: Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_audioCFG_CFGctrl.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrl.bdf" { { -16 728 840 72 "inst3" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audioCFG_CFGctrlRegisterBank.vhd 2 1 " "Warning: Using design file wb_audioCFG_CFGctrlRegisterBank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_CFGctrlRegisterBank-behavior " "Info: Found design unit 1: wb_audioCFG_CFGctrlRegisterBank-behavior" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_CFGctrlRegisterBank " "Info: Found entity 1: wb_audioCFG_CFGctrlRegisterBank" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_CFGctrlRegisterBank wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26 " "Info: Elaborating entity \"wb_audioCFG_CFGctrlRegisterBank\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\"" {  } { { "wb_audioCFG_CFGctrl.bdf" "inst26" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrl.bdf" { { -24 -32 312 136 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "wb_audioCFG_CFGctrlRegisterBank.vhd(45) " "Warning (10296): VHDL warning at wb_audioCFG_CFGctrlRegisterBank.vhd(45): ignored assignment of value to null range" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 45 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_block_constantToBusBinary:inst24 " "Info: Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_block_constantToBusBinary:inst24\"" {  } { { "wb_audioCFG_CFGctrl.bdf" "inst24" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrl.bdf" { { -88 1000 1128 -24 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audioCFG_autoConfigOnReset.vhd 2 1 " "Warning: Using design file wb_audioCFG_autoConfigOnReset.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_autoConfigOnReset-behavior " "Info: Found design unit 1: wb_audioCFG_autoConfigOnReset-behavior" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoConfigOnReset " "Info: Found entity 1: wb_audioCFG_autoConfigOnReset" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoConfigOnReset wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst " "Info: Elaborating entity \"wb_audioCFG_autoConfigOnReset\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\"" {  } { { "wb_audio_AdvInterface.bdf" "inst" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_AdvInterface.bdf" { { 112 888 1080 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audioCFG_autoUpdate.bdf 1 1 " "Warning: Using design file wb_audioCFG_autoUpdate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoUpdate " "Info: Found entity 1: wb_audioCFG_autoUpdate" {  } { { "wb_audioCFG_autoUpdate.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoUpdate wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8 " "Info: Elaborating entity \"wb_audioCFG_autoUpdate\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\"" {  } { { "wb_audio_AdvInterface.bdf" "inst8" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_AdvInterface.bdf" { { 512 744 1064 736 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audioCFG_autoUpdateSM.vhd 2 1 " "Warning: Using design file wb_audioCFG_autoUpdateSM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_audioCFG_autoUpdateSM-behavior " "Info: Found design unit 1: wb_audioCFG_autoUpdateSM-behavior" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_audioCFG_autoUpdateSM " "Info: Found entity 1: wb_audioCFG_autoUpdateSM" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audioCFG_autoUpdateSM wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27 " "Info: Elaborating entity \"wb_audioCFG_autoUpdateSM\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst27" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 1888 1792 2040 2016 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_busEqual.bdf 1 1 " "Warning: Using design file wb_block_busEqual.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_busEqual " "Info: Found entity 1: wb_block_busEqual" {  } { { "wb_block_busEqual.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_block_busEqual.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busEqual wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busEqual:inst25 " "Info: Elaborating entity \"wb_block_busEqual\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busEqual:inst25\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst25" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 1616 1424 1576 1696 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_2-1mux.bdf 1 1 " "Warning: Using design file wb_block_2-1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_2-1mux " "Info: Found entity 1: wb_block_2-1mux" {  } { { "wb_block_2-1mux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_block_2-1mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_2-1mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_2-1mux:inst14 " "Info: Elaborating entity \"wb_block_2-1mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_2-1mux:inst14\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst14" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 392 2496 2592 488 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_busMux_8-1.bdf 1 1 " "Warning: Using design file wb_block_busMux_8-1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_block_busMux_8-1 " "Info: Found entity 1: wb_block_busMux_8-1" {  } { { "wb_block_busMux_8-1.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_block_busMux_8-1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busMux_8-1 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13 " "Info: Elaborating entity \"wb_block_busMux_8-1\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst13" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 736 2272 2536 928 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\"" {  } { { "wb_block_busMux_8-1.bdf" "inst6" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_block_busMux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\"" {  } { { "wb_block_busMux_8-1.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_block_busMux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Info: Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Info: Parameter \"WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_block_busMux_8-1.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_block_busMux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6 " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "wb_block_busMux_8-1.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_block_busMux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_omc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_omc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_omc " "Info: Found entity 1: mux_omc" {  } { { "db/mux_omc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_omc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_omc wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_omc:auto_generated " "Info: Elaborating entity \"mux_omc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst13\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_omc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst1 " "Info: Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst1\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst1" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 528 1744 1872 592 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst2 " "Info: Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst2\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst2" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 592 1744 1872 656 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst3 " "Info: Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst3\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst3" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 656 1744 1872 720 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst5 " "Info: Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst5\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst5" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 720 1744 1872 784 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst6 " "Info: Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst6\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst6" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 784 1744 1872 848 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_busMux_8-1 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12 " "Info: Elaborating entity \"wb_block_busMux_8-1\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst12" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 1104 2272 2536 1296 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\"" {  } { { "wb_block_busMux_8-1.bdf" "inst6" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_block_busMux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\"" {  } { { "wb_block_busMux_8-1.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_block_busMux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Info: Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Info: Parameter \"WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_block_busMux_8-1.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_block_busMux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6 " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "wb_block_busMux_8-1.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_block_busMux_8-1.bdf" { { 392 936 1048 480 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tmc " "Info: Found entity 1: mux_tmc" {  } { { "db/mux_tmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_tmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tmc wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_tmc:auto_generated " "Info: Elaborating entity \"mux_tmc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_busMux_8-1:inst12\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_tmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst19" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Info: Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Info: Parameter \"WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_audioCFG_autoUpdate.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19 " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "wb_audioCFG_autoUpdate.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 1160 1656 1768 1248 "inst19" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_pmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pmc " "Info: Found entity 1: mux_pmc" {  } { { "db/mux_pmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_pmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pmc wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\|mux_pmc:auto_generated " "Info: Elaborating entity \"mux_pmc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|BUSMUX:inst19\|lpm_mux:\$00000\|mux_pmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst9 " "Info: Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst9\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst9" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 1160 1440 1568 1224 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst10 " "Info: Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst10\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst10" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 1240 1440 1568 1304 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_constantToBusBinary wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst11 " "Info: Elaborating entity \"wb_block_constantToBusBinary\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_block_constantToBusBinary:inst11\"" {  } { { "wb_audioCFG_autoUpdate.bdf" "inst11" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdate.bdf" { { 1632 1936 2064 1696 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_audio_bypassMux.bdf 1 1 " "Warning: Using design file wb_audio_bypassMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_audio_bypassMux " "Info: Found entity 1: wb_audio_bypassMux" {  } { { "wb_audio_bypassMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_bypassMux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_audio_bypassMux wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4 " "Info: Elaborating entity \"wb_audio_bypassMux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\"" {  } { { "wb_audio_AdvInterface.bdf" "inst4" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_AdvInterface.bdf" { { 824 808 1064 984 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\"" {  } { { "wb_audio_bypassMux.bdf" "inst10" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_bypassMux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\"" {  } { { "wb_audio_bypassMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_bypassMux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Info: Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Info: Parameter \"WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_audio_bypassMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_bypassMux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10 " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "wb_audio_bypassMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_bypassMux.bdf" { { 136 272 384 224 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lmc " "Info: Found entity 1: mux_lmc" {  } { { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lmc wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated " "Info: Elaborating entity \"mux_lmc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\"" {  } { { "wb_audio_bypassMux.bdf" "inst9" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_bypassMux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\"" {  } { { "wb_audio_bypassMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_bypassMux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Info: Instantiated megafunction \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Info: Parameter \"WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_audio_bypassMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_bypassMux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000 wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9 " "Info: Elaborated megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\", which is child of megafunction instantiation \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "wb_audio_bypassMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audio_bypassMux.bdf" { { 256 264 376 344 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Info: Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_boc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_boc wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_boc:auto_generated " "Info: Elaborating entity \"mux_boc\" for hierarchy \"wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|BUSMUX:inst9\|lpm_mux:\$00000\|mux_boc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StudentDesign StudentDesign:inst1 " "Info: Elaborating entity \"StudentDesign\" for hierarchy \"StudentDesign:inst1\"" {  } { { "Lab3.bdf" "inst1" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 968 1176 808 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "RESULT_B\[15..0\] " "Warning: Pin \"RESULT_B\[15..0\]\" is missing source" {  } { { "StudentDesign.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/StudentDesign.bdf" { { 264 936 1112 280 "RESULT_B\[15..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "STATUS\[7..0\] " "Warning: Pin \"STATUS\[7..0\]\" is missing source" {  } { { "StudentDesign.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/StudentDesign.bdf" { { 288 936 1112 304 "STATUS\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "B " "Warning: Pin \"B\" not connected" {  } { { "StudentDesign.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/StudentDesign.bdf" { { 240 88 256 256 "B\[15..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "D " "Warning: Pin \"D\" not connected" {  } { { "StudentDesign.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/StudentDesign.bdf" { { 216 88 256 232 "D\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fact StudentDesign:inst1\|fact:inst5 " "Info: Elaborating entity \"fact\" for hierarchy \"StudentDesign:inst1\|fact:inst5\"" {  } { { "StudentDesign.bdf" "inst5" { Schematic "D:/user/Lab3_2009_v4test/Lab3/StudentDesign.bdf" { { 64 624 864 224 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "ENFACT " "Warning: Pin \"ENFACT\" not connected" {  } { { "fact.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/fact.bdf" { { 472 200 368 488 "ENFACT" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "factSTM StudentDesign:inst1\|fact:inst5\|factSTM:inst1 " "Info: Elaborating entity \"factSTM\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|factSTM:inst1\"" {  } { { "fact.bdf" "inst1" { Schematic "D:/user/Lab3_2009_v4test/Lab3/fact.bdf" { { 312 800 1000 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_factorFinder.bdf 1 1 " "Warning: Using design file wb_aComp_factorFinder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factorFinder " "Info: Found entity 1: wb_aComp_factorFinder" {  } { { "wb_aComp_factorFinder.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorFinder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factorFinder StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6 " "Info: Elaborating entity \"wb_aComp_factorFinder\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\"" {  } { { "fact.bdf" "inst6" { Schematic "D:/user/Lab3_2009_v4test/Lab3/fact.bdf" { { 136 808 1016 248 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_factCount.vhd 2 1 " "Warning: Using design file wb_aComp_factCount.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factcount-SYN " "Info: Found design unit 1: wb_acomp_factcount-SYN" {  } { { "wb_aComp_factCount.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factCount.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factCount " "Info: Found entity 1: wb_aComp_factCount" {  } { { "wb_aComp_factCount.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factCount.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factCount StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7 " "Info: Elaborating entity \"wb_aComp_factCount\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\"" {  } { { "wb_aComp_factorFinder.bdf" "inst7" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorFinder.bdf" { { 272 -368 -224 400 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "wb_aComp_factCount.vhd" "lpm_counter_component" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factCount.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\"" {  } { { "wb_aComp_factCount.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factCount.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_aComp_factCount.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factCount.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3dj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3dj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3dj " "Info: Found entity 1: cntr_3dj" {  } { { "db/cntr_3dj.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_3dj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3dj StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\|cntr_3dj:auto_generated " "Info: Elaborating entity \"cntr_3dj\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCount:inst7\|lpm_counter:lpm_counter_component\|cntr_3dj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_binSearchReg.bdf 1 1 " "Warning: Using design file wb_aComp_binSearchReg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_binSearchReg " "Info: Found entity 1: wb_aComp_binSearchReg" {  } { { "wb_aComp_binSearchReg.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_binSearchReg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_binSearchReg StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2 " "Info: Elaborating entity \"wb_aComp_binSearchReg\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\"" {  } { { "wb_aComp_factorFinder.bdf" "inst2" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorFinder.bdf" { { 208 208 408 368 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_block_decoder.vhd 2 1 " "Warning: Using design file wb_block_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_block_decoder-behavior " "Info: Found design unit 1: wb_block_decoder-behavior" {  } { { "wb_block_decoder.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_decoder.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_block_decoder " "Info: Found entity 1: wb_block_decoder" {  } { { "wb_block_decoder.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_decoder.vhd" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_block_decoder StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\|wb_block_decoder:inst2 " "Info: Elaborating entity \"wb_block_decoder\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_binSearchReg:inst2\|wb_block_decoder:inst2\"" {  } { { "wb_aComp_binSearchReg.bdf" "inst2" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_binSearchReg.bdf" { { 352 320 520 448 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_factCompare.vhd 2 1 " "Warning: Using design file wb_aComp_factCompare.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factcompare-SYN " "Info: Found design unit 1: wb_acomp_factcompare-SYN" {  } { { "wb_aComp_factCompare.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factCompare.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factCompare " "Info: Found entity 1: wb_aComp_factCompare" {  } { { "wb_aComp_factCompare.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factCompare.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factCompare StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1 " "Info: Elaborating entity \"wb_aComp_factCompare\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\"" {  } { { "wb_aComp_factorFinder.bdf" "inst1" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorFinder.bdf" { { 232 920 1072 328 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "wb_aComp_factCompare.vhd" "lpm_compare_component" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factCompare.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "wb_aComp_factCompare.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factCompare.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_aComp_factCompare.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factCompare.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dcj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_dcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dcj " "Info: Found entity 1: cmpr_dcj" {  } { { "db/cmpr_dcj.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cmpr_dcj.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dcj StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\|cmpr_dcj:auto_generated " "Info: Elaborating entity \"cmpr_dcj\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factCompare:inst1\|lpm_compare:lpm_compare_component\|cmpr_dcj:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_factorMult.vhd 2 1 " "Warning: Using design file wb_aComp_factorMult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_factormult-SYN " "Info: Found design unit 1: wb_acomp_factormult-SYN" {  } { { "wb_aComp_factorMult.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorMult.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_factorMult " "Info: Found entity 1: wb_aComp_factorMult" {  } { { "wb_aComp_factorMult.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorMult.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_factorMult StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst " "Info: Elaborating entity \"wb_aComp_factorMult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\"" {  } { { "wb_aComp_factorFinder.bdf" "inst" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorFinder.bdf" { { 224 736 904 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "wb_aComp_factorMult.vhd" "lpm_mult_component" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorMult.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "wb_aComp_factorMult.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorMult.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Info: Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Info: Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Info: Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_aComp_factorMult.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorMult.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6bn.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_6bn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6bn " "Info: Found entity 1: mult_6bn" {  } { { "db/mult_6bn.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mult_6bn.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6bn StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\|mult_6bn:auto_generated " "Info: Elaborating entity \"mult_6bn\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|wb_aComp_factorMult:inst\|lpm_mult:lpm_mult_component\|mult_6bn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShape StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8 " "Info: Elaborating entity \"wb_aComp_envShape\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\"" {  } { { "fact.bdf" "inst8" { Schematic "D:/user/Lab3_2009_v4test/Lab3/fact.bdf" { { 136 456 720 264 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "2-1-mux.bdf 1 1 " "Warning: Using design file 2-1-mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-1-mux " "Info: Found entity 1: 2-1-mux" {  } { { "2-1-mux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/2-1-mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-1-mux StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|2-1-mux:inst9 " "Info: Elaborating entity \"2-1-mux\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|2-1-mux:inst9\"" {  } { { "wb_aComp_envShape.bdf" "inst9" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 456 1320 1624 552 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_envComp.vhd 2 1 " "Warning: Using design file wb_aComp_envComp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envcomp-SYN " "Info: Found design unit 1: wb_acomp_envcomp-SYN" {  } { { "wb_aComp_envComp.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envComp.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envComp " "Info: Found entity 1: wb_aComp_envComp" {  } { { "wb_aComp_envComp.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envComp.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envComp StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst " "Info: Elaborating entity \"wb_aComp_envComp\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\"" {  } { { "wb_aComp_envShape.bdf" "inst" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 328 1424 1552 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\"" {  } { { "wb_aComp_envComp.vhd" "lpm_compare_component" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envComp.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\"" {  } { { "wb_aComp_envComp.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envComp.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Info: Parameter \"lpm_width\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_aComp_envComp.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envComp.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0jg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0jg " "Info: Found entity 1: cmpr_0jg" {  } { { "db/cmpr_0jg.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cmpr_0jg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0jg StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\|cmpr_0jg:auto_generated " "Info: Elaborating entity \"cmpr_0jg\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\|cmpr_0jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_valueReducer.bdf 1 1 " "Warning: Using design file wb_aComp_valueReducer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_valueReducer " "Info: Found entity 1: wb_aComp_valueReducer" {  } { { "wb_aComp_valueReducer.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_valueReducer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_valueReducer StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1 " "Info: Elaborating entity \"wb_aComp_valueReducer\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\"" {  } { { "wb_aComp_envShape.bdf" "inst1" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 344 1024 1256 424 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "wb_aComp_valueReducer.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_valueReducer.bdf" { { 416 656 656 456 "" "" } { 400 584 664 416 "multOut\[39..0\]" "" } { 400 656 736 416 "multOut\[39..8\]" "" } { 440 656 784 456 "mult_out\[7..0\]" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_envShapeSub.vhd 2 1 " "Warning: Using design file wb_aComp_envShapeSub.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envshapesub-SYN " "Info: Found design unit 1: wb_acomp_envshapesub-SYN" {  } { { "wb_aComp_envShapeSub.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShapeSub.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShapeSub " "Info: Found entity 1: wb_aComp_envShapeSub" {  } { { "wb_aComp_envShapeSub.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShapeSub.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShapeSub StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7 " "Info: Elaborating entity \"wb_aComp_envShapeSub\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\"" {  } { { "wb_aComp_valueReducer.bdf" "inst7" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_valueReducer.bdf" { { 408 928 1088 520 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_aComp_envShapeSub.vhd" "lpm_add_sub_component" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShapeSub.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "wb_aComp_envShapeSub.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShapeSub.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Info: Parameter \"lpm_width\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_aComp_envShapeSub.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShapeSub.vhd" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k5i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k5i " "Info: Found entity 1: add_sub_k5i" {  } { { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k5i StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated " "Info: Elaborating entity \"add_sub_k5i\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_aComp_envShapeMult.vhd 2 1 " "Warning: Using design file wb_aComp_envShapeMult.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_acomp_envshapemult-SYN " "Info: Found design unit 1: wb_acomp_envshapemult-SYN" {  } { { "wb_aComp_envShapeMult.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShapeMult.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 wb_aComp_envShapeMult " "Info: Found entity 1: wb_aComp_envShapeMult" {  } { { "wb_aComp_envShapeMult.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShapeMult.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_aComp_envShapeMult StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6 " "Info: Elaborating entity \"wb_aComp_envShapeMult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\"" {  } { { "wb_aComp_valueReducer.bdf" "inst6" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_valueReducer.bdf" { { 360 416 584 456 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "wb_aComp_envShapeMult.vhd" "lpm_mult_component" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShapeMult.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\"" {  } { { "wb_aComp_envShapeMult.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShapeMult.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component " "Info: Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Info: Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Info: Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Info: Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 40 " "Info: Parameter \"lpm_widthp\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_aComp_envShapeMult.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShapeMult.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4bn.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_4bn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4bn " "Info: Found entity 1: mult_4bn" {  } { { "db/mult_4bn.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mult_4bn.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4bn StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated " "Info: Elaborating entity \"mult_4bn\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.vhd 2 1 " "Warning: Using design file lpm_decode0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Info: Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/lpm_decode0.vhd" 66 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/lpm_decode0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\"" {  } { { "wb_aComp_valueReducer.bdf" "inst" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_valueReducer.bdf" { { 104 136 264 408 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "lpm_decode_component" { Text "D:/user/Lab3_2009_v4test/Lab3/lpm_decode0.vhd" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/lpm_decode0.vhd" 134 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Info: Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_decode0.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/lpm_decode0.vhd" 134 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Info: Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/decode_c8f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated " "Info: Elaborating entity \"decode_c8f\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetector StudentDesign:inst1\|fact:inst5\|edgeDetector:inst " "Info: Elaborating entity \"edgeDetector\" for hierarchy \"StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\"" {  } { { "fact.bdf" "inst" { Schematic "D:/user/Lab3_2009_v4test/Lab3/fact.bdf" { { 328 456 608 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs StudentDesign:inst1\|abs:inst " "Info: Elaborating entity \"abs\" for hierarchy \"StudentDesign:inst1\|abs:inst\"" {  } { { "StudentDesign.bdf" "inst" { Schematic "D:/user/Lab3_2009_v4test/Lab3/StudentDesign.bdf" { { 64 368 520 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Krets_12.bdf 1 1 " "Warning: Using design file Krets_12.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Krets_12 " "Info: Found entity 1: Krets_12" {  } { { "Krets_12.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Krets_12.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Krets_12 StudentDesign:inst1\|abs:inst\|Krets_12:inst " "Info: Elaborating entity \"Krets_12\" for hierarchy \"StudentDesign:inst1\|abs:inst\|Krets_12:inst\"" {  } { { "abs.bdf" "inst" { Schematic "D:/user/Lab3_2009_v4test/Lab3/abs.bdf" { { 64 448 544 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "wb_dataCtrlMux.bdf 1 1 " "Warning: Using design file wb_dataCtrlMux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wb_dataCtrlMux " "Info: Found entity 1: wb_dataCtrlMux" {  } { { "wb_dataCtrlMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_dataCtrlMux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_dataCtrlMux wb_dataCtrlMux:inst6 " "Info: Elaborating entity \"wb_dataCtrlMux\" for hierarchy \"wb_dataCtrlMux:inst6\"" {  } { { "Lab3.bdf" "inst6" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 632 712 888 888 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_hexTo7segAll wb_hexTo7segAll:inst2 " "Info: Elaborating entity \"wb_hexTo7segAll\" for hierarchy \"wb_hexTo7segAll:inst2\"" {  } { { "Lab3.bdf" "inst2" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 680 1312 1464 792 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "wb_hexTo7segOne wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3 A:behavior " "Info: Elaborating entity \"wb_hexTo7segOne\" using architecture \"A:behavior\" for hierarchy \"wb_hexTo7segAll:inst2\|wb_hexTo7segOne:U7seg3\"" {  } { { "wb_hexTo7segAll.vhd" "U7seg3" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_hexTo7segAll.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw Incoming_Data_FIFO 16 8 " "Warning (12030): Port \"usedw\" on the entity instantiation of \"Incoming_Data_FIFO\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  Extra bits will be left dangling without any fanout logic." {  } { { "Altera_UP_Avalon_PS2.v" "Incoming_Data_FIFO" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|inst3\[15\] data_in GND " "Warning (14130): Reduced register \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|inst3\[15\]\" with stuck data_in port to stuck value GND" {  } { { "wb_aComp_factorFinder.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorFinder.bdf" { { 480 856 920 560 "inst3" "" } } } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[1\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[2\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[3\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[4\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[5\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[6\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[7\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[9\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[9\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[11\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[11\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[12\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[12\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[13\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[13\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[14\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[14\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[15\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[15\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[16\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[16\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[17\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[17\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[18\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[18\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[19\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[19\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[20\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[20\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[21\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[21\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[22\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[22\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[23\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[23\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[24\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[24\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[25\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[25\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[26\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[26\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[27\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[27\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[28\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[28\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[29\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[29\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[30\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[30\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[31\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[31\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|d1_reasons_to_wait data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|d1_reasons_to_wait\" with stuck data_in port to stuck value GND" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1883 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[15\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[15\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[14\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[13\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[12\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[11\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[11\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[10\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[10\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[9\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[9\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[7\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[7\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[6\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[6\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[5\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[5\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[4\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[4\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[3\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[2\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[2\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[1\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ienable_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7467 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[31\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[31\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[30\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[30\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[29\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[29\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[28\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[28\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[27\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[27\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[26\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[26\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[25\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[25\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[24\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[24\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[23\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[23\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[22\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[22\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[21\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[21\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[20\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[20\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[19\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[19\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[18\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[18\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[17\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[17\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[15\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[15\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[14\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[13\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[12\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[11\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[11\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[10\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[10\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[9\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[9\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[7\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[7\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[6\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[6\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[5\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[5\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[4\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[4\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[3\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[2\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[2\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[1\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|M_ipending_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[6\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[6\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3314 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[5\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[5\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3314 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[4\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[4\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3314 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[3\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[3\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3314 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[2\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[2\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3314 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[1\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3314 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[0\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[0\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3314 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_wrap data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_wrap\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3314 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_break_pulse data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_break_pulse\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1799 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto0 data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto0\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1750 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto1 data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto1\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1751 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit0 data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit0\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1478 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit1 data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit1\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1479 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit2 data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit2\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1480 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_break data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_break\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1452 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|E_xbrk_goto0 data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|E_xbrk_goto0\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1465 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit3_latch data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit3_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 974 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit2_latch data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit2_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 973 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit1_latch data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit1_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 972 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit0_latch data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit0_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 971 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[31\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[31\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[30\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[30\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[29\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[29\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[28\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[28\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[27\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[27\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[26\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[26\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[25\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[25\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[24\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[24\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[23\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[23\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[22\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[22\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[21\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[21\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[20\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[20\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[19\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[19\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[18\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[18\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[17\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[17\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[15\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[15\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[14\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[14\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[13\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[13\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[12\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[12\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[11\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[11\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[10\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[10\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[9\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[9\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[7\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[7\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[6\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[6\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[5\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[5\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[4\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[4\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[3\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[3\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[2\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[2\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[1\] data_in VCC " "Warning (14131): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[1\]\" with stuck data_in port to stuck value VCC -- power-up level has changed" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|the_command\[6\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|the_command\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 170 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|the_command\[7\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|the_command\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 170 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|the_command\[8\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|the_command\[8\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 170 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[15\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[15\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[14\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[14\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[13\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[13\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[12\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[12\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[11\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[11\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[10\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[10\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[9\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[9\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[7\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[7\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[6\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[6\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[5\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[5\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[4\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[4\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[3\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[3\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[2\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[2\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[1\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_control_rd_data_base_regs\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7405 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|E_xbrk_goto1 data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|E_xbrk_goto1\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1466 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/altsyncram_e502.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3174 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 3339 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 4205 0 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7642 0 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 4055 0 0 } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 320 968 1312 624 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "60 " "Info: Ignored 60 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "60 " "Info: Ignored 60 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_slavearbiterlockenable data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_slavearbiterlockenable\" with stuck data_in port to stuck value GND" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1920 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_slavearbiterlockenable data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_slavearbiterlockenable\" with stuck data_in port to stuck value GND" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 894 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[28\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[28\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[27\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[27\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[26\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[26\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[25\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[25\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[15\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[15\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[29\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[29\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[31\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[31\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[30\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[30\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[13\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[13\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[12\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[12\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[14\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[14\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[11\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[11\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[24\] wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[24\]\" merged to single register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_addend\[0\] wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_addend\[1\] " "Info (13360): Duplicate register \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_addend\[0\]\" merged to single register \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_addend\[1\]\", power-up level changed" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 2118 -1 0 } }  } 0 13360 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_cpu_jtag_debug_module_end_xfer wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_reasons_to_wait " "Info (13360): Duplicate register \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_cpu_jtag_debug_module_end_xfer\" merged to single register \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_reasons_to_wait\", power-up level changed" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 856 -1 0 } }  } 0 13360 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|LCD_ON wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|LCD_BLON " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|LCD_ON\" merged to single register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|LCD_BLON\"" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 73 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigger_state data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigger_state\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1378 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|internal_dbrk_break data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|internal_dbrk_break\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 1909 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[8\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[8\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[8\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[7\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[7\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[6\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[6\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[5\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[5\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[4\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[4\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[3\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[3\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[2\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[2\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[1\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[1\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[0\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[0\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[0\] clock_enable VCC " "Warning (14131): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[9\]\[0\]\" with stuck clock_enable port to stuck value VCC -- power-up level has changed" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[8\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[8\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[8\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[7\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[7\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[6\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[6\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[5\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[5\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[5\] clock_enable VCC " "Warning (14131): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[5\]\" with stuck clock_enable port to stuck value VCC -- power-up level has changed" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[4\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[4\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[3\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[3\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[2\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[2\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[1\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[1\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[0\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[0\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[8\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[8\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[8\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[8\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[7\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[7\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[7\] clock_enable VCC " "Warning (14131): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[7\]\" with stuck clock_enable port to stuck value VCC -- power-up level has changed" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[6\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[6\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[5\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[5\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[4\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[4\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[4\] clock_enable VCC " "Warning (14131): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[4\]\" with stuck clock_enable port to stuck value VCC -- power-up level has changed" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[3\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[3\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[2\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[2\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[1\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[1\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[1\] clock_enable VCC " "Warning (14131): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[1\]\" with stuck clock_enable port to stuck value VCC -- power-up level has changed" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[0\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[0\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG_PWRUP_DC" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[0\] clock_enable VCC " "Warning (14131): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[7\]\[0\]\" with stuck clock_enable port to stuck value VCC -- power-up level has changed" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14131 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s! -- power-up level has changed" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[8\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[8\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[8\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[7\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[7\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[6\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[6\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[5\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[5\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[4\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[4\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[3\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[3\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[2\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[2\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[1\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[1\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[0\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[0\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[6\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[8\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[8\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[8\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[8\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[7\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[7\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[7\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[7\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[6\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[6\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[6\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[6\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[5\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[5\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[5\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[5\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[4\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[4\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[4\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[3\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[3\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[3\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[2\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[2\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[2\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[1\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[1\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[1\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[0\] " "Warning (14110): No clock transition on \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[0\]\" register due to stuck clock or clock enable" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[0\] clock_enable GND " "Warning (14130): Reduced register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlRegisterBank:inst26\|regBank\[5\]\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype data_in GND " "Warning (14130): Reduced register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 975 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_compare_op\[1\] wb_NiosProcessor:inst\|cpu:the_cpu\|E_logic_op\[1\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_compare_op\[1\]\" merged to single register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_logic_op\[1\]\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7379 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|cpu:the_cpu\|E_compare_op\[0\] wb_NiosProcessor:inst\|cpu:the_cpu\|E_logic_op\[0\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_compare_op\[0\]\" merged to single register \"wb_NiosProcessor:inst\|cpu:the_cpu\|E_logic_op\[0\]\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7379 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize\[2\] wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize\[1\] " "Info (13360): Duplicate register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize\[2\]\" merged to single register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize\[1\]\", power-up level changed" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu_jtag_debug_module_tck.vhd" 82 -1 0 } }  } 0 13360 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[11\] wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[11\]\" merged to single register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1332 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[24\] wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[24\]\" merged to single register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1332 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[25\] wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[25\]\" merged to single register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1332 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[26\] wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[26\]\" merged to single register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1332 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[27\] wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[27\]\" merged to single register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1332 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[28\] wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[28\]\" merged to single register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1332 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[29\] wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[29\]\" merged to single register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1332 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[30\] wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[30\]\" merged to single register \"wb_NiosProcessor:inst\|cpu_data_master_arbitrator:the_cpu_data_master\|registered_cpu_data_master_readdata\[31\]\"" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1332 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|the_command\[5\] wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|the_command\[4\] " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|the_command\[5\]\" merged to single register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|the_command\[4\]\"" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 170 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]~3 " "Warning: Found clock multiplexer wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]~3" {  } { { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]~3 " "Warning: Found clock multiplexer wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]~3" {  } { { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current 7 " "Info: State machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current\" contains 7 states" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current 5 " "Info: State machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current\" contains 5 states" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState 8 " "Info: State machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState\" contains 8 states" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState 12 " "Info: State machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState\" contains 12 states" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState 5 " "Info: State machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState\" contains 5 states" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver 5 " "Info: State machine \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver\" contains 5 states" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter 8 " "Info: State machine \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter\" contains 8 states" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver 5 " "Info: State machine \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver\" contains 5 states" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller 7 " "Info: State machine \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller\" contains 7 states" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize 4 " "Info: State machine \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize\" contains 4 states" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 93 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd 5 " "Info: State machine \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd\" contains 5 states" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current " "Info: Selected Auto state machine encoding method for state machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current " "Info: Encoding result for state machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_waitfori2c " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_waitfori2c\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_updatedloutvol " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_updatedloutvol\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_updatedrinvol " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_updatedrinvol\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_updatedlinvol " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_updatedlinvol\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_readlinemic " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_readlinemic\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_readoutvolume " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_readoutvolume\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_idle " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_idle\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_idle 0000000 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_idle\" uses code string \"0000000\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_readoutvolume 0000011 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_readoutvolume\" uses code string \"0000011\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_readlinemic 0000101 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_readlinemic\" uses code string \"0000101\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_updatedlinvol 0001001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_updatedlinvol\" uses code string \"0001001\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_updatedrinvol 0010001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_updatedrinvol\" uses code string \"0010001\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_updatedloutvol 0100001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_updatedloutvol\" uses code string \"0100001\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_waitfori2c 1000001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoUpdate:inst8\|wb_audioCFG_autoUpdateSM:inst27\|sm_audioCFG_current.state_waitfori2c\" uses code string \"1000001\"" {  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_audioCFG_autoUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoUpdateSM.vhd" 90 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current " "Info: Selected Auto state machine encoding method for state machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current\"" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current " "Info: Encoding result for state machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_end " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_end\"" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_signalconfig " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_signalconfig\"" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_waiti2cpreconfig " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_waiti2cpreconfig\"" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_signalreset " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_signalreset\"" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_waiti2cprereset " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_waiti2cprereset\"" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_waiti2cprereset 00000 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_waiti2cprereset\" uses code string \"00000\"" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_signalreset 00011 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_signalreset\" uses code string \"00011\"" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_waiti2cpreconfig 00101 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_waiti2cpreconfig\" uses code string \"00101\"" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_signalconfig 01001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_signalconfig\" uses code string \"01001\"" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_end 10001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_end\" uses code string \"10001\"" {  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 70 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState " "Info: Selected Auto state machine encoding method for state machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState " "Info: Encoding result for state machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_idlehold " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_idlehold\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_stophold " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_stophold\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_datahold " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_datahold\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_sclkhigh " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_sclkhigh\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_datasetup " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_datasetup\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_sclkremlow " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_sclkremlow\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_starthold " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_starthold\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_idle " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_idle\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_idle 00000000 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_idle\" uses code string \"00000000\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_starthold 00000011 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_starthold\" uses code string \"00000011\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_sclkremlow 00000101 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_sclkremlow\" uses code string \"00000101\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_datasetup 00001001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_datasetup\" uses code string \"00001001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_sclkhigh 00010001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_sclkhigh\" uses code string \"00010001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_datahold 00100001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_datahold\" uses code string \"00100001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_stophold 01000001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_stophold\" uses code string \"01000001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_idlehold 10000001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_idlehold\" uses code string \"10000001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState " "Info: Selected Auto state machine encoding method for state machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState " "Info: Encoding result for state machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "12 " "Info: Completed encoding using 12 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstart " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstart\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstop " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstop\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_waitack " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_waitack\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit7 " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit7\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit6 " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit6\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit5 " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit5\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit4 " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit4\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit3 " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit3\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit2 " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit2\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit1 " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit1\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit0 " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit0\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_idle " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_idle\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_idle 000000000000 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_idle\" uses code string \"000000000000\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit0 000000000011 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit0\" uses code string \"000000000011\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit1 000000000101 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit1\" uses code string \"000000000101\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit2 000000001001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit2\" uses code string \"000000001001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit3 000000010001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit3\" uses code string \"000000010001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit4 000000100001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit4\" uses code string \"000000100001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit5 000001000001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit5\" uses code string \"000001000001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit6 000010000001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit6\" uses code string \"000010000001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit7 000100000001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendbit7\" uses code string \"000100000001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_waitack 001000000001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_waitack\" uses code string \"001000000001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstop 010000000001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstop\" uses code string \"010000000001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstart 100000000001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstart\" uses code string \"100000000001\"" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState " "Info: Selected Auto state machine encoding method for state machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState\"" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState " "Info: Encoding result for state machine \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_finnishwrite " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_finnishwrite\"" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_sendlsb " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_sendlsb\"" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_sendmsb " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_sendmsb\"" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_sendchipaddr " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_sendchipaddr\"" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_idle " "Info: Encoded state bit \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_idle\"" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_idle 00000 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_idle\" uses code string \"00000\"" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_sendchipaddr 00011 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_sendchipaddr\" uses code string \"00011\"" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_sendmsb 00101 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_sendmsb\" uses code string \"00101\"" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_sendlsb 01001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_sendlsb\" uses code string \"01001\"" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_finnishwrite 10001 " "Info: State \"\|Lab3\|wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_CFGctrlUpdateSM:inst25\|sm_byteSequenceCurrentState.state_finnishwrite\" uses code string \"10001\"" {  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "wb_audioCFG_CFGctrlUpdateSM.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlUpdateSM.vhd" 60 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver " "Info: Selected Auto state machine encoding method for state machine \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver\"" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver " "Info: Encoding result for state machine \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER\"" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT\"" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_1_DATA_IN " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_1_DATA_IN\"" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_0_IDLE " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_0_IDLE\"" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED\"" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_0_IDLE 00000 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_0_IDLE\" uses code string \"00000\"" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_1_DATA_IN 00110 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_1_DATA_IN\" uses code string \"00110\"" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT 01010 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT\" uses code string \"01010\"" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER 10010 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER\" uses code string \"10010\"" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED 00011 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED\" uses code string \"00011\"" {  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "Altera_UP_PS2.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter " "Info: Selected Auto state machine encoding method for state machine \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter " "Info: Encoding result for state machine \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE 00000000 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE\" uses code string \"00000000\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION 00000011 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION\" uses code string \"00000011\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK 00000101 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK\" uses code string \"00000101\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA 00001001 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA\" uses code string \"00001001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT 00010001 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT\" uses code string \"00010001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT 00100001 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT\" uses code string \"00100001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT 01000001 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT\" uses code string \"01000001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR 10000001 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR\" uses code string \"10000001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver " "Info: Selected Auto state machine encoding method for state machine \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver " "Info: Encoding result for state machine \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN " "Info: Encoded state bit \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE 00000 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE\" uses code string \"00000\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA 00110 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA\" uses code string \"00110\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN 01010 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN\" uses code string \"01010\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN 10010 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN\" uses code string \"10010\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN 00011 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN\" uses code string \"00011\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller " "Info: Selected Auto state machine encoding method for state machine \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller " "Info: Encoding result for state machine \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_6_COMPLETE " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_6_COMPLETE\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_5_TRANSFER " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_5_TRANSFER\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_3_CHECK_BUSY " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_3_CHECK_BUSY\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_1_INITIALIZE " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_1_INITIALIZE\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_0_IDLE " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_0_IDLE\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_0_IDLE 0000000 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_0_IDLE\" uses code string \"0000000\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_1_INITIALIZE 0000011 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_1_INITIALIZE\" uses code string \"0000011\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY 0000101 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_2_START_CHECK_BUSY\" uses code string \"0000101\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_3_CHECK_BUSY 0001001 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_3_CHECK_BUSY\" uses code string \"0001001\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER 0010001 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_4_BEGIN_TRANSFER\" uses code string \"0010001\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_5_TRANSFER 0100001 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_5_TRANSFER\" uses code string \"0100001\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_6_COMPLETE 1000001 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller.LCD_STATE_6_COMPLETE\" uses code string \"1000001\"" {  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "character_lcd.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/character_lcd.v" 119 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize " "Info: Selected Auto state machine encoding method for state machine \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize\"" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 93 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize " "Info: Encoding result for state machine \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_3_DONE " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_3_DONE\"" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 93 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE\"" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 93 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND\"" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 93 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP\"" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 93 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP 0000 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP\" uses code string \"0000\"" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 93 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND 0011 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_1_SEND_COMMAND\" uses code string \"0011\"" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 93 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE 0101 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_2_CHECK_DONE\" uses code string \"0101\"" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 93 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_3_DONE 1001 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize.LCD_INIT_STATE_3_DONE\" uses code string \"1001\"" {  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 93 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "Altera_UP_Character_LCD_Initialization.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Initialization.v" 93 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd " "Info: Selected Auto state machine encoding method for state machine \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd\"" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd " "Info: Encoding result for state machine \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_0_OPERATION " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_0_OPERATION\"" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_3_END " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_3_END\"" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_2_HOLD " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_2_HOLD\"" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_1_ENABLE " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_1_ENABLE\"" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_4_IDLE " "Info: Encoded state bit \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_4_IDLE\"" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_4_IDLE 00000 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_4_IDLE\" uses code string \"00000\"" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_1_ENABLE 00011 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_1_ENABLE\" uses code string \"00011\"" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_2_HOLD 00101 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_2_HOLD\" uses code string \"00101\"" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_3_END 01001 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_3_END\" uses code string \"01001\"" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_0_OPERATION 10001 " "Info: State \"\|Lab3\|wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd.LCD_STATE_0_OPERATION\" uses code string \"10001\"" {  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "Altera_UP_Character_LCD_Communication.v" "" { Text "D:/user/Lab3_2009_v4test/Lab3/Altera_UP_Character_LCD_Communication.v" 108 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~0 " "Warning: Found clock multiplexer StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~0" {  } { { "factSTM.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/factSTM.bdf" { { 576 544 608 624 "inst14" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "wb_NiosProcessor:inst\|cpu:the_cpu\|reset_d1 wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|rst1 " "Info (13350): Duplicate register \"wb_NiosProcessor:inst\|cpu:the_cpu\|reset_d1\" merged to single register \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|rst1\"" {  } { { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 5665 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 1185 -1 0 } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 408 -1 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1319 -1 0 } } { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 65 -1 0 } } { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 66 -1 0 } } { "wb_audioCFG_autoConfigOnReset.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_autoConfigOnReset.vhd" 67 -1 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 5614 -1 0 } } { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 1064 -1 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 5413 -1 0 } } { "jtag_uart.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/jtag_uart.vhd" 1263 -1 0 } } { "wb_audioCFG_CFGctrlRegisterBank.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_CFGctrlRegisterBank.vhd" 157 -1 0 } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 5439 -1 0 } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 222 -1 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 909 -1 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 7145 -1 0 } } { "cpu.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/cpu.vhd" 5642 -1 0 } } { "sys_clk_timer.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/sys_clk_timer.vhd" 173 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Warning (13410): Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] GND " "Warning (13410): Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] GND " "Warning (13410): Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] GND " "Warning (13410): Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] GND " "Warning (13410): Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] GND " "Warning (13410): Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] GND " "Warning (13410): Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] GND " "Warning (13410): Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] GND " "Warning (13410): Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] GND " "Warning (13410): Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] GND " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] GND " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] GND " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] GND " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] GND " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] GND " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] GND " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] GND " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] GND " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] GND " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 80 " "Info: 80 registers lost all their fanouts during netlist optimizations. The first 80 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit3 " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"wb_NiosProcessor:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_share_counter " "Info: Register \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1 " "Info: Register \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1 " "Info: Register \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|last_cycle_cpu_data_master_granted_slave_onchip_mem_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_saved_chosen_master_vector\[1\] " "Info: Register \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_reg_firsttransfer " "Info: Register \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter " "Info: Register \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info: Register \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer " "Info: Register \"wb_NiosProcessor:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_saved_chosen_master_vector\[0\] " "Info: Register \"wb_NiosProcessor:inst\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver~18 " "Info: Register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver~19 " "Info: Register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~29 " "Info: Register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~30 " "Info: Register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~31 " "Info: Register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~16 " "Info: Register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~17 " "Info: Register \"wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller~30 " "Info: Register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller~31 " "Info: Register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller~32 " "Info: Register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|s_lcd_controller~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize~15 " "Info: Register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize~16 " "Info: Register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Initialization:Char_LCD_Init\|s_lcd_initialize~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd~22 " "Info: Register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd~23 " "Info: Register \"wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|s_lcd~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_end " "Info: Register \"wb_audio_AdvInterface:inst5\|wb_audioCFG_autoConfigOnReset:inst\|sm_audioReset_current.state_end\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3979 " "Info: Implemented 3979 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Info: Implemented 95 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "11 " "Info: Implemented 11 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "3578 " "Info: Implemented 3578 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "263 " "Info: Implemented 263 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Info: Implemented 6 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 395 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 395 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 11:32:25 2009 " "Info: Processing ended: Wed Sep 30 11:32:25 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Info: Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Info: Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 11:32:26 2009 " "Info: Processing started: Wed Sep 30 11:32:26 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Ver2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Ver2 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Ver2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 7 31 0 0 " "Info: Implementing clock multiplication of 7, clock division of 31, and phase shift of 0 degrees (0 ps) for wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 523 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 126 " "Warning: No exact pin location assignment(s) for 1 pins of 126 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busy " "Info: Pin busy not assigned to an exact location on the device" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { busy } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 72 1592 1768 88 "busy" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { busy } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 523 3 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]  " "Info: Automatically promoted node wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst1 " "Info: Destination node StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst1" {  } { { "edgeDetector.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/edgeDetector.bdf" { { 208 392 456 288 "inst1" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst " "Info: Destination node StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst" {  } { { "edgeDetector.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/edgeDetector.bdf" { { 208 296 360 288 "inst" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|inst15 " "Info: Destination node StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|inst15" {  } { { "wb_aComp_factorFinder.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorFinder.bdf" { { 632 856 920 712 "inst15" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { StudentDesign:inst1|fact:inst5|wb_aComp_factorFinder:inst6|inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst1 " "Info: Destination node StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst1" {  } { { "factSTM.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/factSTM.bdf" { { 264 656 720 344 "inst1" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { StudentDesign:inst1|fact:inst5|factSTM:inst1|inst1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst " "Info: Destination node StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst" {  } { { "factSTM.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/factSTM.bdf" { { 376 656 720 456 "inst" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { StudentDesign:inst1|fact:inst5|factSTM:inst1|inst } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]  " "Info: Automatically promoted node wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector13  " "Info: Automatically promoted node wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 733 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_clkGenerator:inst4\|inst30  " "Info: Automatically promoted node wb_clkGenerator:inst4\|inst30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst19 " "Info: Destination node wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst19" {  } { { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { 40 736 800 120 "inst19" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst19 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_clkGenerator:inst4\|inst30~5 " "Info: Destination node wb_clkGenerator:inst4\|inst30~5" {  } { { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 192 2800 2864 272 "inst30" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|inst30~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 192 2800 2864 272 "inst30" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|inst30 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch\|data_out  " "Info: Automatically promoted node wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[7\] " "Info: Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[7\]" {  } { { "db/cntr_f5b.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[6\] " "Info: Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[6\]" {  } { { "db/cntr_f5b.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[5\] " "Info: Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[5\]" {  } { { "db/cntr_f5b.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[4\] " "Info: Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[4\]" {  } { { "db/cntr_f5b.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[3\] " "Info: Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[3\]" {  } { { "db/cntr_f5b.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[2\] " "Info: Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[2\]" {  } { { "db/cntr_f5b.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[1\] " "Info: Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[1\]" {  } { { "db/cntr_f5b.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[0\] " "Info: Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[0\]" {  } { { "db/cntr_f5b.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\|counter_reg_bit4a\[7\] " "Info: Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\|counter_reg_bit4a\[7\]" {  } { { "db/cntr_r57.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_r57.tdf" 77 19 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter|safe_q[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\|counter_reg_bit4a\[6\] " "Info: Destination node wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\|counter_reg_bit4a\[6\]" {  } { { "db/cntr_r57.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/cntr_r57.tdf" 77 19 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|ps2_keyboard:the_ps2_keyboard|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter|safe_q[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 761 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_NiosProcessor:inst\|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch\|data_out" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|wb_NiosProcessor_reset_clk_domain_synch_module:wb_NiosProcessor_reset_clk_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_clkGenerator:inst4\|inst8  " "Info: Automatically promoted node wb_clkGenerator:inst4\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_NiosProcessor:inst\|reset_n_sources~1 " "Info: Destination node wb_NiosProcessor:inst\|reset_n_sources~1" {  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3761 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|reset_n_sources~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 448 2752 2816 528 "inst8" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|inst8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~446 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~446" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~446 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_clkGenerator:inst4\|inst4  " "Info: Automatically promoted node wb_clkGenerator:inst4\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_clkGenerator:inst4\|inst7 " "Info: Destination node wb_clkGenerator:inst4\|inst7" {  } { { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 448 2560 2624 528 "inst7" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|inst7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 2200 2264 408 "inst4" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|inst4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_NiosProcessor:inst\|reset_n_sources~1  " "Info: Automatically promoted node wb_NiosProcessor:inst\|reset_n_sources~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "wb_NiosProcessor.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_NiosProcessor.vhd" 3761 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_NiosProcessor:inst|reset_n_sources~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 23 41 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 31 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 9 47 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 5 60 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  60 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 24 35 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 24 34 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 13 43 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|pll clk\[0\] AUD_XCK " "Warning: PLL \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } } { "wb_clkGeneratorPLL.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_clkGeneratorPLL.vhd" 140 0 0 } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 136 1752 2056 296 "inst1" "" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -224 688 1008 -128 "inst4" "" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -72 1592 1768 -56 "AUD_XCK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|pll clk\[0\] AUD_BCLK " "Warning: PLL \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_BCLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } } { "wb_clkGeneratorPLL.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_clkGeneratorPLL.vhd" 140 0 0 } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 136 1752 2056 296 "inst1" "" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -224 688 1008 -128 "inst4" "" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -56 1592 1768 -40 "AUD_BCLK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Warning: Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Warning: Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Warning: Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Warning: Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning: Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning: Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning: Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning: Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning: Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning: Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning: Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning: Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Info: Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.539 ns register register " "Info: Estimated most critical path is register to register delay of 0.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_clkGenerator:inst4\|inst3 1 REG LAB_X41_Y23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X41_Y23; Fanout = 1; REG Node = 'wb_clkGenerator:inst4\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1536 1600 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.084 ns) 0.539 ns wb_clkGenerator:inst4\|inst 2 REG LAB_X41_Y23 0 " "Info: 2: + IC(0.455 ns) + CELL(0.084 ns) = 0.539 ns; Loc. = LAB_X41_Y23; Fanout = 0; REG Node = 'wb_clkGenerator:inst4\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { wb_clkGenerator:inst4|inst3 wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1632 1696 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 15.58 % ) " "Info: Total cell delay = 0.084 ns ( 15.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.455 ns ( 84.42 % ) " "Info: Total interconnect delay = 0.455 ns ( 84.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { wb_clkGenerator:inst4|inst3 wb_clkGenerator:inst4|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 31% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Info: Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "105 " "Warning: Found 105 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_CLK 0 " "Info: Pin \"PS2_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_DAT 0 " "Info: Pin \"PS2_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "busy 0 " "Info: Pin \"busy\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "36 " "Warning: Following 36 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] VCC " "Info: Pin HEX4\[6\] has VCC driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX4[6] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] GND " "Info: Pin HEX4\[5\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX4[5] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] GND " "Info: Pin HEX4\[4\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX4[4] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] GND " "Info: Pin HEX4\[3\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX4[3] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Info: Pin HEX4\[2\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX4[2] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Info: Pin HEX4\[1\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX4[1] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] GND " "Info: Pin HEX4\[0\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX4[0] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 880 1592 1768 896 "HEX4\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] VCC " "Info: Pin HEX5\[6\] has VCC driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX5[6] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] GND " "Info: Pin HEX5\[5\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX5[5] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Info: Pin HEX5\[4\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX5[4] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Info: Pin HEX5\[3\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX5[3] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] GND " "Info: Pin HEX5\[2\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX5[2] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] GND " "Info: Pin HEX5\[1\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX5[1] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] GND " "Info: Pin HEX5\[0\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX5[0] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 864 1592 1768 880 "HEX5\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[6\] VCC " "Info: Pin HEX6\[6\] has VCC driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX6[6] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[5\] GND " "Info: Pin HEX6\[5\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX6[5] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[4\] GND " "Info: Pin HEX6\[4\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX6[4] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[3\] GND " "Info: Pin HEX6\[3\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX6[3] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[2\] GND " "Info: Pin HEX6\[2\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX6[2] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[1\] GND " "Info: Pin HEX6\[1\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX6[1] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[0\] GND " "Info: Pin HEX6\[0\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX6[0] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 848 1592 1768 864 "HEX6\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[6\] VCC " "Info: Pin HEX7\[6\] has VCC driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX7[6] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[5\] GND " "Info: Pin HEX7\[5\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX7[5] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[4\] GND " "Info: Pin HEX7\[4\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX7[4] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[3\] GND " "Info: Pin HEX7\[3\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX7[3] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[2\] GND " "Info: Pin HEX7\[2\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX7[2] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[1\] GND " "Info: Pin HEX7\[1\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX7[1] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[0\] GND " "Info: Pin HEX7\[0\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { HEX7[0] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 832 1592 1768 848 "HEX7\[6..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] GND " "Info: Pin LEDG\[7\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LEDG[7] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] GND " "Info: Pin LEDG\[6\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LEDG[6] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] GND " "Info: Pin LEDG\[5\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LEDG[5] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] GND " "Info: Pin LEDG\[4\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LEDG[4] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] GND " "Info: Pin LEDG\[3\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LEDG[3] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] GND " "Info: Pin LEDG\[2\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LEDG[2] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] GND " "Info: Pin LEDG\[1\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LEDG[1] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[0\] GND " "Info: Pin LEDG\[0\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LEDG[0] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION " "Info: Following pins have the same output enable: wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PS2_CLK 3.3-V LVTTL " "Info: Type bidirectional pin PS2_CLK uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 568 1592 1768 584 "PS2_CLK" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT~155 " "Info: Following pins have the same output enable: wb_NiosProcessor:inst\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT~155" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PS2_DAT 3.3-V LVTTL " "Info: Type bidirectional pin PS2_DAT uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 584 1592 1768 600 "PS2_DAT" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|LCD_DATA~42 " "Info: Following pins have the same output enable: wb_NiosProcessor:inst\|character_lcd:the_character_lcd\|Altera_UP_Character_LCD_Communication:Char_LCD_Comm\|LCD_DATA~42" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_DATA\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_DATA\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_DATA\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_DATA\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_DATA\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_DATA\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_DATA\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_DATA\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_DATA\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_DATA\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_DATA\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_DATA\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_DATA\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_DATA\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_DATA\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_DATA\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 472 1592 1768 488 "LCD_DATA\[7..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_waitack (inverted) " "Info: Following pins have the same output enable: wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_waitack (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional I2C_SDAT 3.3-V LVTTL " "Info: Type bidirectional pin I2C_SDAT uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -120 1592 1768 -104 "I2C_SDAT" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/user/Lab3_2009_v4test/Lab3/Ver2.fit.smsg " "Info: Generated suppressed messages file D:/user/Lab3_2009_v4test/Lab3/Ver2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 307 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 307 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 11:33:27 2009 " "Info: Processing ended: Wed Sep 30 11:33:27 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Info: Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Info: Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 11:33:28 2009 " "Info: Processing started: Wed Sep 30 11:33:28 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Ver2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 11:33:36 2009 " "Info: Processing ended: Wed Sep 30 11:33:36 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 11:33:37 2009 " "Info: Processing started: Wed Sep 30 11:33:37 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Ver2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Ver2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "32 " "Warning: Found 32 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst2 " "Info: Detected gated clock \"StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst2\" as buffer" {  } { { "edgeDetector.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/edgeDetector.bdf" { { 176 552 616 224 "inst2" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~9 " "Info: Detected gated clock \"StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~9\" as buffer" {  } { { "factSTM.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/factSTM.bdf" { { 576 544 608 624 "inst14" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~10 " "Info: Detected gated clock \"StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~10\" as buffer" {  } { { "factSTM.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/factSTM.bdf" { { 576 544 608 624 "inst14" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[3\] " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[3\]\" as buffer" {  } { { "wb_block_oneShotDownCounter.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_oneShotDownCounter.vhd" 89 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[0\] " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[0\]\" as buffer" {  } { { "wb_block_oneShotDownCounter.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_oneShotDownCounter.vhd" 89 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[2\] " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[2\]\" as buffer" {  } { { "wb_block_oneShotDownCounter.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_oneShotDownCounter.vhd" 89 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[1\] " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[1\]\" as buffer" {  } { { "wb_block_oneShotDownCounter.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_oneShotDownCounter.vhd" 89 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[5\] " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[5\]\" as buffer" {  } { { "wb_block_oneShotDownCounter.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_oneShotDownCounter.vhd" 89 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|Equal0~51 " "Info: Detected gated clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|Equal0~51\" as buffer" {  } { { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|Equal0~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[4\] " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[4\]\" as buffer" {  } { { "wb_block_oneShotDownCounter.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_oneShotDownCounter.vhd" 89 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|counter\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst15 " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst15\" as buffer" {  } { { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -160 1504 1568 -80 "inst15" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst14 " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst14\" as buffer" {  } { { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -184 1984 2048 -104 "inst14" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst3 " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst3\" as buffer" {  } { { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -56 2040 2104 24 "inst3" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|Equal0~52 " "Info: Detected gated clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|Equal0~52\" as buffer" {  } { { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|wb_block_oneShotDownCounter:inst10\|Equal0~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst2 " "Info: Detected gated clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst2\" as buffer" {  } { { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -216 2136 2200 -168 "inst2" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|inst15 " "Info: Detected ripple clock \"StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|inst15\" as buffer" {  } { { "wb_aComp_factorFinder.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_factorFinder.bdf" { { 632 856 920 712 "inst15" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "StudentDesign:inst1\|fact:inst5\|wb_aComp_factorFinder:inst6\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst1 " "Info: Detected ripple clock \"StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst1\" as buffer" {  } { { "edgeDetector.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/edgeDetector.bdf" { { 208 392 456 288 "inst1" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst " "Info: Detected ripple clock \"StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst\" as buffer" {  } { { "edgeDetector.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/edgeDetector.bdf" { { 208 296 360 288 "inst" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst1 " "Info: Detected ripple clock \"StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst1\" as buffer" {  } { { "factSTM.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/factSTM.bdf" { { 264 656 720 344 "inst1" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst " "Info: Detected ripple clock \"StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst\" as buffer" {  } { { "factSTM.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/factSTM.bdf" { { 376 656 720 456 "inst" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_dataCtrlMux:inst6\|inst4 " "Info: Detected ripple clock \"wb_dataCtrlMux:inst6\|inst4\" as buffer" {  } { { "wb_dataCtrlMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_dataCtrlMux.bdf" { { 344 432 496 424 "inst4" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_dataCtrlMux:inst6\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_dataCtrlMux:inst6\|inst6 " "Info: Detected ripple clock \"wb_dataCtrlMux:inst6\|inst6\" as buffer" {  } { { "wb_dataCtrlMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_dataCtrlMux.bdf" { { -168 432 496 -88 "inst6" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_dataCtrlMux:inst6\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\] " "Info: Detected gated clock \"wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]\" as buffer" {  } { { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector13 " "Info: Detected gated clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector13\" as buffer" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 733 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector4~23 " "Info: Detected gated clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector4~23\" as buffer" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 733 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector4~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_idle " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_idle\" as buffer" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_idle" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_waitack " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_waitack\" as buffer" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_waitack" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_sclkhigh " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_sclkhigh\" as buffer" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_sclkhigh" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_datasetup " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_datasetup\" as buffer" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 198 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_timeCurrentState.state_tsm_datasetup" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstart " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstart\" as buffer" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstart" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstop " "Info: Detected ripple clock \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstop\" as buffer" {  } { { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_sendstop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "wb_clkGenerator:inst4\|inst30 " "Info: Detected ripple clock \"wb_clkGenerator:inst4\|inst30\" as buffer" {  } { { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 192 2800 2864 272 "inst30" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "wb_clkGenerator:inst4\|inst30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 register wb_dataCtrlMux:inst6\|inst4 register StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[21\] 41.166 ns " "Info: Slack time is 41.166 ns for clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" between source register \"wb_dataCtrlMux:inst6\|inst4\" and destination register \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[21\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "160.26 MHz 6.24 ns " "Info: Fmax is 160.26 MHz (period= 6.24 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "50.012 ns + Largest register register " "Info: + Largest register to register requirement is 50.012 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "44.286 ns + " "Info: + Setup relationship between source and destination is 44.286 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 86.213 ns " "Info: + Latch edge is 86.213 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 88.571 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" is 88.571 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 41.927 ns " "Info: - Launch edge is 41.927 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 88.571 ns 41.927 ns inverted 50 " "Info: Clock period of Source clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" is 88.571 ns with inverted offset of 41.927 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.940 ns + Largest " "Info: + Largest clock skew is 5.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 destination 8.580 ns + Shortest register " "Info: + Shortest clock path from clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" to destination register is 8.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3402 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3402; COMB Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.419 ns) 2.855 ns wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\] 3 COMB LCCOMB_X38_Y15_N30 6 " "Info: 3: + IC(1.345 ns) + CELL(0.419 ns) = 2.855 ns; Loc. = LCCOMB_X38_Y15_N30; Fanout = 6; COMB Node = 'wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.157 ns) + CELL(0.000 ns) 7.012 ns wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]~clkctrl 4 COMB CLKCTRL_G15 77 " "Info: 4: + IC(4.157 ns) + CELL(0.000 ns) = 7.012 ns; Loc. = CLKCTRL_G15; Fanout = 77; COMB Node = 'wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.157 ns" { wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl } "NODE_NAME" } } { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 8.580 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[21\] 5 REG LCFF_X42_Y16_N19 31 " "Info: 5: + IC(1.031 ns) + CELL(0.537 ns) = 8.580 ns; Loc. = LCFF_X42_Y16_N19; Fanout = 31; REG Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[21\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.956 ns ( 11.14 % ) " "Info: Total cell delay = 0.956 ns ( 11.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.624 ns ( 88.86 % ) " "Info: Total interconnect delay = 7.624 ns ( 88.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.580 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.580 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] {} } { 0.000ns 1.091ns 1.345ns 4.157ns 1.031ns } { 0.000ns 0.000ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 source 2.640 ns - Longest register " "Info: - Longest clock path from clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3402 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3402; COMB Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.640 ns wb_dataCtrlMux:inst6\|inst4 3 REG LCFF_X38_Y14_N1 19 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X38_Y14_N1; Fanout = 19; REG Node = 'wb_dataCtrlMux:inst6\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 } "NODE_NAME" } } { "wb_dataCtrlMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_dataCtrlMux.bdf" { { 344 432 496 424 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.34 % ) " "Info: Total cell delay = 0.537 ns ( 20.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.103 ns ( 79.66 % ) " "Info: Total interconnect delay = 2.103 ns ( 79.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|inst4 {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.580 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.580 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] {} } { 0.000ns 1.091ns 1.345ns 4.157ns 1.031ns } { 0.000ns 0.000ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|inst4 {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "wb_dataCtrlMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_dataCtrlMux.bdf" { { 344 432 496 424 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.580 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.580 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] {} } { 0.000ns 1.091ns 1.345ns 4.157ns 1.031ns } { 0.000ns 0.000ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|inst4 {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.846 ns - Longest register register " "Info: - Longest register to register delay is 8.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_dataCtrlMux:inst6\|inst4 1 REG LCFF_X38_Y14_N1 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y14_N1; Fanout = 19; REG Node = 'wb_dataCtrlMux:inst6\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_dataCtrlMux:inst6|inst4 } "NODE_NAME" } } { "wb_dataCtrlMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_dataCtrlMux.bdf" { { 344 432 496 424 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.789 ns) + CELL(0.420 ns) 2.209 ns StudentDesign:inst1\|abs:inst\|Krets_12:inst2\|inst2 2 COMB LCCOMB_X43_Y15_N2 4 " "Info: 2: + IC(1.789 ns) + CELL(0.420 ns) = 2.209 ns; Loc. = LCCOMB_X43_Y15_N2; Fanout = 4; COMB Node = 'StudentDesign:inst1\|abs:inst\|Krets_12:inst2\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.209 ns" { wb_dataCtrlMux:inst6|inst4 StudentDesign:inst1|abs:inst|Krets_12:inst2|inst2 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Krets_12.bdf" { { 256 368 432 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.393 ns) 3.873 ns StudentDesign:inst1\|abs:inst\|Krets_12:inst2\|inst4 3 COMB LCCOMB_X38_Y14_N22 4 " "Info: 3: + IC(1.271 ns) + CELL(0.393 ns) = 3.873 ns; Loc. = LCCOMB_X38_Y14_N22; Fanout = 4; COMB Node = 'StudentDesign:inst1\|abs:inst\|Krets_12:inst2\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { StudentDesign:inst1|abs:inst|Krets_12:inst2|inst2 StudentDesign:inst1|abs:inst|Krets_12:inst2|inst4 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Krets_12.bdf" { { 72 584 632 136 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.150 ns) 4.710 ns StudentDesign:inst1\|abs:inst\|Krets_12:inst1\|inst6 4 COMB LCCOMB_X41_Y14_N30 4 " "Info: 4: + IC(0.687 ns) + CELL(0.150 ns) = 4.710 ns; Loc. = LCCOMB_X41_Y14_N30; Fanout = 4; COMB Node = 'StudentDesign:inst1\|abs:inst\|Krets_12:inst1\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { StudentDesign:inst1|abs:inst|Krets_12:inst2|inst4 StudentDesign:inst1|abs:inst|Krets_12:inst1|inst6 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Krets_12.bdf" { { 184 576 624 248 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 5.121 ns StudentDesign:inst1\|abs:inst\|Krets_12:inst\|inst8 5 COMB LCCOMB_X41_Y14_N6 2 " "Info: 5: + IC(0.261 ns) + CELL(0.150 ns) = 5.121 ns; Loc. = LCCOMB_X41_Y14_N6; Fanout = 2; COMB Node = 'StudentDesign:inst1\|abs:inst\|Krets_12:inst\|inst8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { StudentDesign:inst1|abs:inst|Krets_12:inst1|inst6 StudentDesign:inst1|abs:inst|Krets_12:inst|inst8 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Krets_12.bdf" { { 296 568 616 360 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 5.519 ns StudentDesign:inst1\|abs:inst\|Krets_12:inst\|inst7 6 COMB LCCOMB_X41_Y14_N26 3 " "Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 5.519 ns; Loc. = LCCOMB_X41_Y14_N26; Fanout = 3; COMB Node = 'StudentDesign:inst1\|abs:inst\|Krets_12:inst\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { StudentDesign:inst1|abs:inst|Krets_12:inst|inst8 StudentDesign:inst1|abs:inst|Krets_12:inst|inst7 } "NODE_NAME" } } { "Krets_12.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Krets_12.bdf" { { 248 664 728 296 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.414 ns) 6.624 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[38\]~157 7 COMB LCCOMB_X40_Y14_N12 2 " "Info: 7: + IC(0.691 ns) + CELL(0.414 ns) = 6.624 ns; Loc. = LCCOMB_X40_Y14_N12; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[38\]~157'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { StudentDesign:inst1|abs:inst|Krets_12:inst|inst7 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[38]~157 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.783 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[39\]~159 8 COMB LCCOMB_X40_Y14_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 6.783 ns; Loc. = LCCOMB_X40_Y14_N14; Fanout = 1; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[39\]~159'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[38]~157 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[39]~159 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.193 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\|cmpr_0jg:auto_generated\|op_1~163 9 COMB LCCOMB_X40_Y14_N16 40 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 7.193 ns; Loc. = LCCOMB_X40_Y14_N16; Fanout = 40; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\|cmpr_0jg:auto_generated\|op_1~163'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[39]~159 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated|op_1~163 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.398 ns) 8.762 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|2-1-mux:inst9\|inst\[21\] 10 COMB LCCOMB_X42_Y16_N18 1 " "Info: 10: + IC(1.171 ns) + CELL(0.398 ns) = 8.762 ns; Loc. = LCCOMB_X42_Y16_N18; Fanout = 1; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|2-1-mux:inst9\|inst\[21\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated|op_1~163 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9|inst[21] } "NODE_NAME" } } { "2-1-mux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/2-1-mux.bdf" { { 88 504 568 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.846 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[21\] 11 REG LCFF_X42_Y16_N19 31 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 8.846 ns; Loc. = LCFF_X42_Y16_N19; Fanout = 31; REG Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[21\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9|inst[21] StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.728 ns ( 30.84 % ) " "Info: Total cell delay = 2.728 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.118 ns ( 69.16 % ) " "Info: Total interconnect delay = 6.118 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.846 ns" { wb_dataCtrlMux:inst6|inst4 StudentDesign:inst1|abs:inst|Krets_12:inst2|inst2 StudentDesign:inst1|abs:inst|Krets_12:inst2|inst4 StudentDesign:inst1|abs:inst|Krets_12:inst1|inst6 StudentDesign:inst1|abs:inst|Krets_12:inst|inst8 StudentDesign:inst1|abs:inst|Krets_12:inst|inst7 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[38]~157 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[39]~159 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated|op_1~163 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9|inst[21] StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.846 ns" { wb_dataCtrlMux:inst6|inst4 {} StudentDesign:inst1|abs:inst|Krets_12:inst2|inst2 {} StudentDesign:inst1|abs:inst|Krets_12:inst2|inst4 {} StudentDesign:inst1|abs:inst|Krets_12:inst1|inst6 {} StudentDesign:inst1|abs:inst|Krets_12:inst|inst8 {} StudentDesign:inst1|abs:inst|Krets_12:inst|inst7 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[38]~157 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[39]~159 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated|op_1~163 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9|inst[21] {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] {} } { 0.000ns 1.789ns 1.271ns 0.687ns 0.261ns 0.248ns 0.691ns 0.000ns 0.000ns 1.171ns 0.000ns } { 0.000ns 0.420ns 0.393ns 0.150ns 0.150ns 0.150ns 0.414ns 0.159ns 0.410ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.580 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.580 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] {} } { 0.000ns 1.091ns 1.345ns 4.157ns 1.031ns } { 0.000ns 0.000ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|inst4 {} } { 0.000ns 1.091ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.846 ns" { wb_dataCtrlMux:inst6|inst4 StudentDesign:inst1|abs:inst|Krets_12:inst2|inst2 StudentDesign:inst1|abs:inst|Krets_12:inst2|inst4 StudentDesign:inst1|abs:inst|Krets_12:inst1|inst6 StudentDesign:inst1|abs:inst|Krets_12:inst|inst8 StudentDesign:inst1|abs:inst|Krets_12:inst|inst7 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[38]~157 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[39]~159 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated|op_1~163 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9|inst[21] StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.846 ns" { wb_dataCtrlMux:inst6|inst4 {} StudentDesign:inst1|abs:inst|Krets_12:inst2|inst2 {} StudentDesign:inst1|abs:inst|Krets_12:inst2|inst4 {} StudentDesign:inst1|abs:inst|Krets_12:inst1|inst6 {} StudentDesign:inst1|abs:inst|Krets_12:inst|inst8 {} StudentDesign:inst1|abs:inst|Krets_12:inst|inst7 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[38]~157 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[39]~159 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated|op_1~163 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9|inst[21] {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[21] {} } { 0.000ns 1.789ns 1.271ns 0.687ns 0.261ns 0.248ns 0.691ns 0.000ns 0.000ns 1.171ns 0.000ns } { 0.000ns 0.420ns 0.393ns 0.150ns 0.150ns 0.150ns 0.414ns 0.159ns 0.410ns 0.398ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register wb_clkGenerator:inst4\|inst3 register wb_clkGenerator:inst4\|inst 19.254 ns " "Info: Slack time is 19.254 ns for clock \"CLOCK_50\" between source register \"wb_clkGenerator:inst4\|inst3\" and destination register \"wb_clkGenerator:inst4\|inst\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "420.17 MHz " "Info: Fmax is restricted to 420.17 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.786 ns + Largest register register " "Info: + Largest register to register requirement is 19.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.000 ns " "Info: + Latch edge is 30.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.000 ns " "Info: - Launch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.671 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns wb_clkGenerator:inst4\|inst 3 REG LCFF_X41_Y23_N9 0 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X41_Y23_N9; Fanout = 0; REG Node = 'wb_clkGenerator:inst4\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLOCK_50~clkctrl wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1632 1696 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.671 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns wb_clkGenerator:inst4\|inst3 3 REG LCFF_X41_Y23_N3 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X41_Y23_N3; Fanout = 1; REG Node = 'wb_clkGenerator:inst4\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLOCK_50~clkctrl wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1536 1600 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1536 1600 408 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1632 1696 408 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.532 ns - Longest register register " "Info: - Longest register to register delay is 0.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_clkGenerator:inst4\|inst3 1 REG LCFF_X41_Y23_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y23_N3; Fanout = 1; REG Node = 'wb_clkGenerator:inst4\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1536 1600 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.149 ns) 0.448 ns wb_clkGenerator:inst4\|inst~feeder 2 COMB LCCOMB_X41_Y23_N8 1 " "Info: 2: + IC(0.299 ns) + CELL(0.149 ns) = 0.448 ns; Loc. = LCCOMB_X41_Y23_N8; Fanout = 1; COMB Node = 'wb_clkGenerator:inst4\|inst~feeder'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { wb_clkGenerator:inst4|inst3 wb_clkGenerator:inst4|inst~feeder } "NODE_NAME" } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1632 1696 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.532 ns wb_clkGenerator:inst4\|inst 3 REG LCFF_X41_Y23_N9 0 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.532 ns; Loc. = LCFF_X41_Y23_N9; Fanout = 0; REG Node = 'wb_clkGenerator:inst4\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { wb_clkGenerator:inst4|inst~feeder wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1632 1696 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.80 % ) " "Info: Total cell delay = 0.233 ns ( 43.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.299 ns ( 56.20 % ) " "Info: Total interconnect delay = 0.299 ns ( 56.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { wb_clkGenerator:inst4|inst3 wb_clkGenerator:inst4|inst~feeder wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.532 ns" { wb_clkGenerator:inst4|inst3 {} wb_clkGenerator:inst4|inst~feeder {} wb_clkGenerator:inst4|inst {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { wb_clkGenerator:inst4|inst3 wb_clkGenerator:inst4|inst~feeder wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.532 ns" { wb_clkGenerator:inst4|inst3 {} wb_clkGenerator:inst4|inst~feeder {} wb_clkGenerator:inst4|inst {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|jtag_debug_mode register wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate 131.79 MHz 7.588 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 131.79 MHz between source register \"sld_hub:sld_hub_inst\|jtag_debug_mode\" and destination register \"wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate\" (period= 7.588 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.561 ns + Longest register register " "Info: + Longest register to register delay is 3.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_debug_mode 1 REG LCFF_X27_Y17_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y17_N9; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.437 ns) 0.953 ns sld_hub:sld_hub_inst\|node_ena~27 2 COMB LCCOMB_X28_Y17_N2 3 " "Info: 2: + IC(0.516 ns) + CELL(0.437 ns) = 0.953 ns; Loc. = LCCOMB_X28_Y17_N2; Fanout = 3; COMB Node = 'sld_hub:sld_hub_inst\|node_ena~27'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~27 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.150 ns) 1.757 ns wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate~40 3 COMB LCCOMB_X30_Y17_N24 5 " "Info: 3: + IC(0.654 ns) + CELL(0.150 ns) = 1.757 ns; Loc. = LCCOMB_X30_Y17_N24; Fanout = 5; COMB Node = 'wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate~40'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { sld_hub:sld_hub_inst|node_ena~27 wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~40 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.438 ns) 3.477 ns wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate~41 4 COMB LCCOMB_X32_Y12_N12 1 " "Info: 4: + IC(1.282 ns) + CELL(0.438 ns) = 3.477 ns; Loc. = LCCOMB_X32_Y12_N12; Fanout = 1; COMB Node = 'wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate~41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~40 wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~41 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.561 ns wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate 5 REG LCFF_X32_Y12_N13 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.561 ns; Loc. = LCFF_X32_Y12_N13; Fanout = 2; REG Node = 'wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~41 wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 31.14 % ) " "Info: Total cell delay = 1.109 ns ( 31.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.452 ns ( 68.86 % ) " "Info: Total interconnect delay = 2.452 ns ( 68.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.561 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~27 wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~40 wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~41 wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.561 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~27 {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~40 {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~41 {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate {} } { 0.000ns 0.516ns 0.654ns 1.282ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.435 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 155 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 155; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 4.435 ns wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate 3 REG LCFF_X32_Y12_N13 2 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 4.435 ns; Loc. = LCFF_X32_Y12_N13; Fanout = 2; REG Node = 'wb_NiosProcessor:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { altera_internal_jtag~TCKUTAPclkctrl wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.11 % ) " "Info: Total cell delay = 0.537 ns ( 12.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.898 ns ( 87.89 % ) " "Info: Total interconnect delay = 3.898 ns ( 87.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.435 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate {} } { 0.000ns 2.874ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.454 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 155 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 155; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 4.454 ns sld_hub:sld_hub_inst\|jtag_debug_mode 3 REG LCFF_X27_Y17_N9 3 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 4.454 ns; Loc. = LCFF_X27_Y17_N9; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.06 % ) " "Info: Total cell delay = 0.537 ns ( 12.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.917 ns ( 87.94 % ) " "Info: Total interconnect delay = 3.917 ns ( 87.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.454 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.454 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 2.874ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.435 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate {} } { 0.000ns 2.874ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.454 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.454 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 2.874ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 231 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } } { "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "c:/altera/80/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 231 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.561 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~27 wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~40 wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~41 wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.561 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~27 {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~40 {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate~41 {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate {} } { 0.000ns 0.516ns 0.654ns 1.282ns 0.000ns } { 0.000ns 0.437ns 0.150ns 0.438ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.435 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} wb_NiosProcessor:inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate {} } { 0.000ns 2.874ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.454 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.454 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 2.874ns 1.043ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst11\[7\] register wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[7\] -6.846 ns " "Info: Minimum slack time is -6.846 ns for clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" between source register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst11\[7\]\" and destination register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.855 ns + Shortest register register " "Info: + Shortest register to register delay is 0.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst11\[7\] 1 REG LCFF_X43_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y14_N1; Fanout = 2; REG Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst11\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] } "NODE_NAME" } } { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -312 1984 2048 -232 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.271 ns) 0.771 ns wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst9\|lpm_mux:\$00000\|mux_boc:auto_generated\|result_node\[7\]~196 2 COMB LCCOMB_X44_Y14_N4 1 " "Info: 2: + IC(0.500 ns) + CELL(0.271 ns) = 0.771 ns; Loc. = LCCOMB_X44_Y14_N4; Fanout = 1; COMB Node = 'wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst9\|lpm_mux:\$00000\|mux_boc:auto_generated\|result_node\[7\]~196'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated|result_node[7]~196 } "NODE_NAME" } } { "db/mux_boc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_boc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.855 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[7\] 3 REG LCFF_X44_Y14_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.855 ns; Loc. = LCFF_X44_Y14_N5; Fanout = 2; REG Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated|result_node[7]~196 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] } "NODE_NAME" } } { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -304 664 728 -224 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 41.52 % ) " "Info: Total cell delay = 0.355 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 58.48 % ) " "Info: Total interconnect delay = 0.500 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated|result_node[7]~196 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.855 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated|result_node[7]~196 {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] {} } { 0.000ns 0.500ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.701 ns - Smallest register register " "Info: - Smallest register to register requirement is 7.701 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 88.571 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" is 88.571 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 88.571 ns -2.358 ns  50 " "Info: Clock period of Source clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" is 88.571 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.685 ns + Smallest " "Info: + Smallest clock skew is 7.685 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 destination 10.331 ns + Longest register " "Info: + Longest clock path from clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" to destination register is 10.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3402 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3402; COMB Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.787 ns) 2.890 ns wb_dataCtrlMux:inst6\|inst4 3 REG LCFF_X38_Y14_N1 19 " "Info: 3: + IC(1.012 ns) + CELL(0.787 ns) = 2.890 ns; Loc. = LCFF_X38_Y14_N1; Fanout = 19; REG Node = 'wb_dataCtrlMux:inst6\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 } "NODE_NAME" } } { "wb_dataCtrlMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_dataCtrlMux.bdf" { { 344 432 496 424 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.150 ns) 3.556 ns wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\] 4 COMB LCCOMB_X38_Y15_N30 6 " "Info: 4: + IC(0.516 ns) + CELL(0.150 ns) = 3.556 ns; Loc. = LCCOMB_X38_Y15_N30; Fanout = 6; COMB Node = 'wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { wb_dataCtrlMux:inst6|inst4 wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.787 ns) 4.582 ns StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst 5 REG LCFF_X38_Y15_N5 4 " "Info: 5: + IC(0.239 ns) + CELL(0.787 ns) = 4.582 ns; Loc. = LCFF_X38_Y15_N5; Fanout = 4; REG Node = 'StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst } "NODE_NAME" } } { "edgeDetector.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/edgeDetector.bdf" { { 208 296 360 288 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.419 ns) 5.330 ns StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst2 6 COMB LCCOMB_X38_Y15_N8 1 " "Info: 6: + IC(0.329 ns) + CELL(0.419 ns) = 5.330 ns; Loc. = LCCOMB_X38_Y15_N8; Fanout = 1; COMB Node = 'StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 } "NODE_NAME" } } { "edgeDetector.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/edgeDetector.bdf" { { 176 552 616 224 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.275 ns) 6.049 ns StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~9 7 COMB LCCOMB_X37_Y15_N8 1 " "Info: 7: + IC(0.444 ns) + CELL(0.275 ns) = 6.049 ns; Loc. = LCCOMB_X37_Y15_N8; Fanout = 1; COMB Node = 'StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~9'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 } "NODE_NAME" } } { "factSTM.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/factSTM.bdf" { { 576 544 608 624 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 6.725 ns StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~10 8 COMB LCCOMB_X37_Y15_N0 1 " "Info: 8: + IC(0.256 ns) + CELL(0.420 ns) = 6.725 ns; Loc. = LCCOMB_X37_Y15_N0; Fanout = 1; COMB Node = 'StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~10'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 } "NODE_NAME" } } { "factSTM.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/factSTM.bdf" { { 576 544 608 624 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 7.122 ns wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\] 9 COMB LCCOMB_X37_Y15_N10 1 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 7.122 ns; Loc. = LCCOMB_X37_Y15_N10; Fanout = 1; COMB Node = 'wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.000 ns) 8.769 ns wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]~clkctrl 10 COMB CLKCTRL_G13 16 " "Info: 10: + IC(1.647 ns) + CELL(0.000 ns) = 8.769 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl } "NODE_NAME" } } { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 10.331 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[7\] 11 REG LCFF_X44_Y14_N5 2 " "Info: 11: + IC(1.025 ns) + CELL(0.537 ns) = 10.331 ns; Loc. = LCFF_X44_Y14_N5; Fanout = 2; REG Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] } "NODE_NAME" } } { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -304 664 728 -224 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.525 ns ( 34.12 % ) " "Info: Total cell delay = 3.525 ns ( 34.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.806 ns ( 65.88 % ) " "Info: Total interconnect delay = 6.806 ns ( 65.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.331 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.331 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|inst4 {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst {} StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 {} StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 {} StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] {} } { 0.000ns 1.091ns 1.012ns 0.516ns 0.239ns 0.329ns 0.444ns 0.256ns 0.247ns 1.647ns 1.025ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.787ns 0.419ns 0.275ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 source 2.646 ns - Shortest register " "Info: - Shortest clock path from clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" to source register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3402 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3402; COMB Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.646 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst11\[7\] 3 REG LCFF_X43_Y14_N1 2 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X43_Y14_N1; Fanout = 2; REG Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst11\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] } "NODE_NAME" } } { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -312 1984 2048 -232 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.109 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.109 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] {} } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.331 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.331 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|inst4 {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst {} StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 {} StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 {} StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] {} } { 0.000ns 1.091ns 1.012ns 0.516ns 0.239ns 0.329ns 0.444ns 0.256ns 0.247ns 1.647ns 1.025ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.787ns 0.419ns 0.275ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] {} } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -312 1984 2048 -232 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -304 664 728 -224 "inst30" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.331 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.331 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|inst4 {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst {} StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 {} StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 {} StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] {} } { 0.000ns 1.091ns 1.012ns 0.516ns 0.239ns 0.329ns 0.444ns 0.256ns 0.247ns 1.647ns 1.025ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.787ns 0.419ns 0.275ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] {} } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated|result_node[7]~196 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.855 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated|result_node[7]~196 {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] {} } { 0.000ns 0.500ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.331 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.331 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|inst4 {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst {} StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 {} StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 {} StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[7] {} } { 0.000ns 1.091ns 1.012ns 0.516ns 0.239ns 0.329ns 0.444ns 0.256ns 0.247ns 1.647ns 1.025ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.787ns 0.419ns 0.275ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst11[7] {} } { 0.000ns 1.091ns 1.018ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 1569 " "Warning: Can't achieve minimum setup and hold requirement wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 along 1569 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register wb_clkGenerator:inst4\|inst3 register wb_clkGenerator:inst4\|inst 516 ps " "Info: Minimum slack time is 516 ps for clock \"CLOCK_50\" between source register \"wb_clkGenerator:inst4\|inst3\" and destination register \"wb_clkGenerator:inst4\|inst\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.532 ns + Shortest register register " "Info: + Shortest register to register delay is 0.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_clkGenerator:inst4\|inst3 1 REG LCFF_X41_Y23_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y23_N3; Fanout = 1; REG Node = 'wb_clkGenerator:inst4\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1536 1600 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.149 ns) 0.448 ns wb_clkGenerator:inst4\|inst~feeder 2 COMB LCCOMB_X41_Y23_N8 1 " "Info: 2: + IC(0.299 ns) + CELL(0.149 ns) = 0.448 ns; Loc. = LCCOMB_X41_Y23_N8; Fanout = 1; COMB Node = 'wb_clkGenerator:inst4\|inst~feeder'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { wb_clkGenerator:inst4|inst3 wb_clkGenerator:inst4|inst~feeder } "NODE_NAME" } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1632 1696 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.532 ns wb_clkGenerator:inst4\|inst 3 REG LCFF_X41_Y23_N9 0 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.532 ns; Loc. = LCFF_X41_Y23_N9; Fanout = 0; REG Node = 'wb_clkGenerator:inst4\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { wb_clkGenerator:inst4|inst~feeder wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1632 1696 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 43.80 % ) " "Info: Total cell delay = 0.233 ns ( 43.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.299 ns ( 56.20 % ) " "Info: Total interconnect delay = 0.299 ns ( 56.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { wb_clkGenerator:inst4|inst3 wb_clkGenerator:inst4|inst~feeder wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.532 ns" { wb_clkGenerator:inst4|inst3 {} wb_clkGenerator:inst4|inst~feeder {} wb_clkGenerator:inst4|inst {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 10.000 ns " "Info: - Launch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.671 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns wb_clkGenerator:inst4\|inst 3 REG LCFF_X41_Y23_N9 0 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X41_Y23_N9; Fanout = 0; REG Node = 'wb_clkGenerator:inst4\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLOCK_50~clkctrl wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1632 1696 408 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns wb_clkGenerator:inst4\|inst3 3 REG LCFF_X41_Y23_N3 1 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X41_Y23_N3; Fanout = 1; REG Node = 'wb_clkGenerator:inst4\|inst3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLOCK_50~clkctrl wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1536 1600 408 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1536 1600 408 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "wb_clkGenerator.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_clkGenerator.bdf" { { 328 1632 1696 408 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { wb_clkGenerator:inst4|inst3 wb_clkGenerator:inst4|inst~feeder wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.532 ns" { wb_clkGenerator:inst4|inst3 {} wb_clkGenerator:inst4|inst~feeder {} wb_clkGenerator:inst4|inst {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl wb_clkGenerator:inst4|inst3 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} wb_clkGenerator:inst4|inst3 {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[20\] SW\[0\] CLOCK_50 12.938 ns register " "Info: tsu for register \"StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[20\]\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is 12.938 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.196 ns + Longest pin register " "Info: + Longest pin to register delay is 19.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 17; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 928 480 648 944 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.438 ns) 3.164 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated\|w_anode41w\[3\]~11 2 COMB LCCOMB_X38_Y16_N14 50 " "Info: 2: + IC(1.727 ns) + CELL(0.438 ns) = 3.164 ns; Loc. = LCCOMB_X38_Y16_N14; Fanout = 50; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated\|w_anode41w\[3\]~11'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { SW[0] StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode41w[3]~11 } "NODE_NAME" } } { "db/decode_c8f.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/decode_c8f.tdf" 43 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(2.663 ns) 7.085 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|mac_mult3~DATAOUT3 3 COMB DSPMULT_X39_Y16_N0 1 " "Info: 3: + IC(1.258 ns) + CELL(2.663 ns) = 7.085 ns; Loc. = DSPMULT_X39_Y16_N0; Fanout = 1; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|mac_mult3~DATAOUT3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.921 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode41w[3]~11 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|mac_mult3~DATAOUT3 } "NODE_NAME" } } { "db/mult_4bn.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mult_4bn.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 7.309 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|mac_out4~DATAOUT3 4 COMB DSPOUT_X39_Y16_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.224 ns) = 7.309 ns; Loc. = DSPOUT_X39_Y16_N2; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|mac_out4~DATAOUT3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|mac_mult3~DATAOUT3 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|mac_out4~DATAOUT3 } "NODE_NAME" } } { "db/mult_4bn.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mult_4bn.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.393 ns) 9.192 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~293 5 COMB LCCOMB_X40_Y17_N16 2 " "Info: 5: + IC(1.490 ns) + CELL(0.393 ns) = 9.192 ns; Loc. = LCCOMB_X40_Y17_N16; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~293'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|mac_out4~DATAOUT3 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~293 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.263 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~295 6 COMB LCCOMB_X40_Y17_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 9.263 ns; Loc. = LCCOMB_X40_Y17_N18; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~295'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~293 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~295 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.334 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~297 7 COMB LCCOMB_X40_Y17_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 9.334 ns; Loc. = LCCOMB_X40_Y17_N20; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~297'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~295 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~297 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.405 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~299 8 COMB LCCOMB_X40_Y17_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 9.405 ns; Loc. = LCCOMB_X40_Y17_N22; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~299'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~297 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~299 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.476 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~301 9 COMB LCCOMB_X40_Y17_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 9.476 ns; Loc. = LCCOMB_X40_Y17_N24; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~301'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~299 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~301 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.547 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~303 10 COMB LCCOMB_X40_Y17_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 9.547 ns; Loc. = LCCOMB_X40_Y17_N26; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~303'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~301 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~303 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.618 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~305 11 COMB LCCOMB_X40_Y17_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 9.618 ns; Loc. = LCCOMB_X40_Y17_N28; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~305'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~303 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~305 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.028 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~306 12 COMB LCCOMB_X40_Y17_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 10.028 ns; Loc. = LCCOMB_X40_Y17_N30; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeMult:inst6\|lpm_mult:lpm_mult_component\|mult_4bn:auto_generated\|op_1~306'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~305 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~306 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.414 ns) 11.804 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[20\]~123 13 COMB LCCOMB_X41_Y16_N16 2 " "Info: 13: + IC(1.362 ns) + CELL(0.414 ns) = 11.804 ns; Loc. = LCCOMB_X41_Y16_N16; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[20\]~123'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~306 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[20]~123 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.875 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[21\]~125 14 COMB LCCOMB_X41_Y16_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 11.875 ns; Loc. = LCCOMB_X41_Y16_N18; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[21\]~125'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[20]~123 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[21]~125 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.946 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[22\]~127 15 COMB LCCOMB_X41_Y16_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 11.946 ns; Loc. = LCCOMB_X41_Y16_N20; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[22\]~127'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[21]~125 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[22]~127 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.017 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[23\]~129 16 COMB LCCOMB_X41_Y16_N22 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 12.017 ns; Loc. = LCCOMB_X41_Y16_N22; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[23\]~129'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[22]~127 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[23]~129 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.088 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[24\]~131 17 COMB LCCOMB_X41_Y16_N24 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 12.088 ns; Loc. = LCCOMB_X41_Y16_N24; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[24\]~131'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[23]~129 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[24]~131 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.159 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[25\]~133 18 COMB LCCOMB_X41_Y16_N26 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 12.159 ns; Loc. = LCCOMB_X41_Y16_N26; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[25\]~133'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[24]~131 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[25]~133 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.230 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[26\]~135 19 COMB LCCOMB_X41_Y16_N28 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 12.230 ns; Loc. = LCCOMB_X41_Y16_N28; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[26\]~135'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[25]~133 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[26]~135 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 12.376 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[27\]~137 20 COMB LCCOMB_X41_Y16_N30 2 " "Info: 20: + IC(0.000 ns) + CELL(0.146 ns) = 12.376 ns; Loc. = LCCOMB_X41_Y16_N30; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[27\]~137'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[26]~135 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[27]~137 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.447 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[28\]~139 21 COMB LCCOMB_X41_Y15_N0 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 12.447 ns; Loc. = LCCOMB_X41_Y15_N0; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[28\]~139'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[27]~137 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[28]~139 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.518 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[29\]~141 22 COMB LCCOMB_X41_Y15_N2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 12.518 ns; Loc. = LCCOMB_X41_Y15_N2; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[29\]~141'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[28]~139 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[29]~141 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.589 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[30\]~143 23 COMB LCCOMB_X41_Y15_N4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 12.589 ns; Loc. = LCCOMB_X41_Y15_N4; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[30\]~143'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[29]~141 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[30]~143 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.660 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[31\]~145 24 COMB LCCOMB_X41_Y15_N6 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 12.660 ns; Loc. = LCCOMB_X41_Y15_N6; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[31\]~145'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[30]~143 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[31]~145 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.731 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[32\]~147 25 COMB LCCOMB_X41_Y15_N8 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 12.731 ns; Loc. = LCCOMB_X41_Y15_N8; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[32\]~147'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[31]~145 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[32]~147 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.802 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[33\]~149 26 COMB LCCOMB_X41_Y15_N10 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 12.802 ns; Loc. = LCCOMB_X41_Y15_N10; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[33\]~149'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[32]~147 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[33]~149 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.873 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[34\]~151 27 COMB LCCOMB_X41_Y15_N12 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 12.873 ns; Loc. = LCCOMB_X41_Y15_N12; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[34\]~151'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[33]~149 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[34]~151 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.032 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[35\]~153 28 COMB LCCOMB_X41_Y15_N14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 13.032 ns; Loc. = LCCOMB_X41_Y15_N14; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[35\]~153'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[34]~151 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[35]~153 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.103 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[36\]~155 29 COMB LCCOMB_X41_Y15_N16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 13.103 ns; Loc. = LCCOMB_X41_Y15_N16; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[36\]~155'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[35]~153 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[36]~155 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.174 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[37\]~157 30 COMB LCCOMB_X41_Y15_N18 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 13.174 ns; Loc. = LCCOMB_X41_Y15_N18; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[37\]~157'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[36]~155 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[37]~157 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.245 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[38\]~159 31 COMB LCCOMB_X41_Y15_N20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 13.245 ns; Loc. = LCCOMB_X41_Y15_N20; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[38\]~159'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[37]~157 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[38]~159 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.316 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[39\]~161 32 COMB LCCOMB_X41_Y15_N22 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 13.316 ns; Loc. = LCCOMB_X41_Y15_N22; Fanout = 1; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[39\]~161'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[38]~159 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[39]~161 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.726 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[40\]~162 33 COMB LCCOMB_X41_Y15_N24 40 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 13.726 ns; Loc. = LCCOMB_X41_Y15_N24; Fanout = 40; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|wb_aComp_envShapeSub:inst7\|lpm_add_sub:lpm_add_sub_component\|add_sub_k5i:auto_generated\|result_int\[40\]~162'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[39]~161 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[40]~162 } "NODE_NAME" } } { "db/add_sub_k5i.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/add_sub_k5i.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.398 ns) 14.901 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|inst10\[25\] 34 COMB LCCOMB_X40_Y15_N6 2 " "Info: 34: + IC(0.777 ns) + CELL(0.398 ns) = 14.901 ns; Loc. = LCCOMB_X40_Y15_N6; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_valueReducer:inst1\|inst10\[25\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[40]~162 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|inst10[25] } "NODE_NAME" } } { "wb_aComp_valueReducer.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_valueReducer.bdf" { { 432 1144 1208 480 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.393 ns) 15.976 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[25\]~131 35 COMB LCCOMB_X40_Y15_N18 2 " "Info: 35: + IC(0.682 ns) + CELL(0.393 ns) = 15.976 ns; Loc. = LCCOMB_X40_Y15_N18; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[25\]~131'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|inst10[25] StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[25]~131 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.047 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[26\]~133 36 COMB LCCOMB_X40_Y15_N20 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 16.047 ns; Loc. = LCCOMB_X40_Y15_N20; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[26\]~133'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[25]~131 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[26]~133 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.118 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[27\]~135 37 COMB LCCOMB_X40_Y15_N22 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 16.118 ns; Loc. = LCCOMB_X40_Y15_N22; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[27\]~135'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[26]~133 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[27]~135 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.189 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[28\]~137 38 COMB LCCOMB_X40_Y15_N24 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 16.189 ns; Loc. = LCCOMB_X40_Y15_N24; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[28\]~137'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[27]~135 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[28]~137 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.260 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[29\]~139 39 COMB LCCOMB_X40_Y15_N26 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 16.260 ns; Loc. = LCCOMB_X40_Y15_N26; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[29\]~139'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[28]~137 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[29]~139 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.331 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[30\]~141 40 COMB LCCOMB_X40_Y15_N28 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 16.331 ns; Loc. = LCCOMB_X40_Y15_N28; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[30\]~141'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[29]~139 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[30]~141 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 16.477 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[31\]~143 41 COMB LCCOMB_X40_Y15_N30 2 " "Info: 41: + IC(0.000 ns) + CELL(0.146 ns) = 16.477 ns; Loc. = LCCOMB_X40_Y15_N30; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[31\]~143'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[30]~141 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[31]~143 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.548 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[32\]~145 42 COMB LCCOMB_X40_Y14_N0 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 16.548 ns; Loc. = LCCOMB_X40_Y14_N0; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[32\]~145'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[31]~143 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[32]~145 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.619 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[33\]~147 43 COMB LCCOMB_X40_Y14_N2 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 16.619 ns; Loc. = LCCOMB_X40_Y14_N2; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[33\]~147'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[32]~145 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[33]~147 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.690 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[34\]~149 44 COMB LCCOMB_X40_Y14_N4 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 16.690 ns; Loc. = LCCOMB_X40_Y14_N4; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[34\]~149'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[33]~147 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[34]~149 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.761 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[35\]~151 45 COMB LCCOMB_X40_Y14_N6 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 16.761 ns; Loc. = LCCOMB_X40_Y14_N6; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[35\]~151'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[34]~149 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[35]~151 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.832 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[36\]~153 46 COMB LCCOMB_X40_Y14_N8 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 16.832 ns; Loc. = LCCOMB_X40_Y14_N8; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[36\]~153'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[35]~151 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[36]~153 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.903 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[37\]~155 47 COMB LCCOMB_X40_Y14_N10 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 16.903 ns; Loc. = LCCOMB_X40_Y14_N10; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[37\]~155'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[36]~153 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[37]~155 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.974 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[38\]~157 48 COMB LCCOMB_X40_Y14_N12 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 16.974 ns; Loc. = LCCOMB_X40_Y14_N12; Fanout = 2; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[38\]~157'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[37]~155 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[38]~157 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 17.133 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[39\]~159 49 COMB LCCOMB_X40_Y14_N14 1 " "Info: 49: + IC(0.000 ns) + CELL(0.159 ns) = 17.133 ns; Loc. = LCCOMB_X40_Y14_N14; Fanout = 1; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[39\]~159'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[38]~157 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[39]~159 } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.543 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\|cmpr_0jg:auto_generated\|op_1~163 50 COMB LCCOMB_X40_Y14_N16 40 " "Info: 50: + IC(0.000 ns) + CELL(0.410 ns) = 17.543 ns; Loc. = LCCOMB_X40_Y14_N16; Fanout = 40; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|wb_aComp_envComp:inst\|lpm_compare:lpm_compare_component\|cmpr_0jg:auto_generated\|op_1~163'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[39]~159 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated|op_1~163 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.398 ns) 19.112 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|2-1-mux:inst9\|inst\[20\] 51 COMB LCCOMB_X42_Y16_N20 1 " "Info: 51: + IC(1.171 ns) + CELL(0.398 ns) = 19.112 ns; Loc. = LCCOMB_X42_Y16_N20; Fanout = 1; COMB Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|2-1-mux:inst9\|inst\[20\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated|op_1~163 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9|inst[20] } "NODE_NAME" } } { "2-1-mux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/2-1-mux.bdf" { { 88 504 568 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 19.196 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[20\] 52 REG LCFF_X42_Y16_N21 32 " "Info: 52: + IC(0.000 ns) + CELL(0.084 ns) = 19.196 ns; Loc. = LCFF_X42_Y16_N21; Fanout = 32; REG Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[20\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9|inst[20] StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[20] } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.729 ns ( 55.89 % ) " "Info: Total cell delay = 10.729 ns ( 55.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.467 ns ( 44.11 % ) " "Info: Total interconnect delay = 8.467 ns ( 44.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "19.196 ns" { SW[0] StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode41w[3]~11 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|mac_mult3~DATAOUT3 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|mac_out4~DATAOUT3 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~293 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~295 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~297 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~299 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~301 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~303 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~305 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~306 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[20]~123 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[21]~125 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[22]~127 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[23]~129 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[24]~131 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[25]~133 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[26]~135 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[27]~137 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[28]~139 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[29]~141 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[30]~143 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[31]~145 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[32]~147 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[33]~149 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[34]~151 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[35]~153 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[36]~155 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[37]~157 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[38]~159 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[39]~161 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[40]~162 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|inst10[25] StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[25]~131 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[26]~133 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[27]~135 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[28]~137 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[29]~139 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[30]~141 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[31]~143 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[32]~145 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[33]~147 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[34]~149 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[35]~151 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[36]~153 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[37]~155 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[38]~157 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[39]~159 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated|op_1~163 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9|inst[20] StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[20] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "19.196 ns" { SW[0] {} SW[0]~combout {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode41w[3]~11 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|mac_mult3~DATAOUT3 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|mac_out4~DATAOUT3 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~293 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~295 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~297 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~299 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~301 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~303 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~305 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~306 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[20]~123 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[21]~125 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[22]~127 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[23]~129 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[24]~131 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[25]~133 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[26]~135 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[27]~137 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[28]~139 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[29]~141 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[30]~143 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[31]~145 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[32]~147 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[33]~149 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[34]~151 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[35]~153 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[36]~155 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[37]~157 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[38]~159 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[39]~161 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[40]~162 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|inst10[25] {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[25]~131 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[26]~133 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[27]~135 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[28]~137 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[29]~139 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[30]~141 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[31]~143 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[32]~145 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[33]~147 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[34]~149 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[35]~151 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[36]~153 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[37]~155 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[38]~157 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[39]~159 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated|op_1~163 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9|inst[20] {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[20] {} } { 0.000ns 0.000ns 1.727ns 1.258ns 0.000ns 1.490ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.362ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.777ns 0.682ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.171ns 0.000ns } { 0.000ns 0.999ns 0.438ns 2.663ns 0.224ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 destination 8.580 ns - Shortest register " "Info: - Shortest clock path from clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" to destination register is 8.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3402 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3402; COMB Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.419 ns) 2.855 ns wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\] 3 COMB LCCOMB_X38_Y15_N30 6 " "Info: 3: + IC(1.345 ns) + CELL(0.419 ns) = 2.855 ns; Loc. = LCCOMB_X38_Y15_N30; Fanout = 6; COMB Node = 'wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.157 ns) + CELL(0.000 ns) 7.012 ns wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]~clkctrl 4 COMB CLKCTRL_G15 77 " "Info: 4: + IC(4.157 ns) + CELL(0.000 ns) = 7.012 ns; Loc. = CLKCTRL_G15; Fanout = 77; COMB Node = 'wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.157 ns" { wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl } "NODE_NAME" } } { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 8.580 ns StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[20\] 5 REG LCFF_X42_Y16_N21 32 " "Info: 5: + IC(1.031 ns) + CELL(0.537 ns) = 8.580 ns; Loc. = LCFF_X42_Y16_N21; Fanout = 32; REG Node = 'StudentDesign:inst1\|fact:inst5\|wb_aComp_envShape:inst8\|inst2\[20\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[20] } "NODE_NAME" } } { "wb_aComp_envShape.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_aComp_envShape.bdf" { { 464 1736 1800 544 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.956 ns ( 11.14 % ) " "Info: Total cell delay = 0.956 ns ( 11.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.624 ns ( 88.86 % ) " "Info: Total interconnect delay = 7.624 ns ( 88.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.580 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[20] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.580 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[20] {} } { 0.000ns 1.091ns 1.345ns 4.157ns 1.031ns } { 0.000ns 0.000ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "19.196 ns" { SW[0] StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode41w[3]~11 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|mac_mult3~DATAOUT3 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|mac_out4~DATAOUT3 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~293 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~295 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~297 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~299 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~301 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~303 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~305 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~306 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[20]~123 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[21]~125 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[22]~127 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[23]~129 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[24]~131 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[25]~133 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[26]~135 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[27]~137 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[28]~139 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[29]~141 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[30]~143 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[31]~145 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[32]~147 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[33]~149 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[34]~151 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[35]~153 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[36]~155 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[37]~157 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[38]~159 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[39]~161 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[40]~162 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|inst10[25] StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[25]~131 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[26]~133 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[27]~135 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[28]~137 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[29]~139 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[30]~141 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[31]~143 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[32]~145 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[33]~147 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[34]~149 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[35]~151 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[36]~153 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[37]~155 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[38]~157 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[39]~159 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated|op_1~163 StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9|inst[20] StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[20] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "19.196 ns" { SW[0] {} SW[0]~combout {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode41w[3]~11 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|mac_mult3~DATAOUT3 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|mac_out4~DATAOUT3 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~293 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~295 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~297 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~299 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~301 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~303 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~305 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_4bn:auto_generated|op_1~306 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[20]~123 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[21]~125 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[22]~127 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[23]~129 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[24]~131 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[25]~133 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[26]~135 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[27]~137 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[28]~139 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[29]~141 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[30]~143 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[31]~145 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[32]~147 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[33]~149 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[34]~151 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[35]~153 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[36]~155 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[37]~157 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[38]~159 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[39]~161 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_k5i:auto_generated|result_int[40]~162 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|inst10[25] {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[25]~131 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[26]~133 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[27]~135 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[28]~137 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[29]~139 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[30]~141 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[31]~143 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[32]~145 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[33]~147 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[34]~149 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[35]~151 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[36]~153 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[37]~155 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[38]~157 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[39]~159 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_0jg:auto_generated|op_1~163 {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9|inst[20] {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[20] {} } { 0.000ns 0.000ns 1.727ns 1.258ns 0.000ns 1.490ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.362ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.777ns 0.682ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.171ns 0.000ns } { 0.000ns 0.999ns 0.438ns 2.663ns 0.224ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.398ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.398ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.580 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[20] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.580 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl {} StudentDesign:inst1|fact:inst5|wb_aComp_envShape:inst8|inst2[20] {} } { 0.000ns 1.091ns 1.345ns 4.157ns 1.031ns } { 0.000ns 0.000ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 I2C_SDAT wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\] 17.478 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"I2C_SDAT\" through register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\]\" is 17.478 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 source 9.336 ns + Longest register " "Info: + Longest clock path from clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" to source register is 9.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3402 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3402; COMB Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.787 ns) 2.883 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_idle 3 REG LCFF_X44_Y25_N15 9 " "Info: 3: + IC(1.005 ns) + CELL(0.787 ns) = 2.883 ns; Loc. = LCFF_X44_Y25_N15; Fanout = 9; REG Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|sm_seqCurrentState.state_bsm_idle'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.792 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_seqCurrentState.state_bsm_idle } "NODE_NAME" } } { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.416 ns) 4.275 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector4~23 4 COMB LCCOMB_X43_Y25_N12 3 " "Info: 4: + IC(0.976 ns) + CELL(0.416 ns) = 4.275 ns; Loc. = LCCOMB_X43_Y25_N12; Fanout = 3; COMB Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector4~23'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_seqCurrentState.state_bsm_idle wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector4~23 } "NODE_NAME" } } { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 733 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.436 ns) 5.421 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector13 5 COMB LCCOMB_X43_Y25_N28 1 " "Info: 5: + IC(0.710 ns) + CELL(0.436 ns) = 5.421 ns; Loc. = LCCOMB_X43_Y25_N28; Fanout = 1; COMB Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector13'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector4~23 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13 } "NODE_NAME" } } { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 733 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.364 ns) + CELL(0.000 ns) 7.785 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector13~clkctrl 6 COMB CLKCTRL_G4 8 " "Info: 6: + IC(2.364 ns) + CELL(0.000 ns) = 7.785 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector13~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13~clkctrl } "NODE_NAME" } } { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 733 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 9.336 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\] 7 REG LCFF_X43_Y12_N31 1 " "Info: 7: + IC(1.014 ns) + CELL(0.537 ns) = 9.336 ns; Loc. = LCFF_X43_Y12_N31; Fanout = 1; REG Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes|shiftRegister[7] } "NODE_NAME" } } { "wb_block_serDes.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_serDes.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.176 ns ( 23.31 % ) " "Info: Total cell delay = 2.176 ns ( 23.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.160 ns ( 76.69 % ) " "Info: Total interconnect delay = 7.160 ns ( 76.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.336 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_seqCurrentState.state_bsm_idle wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector4~23 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes|shiftRegister[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.336 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_seqCurrentState.state_bsm_idle {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector4~23 {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13 {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes|shiftRegister[7] {} } { 0.000ns 1.091ns 1.005ns 0.976ns 0.710ns 2.364ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.436ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "wb_block_serDes.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_serDes.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.250 ns + Longest register pin " "Info: + Longest register to pin delay is 10.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\] 1 REG LCFF_X43_Y12_N31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y12_N31; Fanout = 1; REG Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|wb_block_serDes:comp_serDes\|shiftRegister\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes|shiftRegister[7] } "NODE_NAME" } } { "wb_block_serDes.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_block_serDes.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.420 ns) 0.728 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector15~109 2 COMB LCCOMB_X43_Y12_N16 1 " "Info: 2: + IC(0.308 ns) + CELL(0.420 ns) = 0.728 ns; Loc. = LCCOMB_X43_Y12_N16; Fanout = 1; COMB Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector15~109'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes|shiftRegister[7] wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector15~109 } "NODE_NAME" } } { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 733 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(0.438 ns) 3.050 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector15~110 3 COMB LCCOMB_X45_Y25_N0 1 " "Info: 3: + IC(1.884 ns) + CELL(0.438 ns) = 3.050 ns; Loc. = LCCOMB_X45_Y25_N0; Fanout = 1; COMB Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioCFG_CFGctrl:inst1\|wb_audioCFG_twoWireMaster:inst8\|Selector15~110'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector15~109 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector15~110 } "NODE_NAME" } } { "wb_audioCFG_twoWireMaster.vhd" "" { Text "D:/user/Lab3_2009_v4test/Lab3/wb_audioCFG_twoWireMaster.vhd" 733 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.392 ns) + CELL(2.808 ns) 10.250 ns I2C_SDAT 4 PIN PIN_B6 0 " "Info: 4: + IC(4.392 ns) + CELL(2.808 ns) = 10.250 ns; Loc. = PIN_B6; Fanout = 0; PIN Node = 'I2C_SDAT'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector15~110 I2C_SDAT } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -120 1592 1768 -104 "I2C_SDAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.666 ns ( 35.77 % ) " "Info: Total cell delay = 3.666 ns ( 35.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.584 ns ( 64.23 % ) " "Info: Total interconnect delay = 6.584 ns ( 64.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.250 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes|shiftRegister[7] wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector15~109 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector15~110 I2C_SDAT } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.250 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes|shiftRegister[7] {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector15~109 {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector15~110 {} I2C_SDAT {} } { 0.000ns 0.308ns 1.884ns 4.392ns } { 0.000ns 0.420ns 0.438ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.336 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_seqCurrentState.state_bsm_idle wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector4~23 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes|shiftRegister[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.336 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|sm_seqCurrentState.state_bsm_idle {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector4~23 {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13 {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector13~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes|shiftRegister[7] {} } { 0.000ns 1.091ns 1.005ns 0.976ns 0.710ns 2.364ns 1.014ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.436ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.250 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes|shiftRegister[7] wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector15~109 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector15~110 I2C_SDAT } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.250 ns" { wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|wb_block_serDes:comp_serDes|shiftRegister[7] {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector15~109 {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioCFG_CFGctrl:inst1|wb_audioCFG_twoWireMaster:inst8|Selector15~110 {} I2C_SDAT {} } { 0.000ns 0.308ns 1.884ns 4.392ns } { 0.000ns 0.420ns 0.438ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[3\] LEDG\[8\] 9.948 ns Longest " "Info: Longest tpd from source pin \"KEY\[3\]\" to destination pin \"LEDG\[8\]\" is 9.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 1000 480 648 1016 "KEY\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.328 ns) + CELL(2.758 ns) 9.948 ns LEDG\[8\] 2 PIN PIN_Y12 0 " "Info: 2: + IC(6.328 ns) + CELL(2.758 ns) = 9.948 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LEDG\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.086 ns" { KEY[3] LEDG[8] } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 648 1592 1768 664 "LEDG\[7..0\]" "" } { 1000 1592 1768 1016 "LEDG\[8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.620 ns ( 36.39 % ) " "Info: Total cell delay = 3.620 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.328 ns ( 63.61 % ) " "Info: Total interconnect delay = 6.328 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "9.948 ns" { KEY[3] LEDG[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "9.948 ns" { KEY[3] {} KEY[3]~combout {} LEDG[8] {} } { 0.000ns 0.000ns 6.328ns } { 0.000ns 0.862ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[13\] SW\[7\] CLOCK_50 4.817 ns register " "Info: th for register \"wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[13\]\" (data pin = \"SW\[7\]\", clock pin = \"CLOCK_50\") is 4.817 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { -200 472 640 -184 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 destination 10.335 ns + Longest register " "Info: + Longest clock path from clock \"wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0\" to destination register is 10.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 3402 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 3402; COMB Node = 'wb_clkGenerator:inst4\|wb_clkGeneratorPLL:inst1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.787 ns) 2.890 ns wb_dataCtrlMux:inst6\|inst4 3 REG LCFF_X38_Y14_N1 19 " "Info: 3: + IC(1.012 ns) + CELL(0.787 ns) = 2.890 ns; Loc. = LCFF_X38_Y14_N1; Fanout = 19; REG Node = 'wb_dataCtrlMux:inst6\|inst4'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 } "NODE_NAME" } } { "wb_dataCtrlMux.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_dataCtrlMux.bdf" { { 344 432 496 424 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.150 ns) 3.556 ns wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\] 4 COMB LCCOMB_X38_Y15_N30 6 " "Info: 4: + IC(0.516 ns) + CELL(0.150 ns) = 3.556 ns; Loc. = LCCOMB_X38_Y15_N30; Fanout = 6; COMB Node = 'wb_dataCtrlMux:inst6\|busmux:inst1\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { wb_dataCtrlMux:inst6|inst4 wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.787 ns) 4.582 ns StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst 5 REG LCFF_X38_Y15_N5 4 " "Info: 5: + IC(0.239 ns) + CELL(0.787 ns) = 4.582 ns; Loc. = LCFF_X38_Y15_N5; Fanout = 4; REG Node = 'StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst } "NODE_NAME" } } { "edgeDetector.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/edgeDetector.bdf" { { 208 296 360 288 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.419 ns) 5.330 ns StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst2 6 COMB LCCOMB_X38_Y15_N8 1 " "Info: 6: + IC(0.329 ns) + CELL(0.419 ns) = 5.330 ns; Loc. = LCCOMB_X38_Y15_N8; Fanout = 1; COMB Node = 'StudentDesign:inst1\|fact:inst5\|edgeDetector:inst\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 } "NODE_NAME" } } { "edgeDetector.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/edgeDetector.bdf" { { 176 552 616 224 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.275 ns) 6.049 ns StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~9 7 COMB LCCOMB_X37_Y15_N8 1 " "Info: 7: + IC(0.444 ns) + CELL(0.275 ns) = 6.049 ns; Loc. = LCCOMB_X37_Y15_N8; Fanout = 1; COMB Node = 'StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~9'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 } "NODE_NAME" } } { "factSTM.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/factSTM.bdf" { { 576 544 608 624 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 6.725 ns StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~10 8 COMB LCCOMB_X37_Y15_N0 1 " "Info: 8: + IC(0.256 ns) + CELL(0.420 ns) = 6.725 ns; Loc. = LCCOMB_X37_Y15_N0; Fanout = 1; COMB Node = 'StudentDesign:inst1\|fact:inst5\|factSTM:inst1\|inst14~10'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 } "NODE_NAME" } } { "factSTM.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/factSTM.bdf" { { 576 544 608 624 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 7.122 ns wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\] 9 COMB LCCOMB_X37_Y15_N10 1 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 7.122 ns; Loc. = LCCOMB_X37_Y15_N10; Fanout = 1; COMB Node = 'wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.647 ns) + CELL(0.000 ns) 8.769 ns wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]~clkctrl 10 COMB CLKCTRL_G13 16 " "Info: 10: + IC(1.647 ns) + CELL(0.000 ns) = 8.769 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst10\|lpm_mux:\$00000\|mux_lmc:auto_generated\|result_node\[0\]~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl } "NODE_NAME" } } { "db/mux_lmc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_lmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 10.335 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[13\] 11 REG LCFF_X44_Y15_N21 2 " "Info: 11: + IC(1.029 ns) + CELL(0.537 ns) = 10.335 ns; Loc. = LCFF_X44_Y15_N21; Fanout = 2; REG Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[13\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[13] } "NODE_NAME" } } { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -304 664 728 -224 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.525 ns ( 34.11 % ) " "Info: Total cell delay = 3.525 ns ( 34.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.810 ns ( 65.89 % ) " "Info: Total interconnect delay = 6.810 ns ( 65.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.335 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[13] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.335 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|inst4 {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst {} StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 {} StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 {} StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[13] {} } { 0.000ns 1.091ns 1.012ns 0.516ns 0.239ns 0.329ns 0.444ns 0.256ns 0.247ns 1.647ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.787ns 0.419ns 0.275ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -304 664 728 -224 "inst30" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.426 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SW\[7\] 1 PIN PIN_C13 18 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 18; PIN Node = 'SW\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "Lab3.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/Lab3.bdf" { { 928 480 648 944 "SW\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.275 ns) 3.342 ns wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst9\|lpm_mux:\$00000\|mux_boc:auto_generated\|result_node\[13\]~190 2 COMB LCCOMB_X44_Y15_N20 1 " "Info: 2: + IC(2.088 ns) + CELL(0.275 ns) = 3.342 ns; Loc. = LCCOMB_X44_Y15_N20; Fanout = 1; COMB Node = 'wb_audio_AdvInterface:inst5\|wb_audio_bypassMux:inst4\|busmux:inst9\|lpm_mux:\$00000\|mux_boc:auto_generated\|result_node\[13\]~190'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { SW[7] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated|result_node[13]~190 } "NODE_NAME" } } { "db/mux_boc.tdf" "" { Text "D:/user/Lab3_2009_v4test/Lab3/db/mux_boc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.426 ns wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[13\] 3 REG LCFF_X44_Y15_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.426 ns; Loc. = LCFF_X44_Y15_N21; Fanout = 2; REG Node = 'wb_audio_AdvInterface:inst5\|wb_audio_BasicInterface:inst7\|wb_audioStream_Interface:inst2\|inst30\[13\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated|result_node[13]~190 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[13] } "NODE_NAME" } } { "wb_audioStream_Interface.bdf" "" { Schematic "D:/user/Lab3_2009_v4test/Lab3/wb_audioStream_Interface.bdf" { { -304 664 728 -224 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 39.05 % ) " "Info: Total cell delay = 1.338 ns ( 39.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 60.95 % ) " "Info: Total interconnect delay = 2.088 ns ( 60.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.426 ns" { SW[7] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated|result_node[13]~190 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[13] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.426 ns" { SW[7] {} SW[7]~combout {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated|result_node[13]~190 {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[13] {} } { 0.000ns 0.000ns 2.088ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.335 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl wb_dataCtrlMux:inst6|inst4 wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[13] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.335 ns" { wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0 {} wb_clkGenerator:inst4|wb_clkGeneratorPLL:inst1|altpll:altpll_component|_clk0~clkctrl {} wb_dataCtrlMux:inst6|inst4 {} wb_dataCtrlMux:inst6|busmux:inst1|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst {} StudentDesign:inst1|fact:inst5|edgeDetector:inst|inst2 {} StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~9 {} StudentDesign:inst1|fact:inst5|factSTM:inst1|inst14~10 {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0] {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst10|lpm_mux:$00000|mux_lmc:auto_generated|result_node[0]~clkctrl {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[13] {} } { 0.000ns 1.091ns 1.012ns 0.516ns 0.239ns 0.329ns 0.444ns 0.256ns 0.247ns 1.647ns 1.029ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.787ns 0.419ns 0.275ns 0.420ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.426 ns" { SW[7] wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated|result_node[13]~190 wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[13] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.426 ns" { SW[7] {} SW[7]~combout {} wb_audio_AdvInterface:inst5|wb_audio_bypassMux:inst4|busmux:inst9|lpm_mux:$00000|mux_boc:auto_generated|result_node[13]~190 {} wb_audio_AdvInterface:inst5|wb_audio_BasicInterface:inst7|wb_audioStream_Interface:inst2|inst30[13] {} } { 0.000ns 0.000ns 2.088ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 11:33:45 2009 " "Info: Processing ended: Wed Sep 30 11:33:45 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 708 s " "Info: Quartus II Full Compilation was successful. 0 errors, 708 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
