/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [14:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [20:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [18:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [32:0] celloutsig_0_3z;
  wire [23:0] celloutsig_0_47z;
  wire [8:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  reg [22:0] celloutsig_0_77z;
  wire [4:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [27:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(celloutsig_0_1z[4] & celloutsig_0_7z[3]);
  assign celloutsig_0_0z = !(in_data[78] ? in_data[19] : in_data[17]);
  assign celloutsig_1_12z = !(celloutsig_1_6z[3] ? celloutsig_1_7z[6] : celloutsig_1_9z);
  assign celloutsig_1_16z = !(celloutsig_1_4z ? celloutsig_1_3z[1] : celloutsig_1_0z[1]);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? in_data[60] : celloutsig_0_0z);
  assign celloutsig_0_76z = ~(celloutsig_0_24z[1] ^ celloutsig_0_18z[1]);
  assign celloutsig_0_12z = ~(in_data[36] ^ celloutsig_0_7z[2]);
  assign celloutsig_0_5z = { celloutsig_0_3z[25:24], celloutsig_0_1z } / { 1'h1, celloutsig_0_4z[7:0] };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_5z } / { 1'h1, in_data[184:160], celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_1_9z = in_data[168:141] > { celloutsig_1_7z[2], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_10z = celloutsig_1_2z[8:3] > celloutsig_1_7z[6:1];
  assign celloutsig_1_11z = { in_data[120:114], celloutsig_1_5z, celloutsig_1_8z } > celloutsig_1_3z[14:4];
  assign celloutsig_0_11z = { celloutsig_0_3z[15:8], celloutsig_0_1z } || { celloutsig_0_5z[7:1], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_15z = { celloutsig_0_1z[5], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_0z } || celloutsig_0_14z[8:5];
  assign celloutsig_0_6z = { celloutsig_0_5z[3:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } < { celloutsig_0_5z[1:0], celloutsig_0_5z };
  assign celloutsig_0_31z = celloutsig_0_8z < celloutsig_0_24z;
  assign celloutsig_1_17z = celloutsig_1_16z & ~(celloutsig_1_1z[2]);
  assign celloutsig_0_10z = celloutsig_0_9z[1] & ~(celloutsig_0_8z[2]);
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[19:12] };
  assign celloutsig_0_8z = { celloutsig_0_3z[15:14], celloutsig_0_6z } % { 1'h1, celloutsig_0_7z[1:0] };
  assign celloutsig_0_22z = { celloutsig_0_3z[23:20], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_20z } % { 1'h1, in_data[17:13], celloutsig_0_18z };
  assign celloutsig_0_9z = celloutsig_0_7z[3:1] % { 1'h1, celloutsig_0_5z[4:3] };
  assign celloutsig_1_14z = { celloutsig_1_7z[5:1], celloutsig_1_6z } * { celloutsig_1_2z[9:4], celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[14:10], celloutsig_0_0z, celloutsig_0_0z } * { in_data[68:63], celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_5z[3] ? { celloutsig_0_1z[0], celloutsig_0_5z[8:4], 1'h1, celloutsig_0_5z[2:0], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_10z } : { celloutsig_0_4z[4:0], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_26z = celloutsig_0_4z[8:6] !== { celloutsig_0_8z[1:0], celloutsig_0_6z };
  assign celloutsig_1_19z = celloutsig_1_14z[6:0] | celloutsig_1_15z[12:6];
  assign celloutsig_1_4z = | { celloutsig_1_2z[10:0], celloutsig_1_0z };
  assign celloutsig_1_8z = | celloutsig_1_7z;
  assign celloutsig_1_13z = | celloutsig_1_2z[6:1];
  assign celloutsig_1_15z = { celloutsig_1_14z[4:1], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_8z } >> in_data[177:163];
  assign celloutsig_0_3z = { in_data[37:13], celloutsig_0_0z, celloutsig_0_1z } <<< { in_data[30:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[166:155], celloutsig_1_0z, celloutsig_1_1z } <<< { in_data[137:123], celloutsig_1_0z };
  assign celloutsig_0_20z = celloutsig_0_18z[10:2] <<< { celloutsig_0_4z[8:1], celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_16z[4:3], celloutsig_0_10z } <<< celloutsig_0_4z[5:3];
  assign celloutsig_0_29z = celloutsig_0_3z[27:9] <<< { celloutsig_0_22z[18:2], celloutsig_0_26z, celloutsig_0_12z };
  assign celloutsig_1_3z = in_data[160:146] >>> celloutsig_1_2z[16:2];
  assign celloutsig_1_5z = celloutsig_1_1z >>> { celloutsig_1_3z[9:8], celloutsig_1_4z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_4z } >>> celloutsig_1_3z[9:6];
  assign celloutsig_0_18z = { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z } >>> { celloutsig_0_14z[14:1], celloutsig_0_2z };
  assign celloutsig_0_47z = { celloutsig_0_3z[14:2], celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_5z } - { celloutsig_0_29z[12:4], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[151:149] - in_data[166:164];
  assign celloutsig_0_7z = celloutsig_0_4z[8:4] ~^ in_data[39:35];
  assign celloutsig_1_1z = in_data[172:170] ~^ in_data[127:125];
  assign celloutsig_0_14z = { in_data[75:70], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z } ~^ { in_data[89:88], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z[13:10], celloutsig_1_1z } ^ { celloutsig_1_3z[7:4], celloutsig_1_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_77z = 23'h000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_77z = celloutsig_0_47z[22:0];
  assign { out_data[155:128], out_data[102:96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
