INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_2/project_2.srcs/sources_1/new/testbench_RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_2/project_2.srcs/sources_1/new/RCA.v" into library xil_defaultlib
ERROR: [VRFC 10-8386] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_2/project_2.srcs/sources_1/new/RCA.v:22]
INFO: [VRFC 10-311] analyzing module RCA
ERROR: [VRFC 10-2865] module 'RCA' ignored due to previous errors [C:/Users/veron/Desktop/TEC/2022/ISemestre/TallerDigitales/Lab1/codigo/Taller-Digitales-LAB1/project_2/project_2.srcs/sources_1/new/RCA.v:23]
