/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  reg [11:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  reg [8:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [2:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_3z[2] ? celloutsig_0_0z[4] : celloutsig_0_2z;
  assign celloutsig_0_62z = celloutsig_0_32z[1] ? celloutsig_0_26z[0] : celloutsig_0_20z[6];
  assign celloutsig_1_0z = in_data[172] ? in_data[105] : in_data[191];
  assign celloutsig_0_2z = celloutsig_0_1z | ~(in_data[3]);
  assign celloutsig_0_26z = { celloutsig_0_4z[5], celloutsig_0_4z[10:9] } / { 1'h1, celloutsig_0_12z[6:5] };
  assign celloutsig_1_3z = { in_data[184:180], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[187:182], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_1z = in_data[175:163] || { in_data[143:134], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[134:113] || { in_data[152:134], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_6z = { in_data[33:26], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_8z = celloutsig_1_6z[1] ? { celloutsig_1_4z[4:0], celloutsig_1_4z } : { celloutsig_1_6z[4:2], 1'h0, celloutsig_1_6z[0], celloutsig_1_6z[4:2], 1'h0, celloutsig_1_6z[0], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_6z[4] ? { celloutsig_1_3z[10:8], celloutsig_1_2z } : { celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_9z = celloutsig_0_3z[3:1] !== in_data[14:12];
  assign celloutsig_0_1z = celloutsig_0_0z[4:2] !== in_data[2:0];
  assign celloutsig_0_3z = ~ in_data[49:44];
  assign celloutsig_1_4z = ~ in_data[165:159];
  assign celloutsig_1_6z = ~ celloutsig_1_4z[5:1];
  assign celloutsig_0_61z = ~^ celloutsig_0_11z[3:0];
  assign celloutsig_1_18z = ~^ { celloutsig_1_8z[7:0], celloutsig_1_2z };
  assign celloutsig_0_10z = { in_data[42], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z } >> { celloutsig_0_3z[2:0], celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_10z[10:0] >> { celloutsig_0_4z[10:5], celloutsig_0_4z[10:6] };
  assign celloutsig_0_13z = { celloutsig_0_4z[9:5], celloutsig_0_4z[10:8] } >> { celloutsig_0_3z[4:0], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_4z[9:5], celloutsig_0_4z[10:8] } >> { celloutsig_0_13z[6:0], celloutsig_0_9z };
  assign celloutsig_0_7z = ~((celloutsig_0_6z[4] & celloutsig_0_0z[1]) | in_data[69]);
  assign celloutsig_1_9z = ~((celloutsig_1_3z[1] & celloutsig_1_4z[1]) | celloutsig_1_1z);
  assign celloutsig_0_8z = ~((celloutsig_0_4z[8] & celloutsig_0_2z) | celloutsig_0_1z);
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[20:16];
  always_latch
    if (!clkin_data[32]) celloutsig_0_32z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_32z = celloutsig_0_11z[9:1];
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_11z = { celloutsig_1_6z[3:2], celloutsig_1_9z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_11z = 12'h000;
    else if (!celloutsig_1_18z) celloutsig_0_11z = celloutsig_0_10z[11:0];
  assign { celloutsig_0_4z[5], celloutsig_0_4z[10:6] } = ~ { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_4z[4:0] = celloutsig_0_4z[10:6];
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
