
---------- Begin Simulation Statistics ----------
final_tick                                49896388500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128962                       # Simulator instruction rate (inst/s)
host_mem_usage                                 737024                       # Number of bytes of host memory used
host_op_rate                                   128963                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   654.67                       # Real time elapsed on the host
host_tick_rate                               76215884                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    84428412                       # Number of instructions simulated
sim_ops                                      84428579                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049896                       # Number of seconds simulated
sim_ticks                                 49896388500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.519055                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               17052426                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            20175836                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4588912                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18403388                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1497406                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1500387                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2981                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22948417                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1777                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           142                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2361954                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12548512                       # Number of branches committed
system.cpu0.commit.bw_lim_events               437288                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            717                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       27148994                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84409378                       # Number of instructions committed
system.cpu0.commit.committedOps              84409517                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     95414298                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.884663                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.178892                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     47206843     49.47%     49.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25467110     26.69%     76.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     14697289     15.40%     91.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5779919      6.05%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       817156      0.85%     98.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       786648      0.82%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        46411      0.04%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       175634      0.18%     99.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       437288      0.45%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     95414298                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   9691399                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2719408                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80316625                       # Number of committed integer instructions.
system.cpu0.commit.loads                      7209393                       # Number of loads committed
system.cpu0.commit.membars                        412                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          415      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        64675502     76.62%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1285      0.00%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              18      0.00%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       2713580      3.21%     79.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       4070372      4.82%     84.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1453708      1.72%     86.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      1356790      1.60%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        7112613      8.42%     96.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2928285      3.46%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        96922      0.11%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           25      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::total         84409517                       # Class of committed instruction
system.cpu0.commit.refs                      10137845                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84409378                       # Number of Instructions Simulated
system.cpu0.committedOps                     84409517                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.182241                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.182241                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles              1820586                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2227152                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            15211959                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             120851757                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                24587328                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 69810766                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2362027                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4298971                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               989637                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22948417                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 17034470                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74934440                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               102744                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     135910808                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           53                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                9177986                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.229961                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20046702                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          18549832                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.361937                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          99570344                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.364975                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.355847                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                24653411     24.75%     24.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                43662558     43.85%     68.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16613185     16.68%     85.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 7256522      7.28%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2445076      2.45%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2167289      2.17%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2771118      2.78%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     398      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                     787      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            99570344                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 18352778                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 5677737                       # number of floating regfile writes
system.cpu0.idleCycles                         221926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2517568                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                16638310                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.058274                       # Inst execution rate
system.cpu0.iew.exec_refs                    14525440                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3702445                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1797187                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10942287                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               374                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           535984                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4411458                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          111558507                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10822995                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2315387                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            105607614                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                    14                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 1143                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2362027                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 1176                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          145520                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3732894                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1483006                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            55                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         5800                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2511768                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 82511515                       # num instructions consuming a value
system.cpu0.iew.wb_count                    104760964                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826477                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 68193889                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.049790                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     104834765                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               121126318                       # number of integer regfile reads
system.cpu0.int_regfile_writes               80408301                       # number of integer regfile writes
system.cpu0.ipc                              0.845850                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.845850                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              455      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             82413838     76.36%     76.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1290      0.00%     76.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   20      0.00%     76.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            2723900      2.52%     78.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            5103653      4.72%     83.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1613320      1.49%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           1357624      1.25%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     86.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10793421     10.00%     96.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3795746      3.51%     99.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         119709      0.11%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::total             107923003                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               10918247                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           21836480                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     10781416                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          12209261                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     271465                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002515                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 270509     99.64%     99.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     99.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     99.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     99.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     99.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   10      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   476      0.17%     99.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  466      0.17%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              97275766                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         293961623                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     93979548                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        126498281                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 111557659                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                107923003                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                848                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       27148980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           110290                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           131                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6837848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     99570344                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.083887                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.186826                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           36136752     36.29%     36.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           35808516     35.96%     72.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           19201608     19.28%     91.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3515381      3.53%     95.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2268229      2.27%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2098871      2.10%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             268787      0.26%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             192465      0.19%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              79735      0.08%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       99570344                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.081476                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              994                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            1028                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10942287                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4411458                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               16101607                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               9594452                       # number of misc regfile writes
system.cpu0.numCycles                        99792270                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                         508                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                1799004                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             70292148                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  3480                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                28891367                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   977                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups            154183977                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             117170009                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           95915656                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 66355461                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  7784                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2362027                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles               153140                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                25623495                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         19220458                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       134963519                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          9345                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               219                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   363238                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           219                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   206535118                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227273089                       # The number of ROB writes
system.cpu0.timesIdled                           5213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   31                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            78.095238                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                    656                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                 840                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               99                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              755                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 2                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             44                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              42                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    889                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             6                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts               61                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                       756                       # Number of branches committed
system.cpu1.commit.bw_lim_events                   11                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts            335                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts                6292                       # Number of instructions committed
system.cpu1.commit.committedOps                  6300                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples         8519                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.739523                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.184594                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         5039     59.15%     59.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2095     24.59%     83.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          687      8.06%     91.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3           42      0.49%     92.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          623      7.31%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            9      0.10%     99.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           11      0.12%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            2      0.02%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8           11      0.12%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         8519                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        18                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                  51                       # Number of function calls committed.
system.cpu1.commit.int_insts                     6277                       # Number of committed integer instructions.
system.cpu1.commit.loads                          111                       # Number of loads committed
system.cpu1.commit.membars                         11                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass           11      0.17%      0.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            4765     75.63%     75.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            624      9.90%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               2      0.03%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead            117      1.85%     87.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           763     12.11%     99.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.28%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::total             6300                       # Class of committed instruction
system.cpu1.commit.refs                           898                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                       6292                       # Number of Instructions Simulated
system.cpu1.committedOps                         6300                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.736331                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.736331                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                 4309                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                   38                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                 685                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                  6823                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                    2137                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                     1630                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                    66                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                   56                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                  465                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                        889                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                      197                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                         6143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                   58                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                          7017                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                    208                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051635                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles              2345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches               658                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.407562                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples              8607                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.817474                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.037427                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    4518     52.49%     52.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1942     22.56%     75.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1456     16.91%     91.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     649      7.54%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      11      0.12%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                      16      0.18%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       3      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.03%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       9      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                8607                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                       3                       # number of floating regfile writes
system.cpu1.idleCycles                           8610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                  63                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                     781                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.377882                       # Inst execution rate
system.cpu1.iew.exec_refs                         950                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                       796                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                     42                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                  143                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts               47                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                 818                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts               6636                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                  154                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               50                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                 6506                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                    66                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           22                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads           32                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores           31                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect           62                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                     5665                       # num instructions consuming a value
system.cpu1.iew.wb_count                         6474                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.749514                       # average fanout of values written-back
system.cpu1.iew.wb_producers                     4246                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.376023                       # insts written-back per cycle
system.cpu1.iew.wb_sent                          6478                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                   10361                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   4975                       # number of integer regfile writes
system.cpu1.ipc                              0.365452                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.365452                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass               15      0.22%      0.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 4955     75.57%     75.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 624      9.51%     85.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    2      0.03%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     85.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                 149      2.27%     87.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                778     11.86%     99.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             15      0.22%     99.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.27%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::total                  6556                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     37                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 70                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           21                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                24                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                         12                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001830                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     3     25.00%     25.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    5     41.66%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4     33.33%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                  6516                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads             21661                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses         6453                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes             6948                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                      6607                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                     6556                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 29                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined            335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples         8607                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.761705                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.929183                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               4347     50.50%     50.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2507     29.12%     79.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               1294     15.03%     94.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                386      4.48%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                 62      0.72%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                 11      0.12%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           8607                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.380786                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads               14                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                 143                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                818                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                      4                       # number of misc regfile reads
system.cpu1.numCycles                           17217                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                      485520                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                    336                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                 4788                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  1685                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                    2376                       # Number of cycles rename is idle
system.cpu1.rename.RenameLookups                10652                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                  6740                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands               5128                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                     1852                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                  1899                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                    66                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 3455                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                     340                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups           10634                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles           522                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                13                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     2579                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            13                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                       15117                       # The number of ROB reads
system.cpu1.rob.rob_writes                      13358                       # The number of ROB writes
system.cpu1.timesIdled                             82                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            74.914869                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                    660                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                 881                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              114                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted              788                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 2                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups             53                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses              51                       # Number of indirect misses.
system.cpu2.branchPred.lookups                    951                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             8                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts               72                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                       770                       # Number of branches committed
system.cpu2.commit.bw_lim_events                   18                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             34                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts            364                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts                6332                       # Number of instructions committed
system.cpu2.commit.committedOps                  6343                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples         9657                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.656829                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.150840                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         6172     63.91%     63.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2090     21.64%     85.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          694      7.18%     92.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3           42      0.43%     93.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          621      6.43%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5           10      0.10%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            9      0.09%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            1      0.01%     99.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8           18      0.18%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total         9657                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        18                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                  53                       # Number of function calls committed.
system.cpu2.commit.int_insts                     6314                       # Number of committed integer instructions.
system.cpu2.commit.loads                          116                       # Number of loads committed
system.cpu2.commit.membars                         14                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass           14      0.22%      0.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu            4797     75.62%     75.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            624      9.83%     85.68% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               2      0.03%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     85.71% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead            124      1.95%     87.67% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           764     12.04%     99.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.28%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::total             6343                       # Class of committed instruction
system.cpu2.commit.refs                           906                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                       6332                       # Number of Instructions Simulated
system.cpu2.committedOps                         6343                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.135344                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.135344                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                 5621                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                   42                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                 692                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                  6931                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                    1542                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                     2175                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                    78                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                   66                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                  341                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                        951                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                      222                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                         7720                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                   55                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                          7299                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                    240                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.070335                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles              1916                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches               662                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.539826                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples              9757                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.750845                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.022266                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    5487     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    2058     21.09%     77.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1497     15.34%     92.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     664      6.80%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                      15      0.15%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                      19      0.19%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       3      0.03%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       3      0.03%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      11      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                9757                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                       3                       # number of floating regfile writes
system.cpu2.idleCycles                           3764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                  74                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                     795                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.484431                       # Inst execution rate
system.cpu2.iew.exec_refs                         961                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                       792                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                    111                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                  157                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts               61                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                 826                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts               6708                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                  169                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               70                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                 6550                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                    78                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    4                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads           41                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores           36                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                     5622                       # num instructions consuming a value
system.cpu2.iew.wb_count                         6504                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.742440                       # average fanout of values written-back
system.cpu2.iew.wb_producers                     4174                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.481029                       # insts written-back per cycle
system.cpu2.iew.wb_sent                          6509                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                   10403                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   4998                       # number of integer regfile writes
system.cpu2.ipc                              0.468308                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.468308                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass               19      0.28%      0.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                 4997     75.48%     75.77% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 624      9.42%     85.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    2      0.03%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     85.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                 164      2.47%     87.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                777     11.73%     99.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             19      0.28%     99.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.27%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::total                  6620                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     43                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 80                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           21                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                24                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                         16                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.002416                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     4     25.00%     25.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    6     37.50%     62.50% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2     12.50%     75.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4     25.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                  6574                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads             22939                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses         6483                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes             7049                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                      6669                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                     6620                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                 39                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined            364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          233                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples         9757                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.678487                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.909519                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               5469     56.05%     56.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2493     25.55%     81.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               1348     13.81%     95.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                368      3.77%     99.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                 69      0.70%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  9      0.09%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  1      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total           9757                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.489608                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads               24                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               2                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                 157                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                826                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                      5                       # number of misc regfile reads
system.cpu2.numCycles                           13521                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                      489527                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                    293                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                 4815                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  1260                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                    1766                       # Number of cycles rename is idle
system.cpu2.rename.RenameLookups                10743                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                  6835                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands               5188                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                     2287                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                  2773                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                    78                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 3856                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                     373                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups           10725                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          1477                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                18                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     1928                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                       16320                       # The number of ROB reads
system.cpu2.rob.rob_writes                      13514                       # The number of ROB writes
system.cpu2.timesIdled                             61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            74.523007                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                    664                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                 891                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              113                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted              815                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 3                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups             63                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses              60                       # Number of indirect misses.
system.cpu3.branchPred.lookups                    995                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             7                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts               71                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                       790                       # Number of branches committed
system.cpu3.commit.bw_lim_events                   16                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls             35                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts            368                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts                6410                       # Number of instructions committed
system.cpu3.commit.committedOps                  6419                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples         8982                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.714651                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.178135                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         5447     60.64%     60.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2120     23.60%     84.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          705      7.84%     92.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3           48      0.53%     92.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          624      6.94%     99.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           12      0.13%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            9      0.10%     99.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            1      0.01%     99.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           16      0.17%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         8982                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        18                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                  58                       # Number of function calls committed.
system.cpu3.commit.int_insts                     6394                       # Number of committed integer instructions.
system.cpu3.commit.loads                          124                       # Number of loads committed
system.cpu3.commit.membars                         11                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass           11      0.17%      0.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            4866     75.80%     75.97% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            624      9.72%     85.69% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               2      0.03%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     85.72% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead            131      2.04%     87.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           767     11.94%     99.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.28%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::total             6419                       # Class of committed instruction
system.cpu3.commit.refs                           916                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                       6410                       # Number of Instructions Simulated
system.cpu3.committedOps                         6419                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.939313                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.939313                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                 5035                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                   42                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                 697                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                  7063                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                    1597                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                     1979                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                    81                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                   68                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                  393                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                        995                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                      243                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                         7043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                   53                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                          7464                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                    246                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.080041                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles              1918                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches               667                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.600434                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples              9085                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.824325                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.043717                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    4709     51.83%     51.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    2133     23.47%     75.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1516     16.68%     91.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     669      7.36%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                      16      0.17%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                      24      0.26%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       4      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       3      0.03%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      11      0.12%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                9085                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       3                       # number of floating regfile writes
system.cpu3.idleCycles                           3346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                  73                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                     814                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.533424                       # Inst execution rate
system.cpu3.iew.exec_refs                         955                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                       798                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                     51                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                  157                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts               65                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                 822                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts               6788                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                  157                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               64                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                 6631                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                    81                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads           33                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores           30                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                     5673                       # num instructions consuming a value
system.cpu3.iew.wb_count                         6598                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.745989                       # average fanout of values written-back
system.cpu3.iew.wb_producers                     4232                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.530769                       # insts written-back per cycle
system.cpu3.iew.wb_sent                          6606                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                   10521                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   5080                       # number of integer regfile writes
system.cpu3.ipc                              0.515646                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.515646                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass               19      0.28%      0.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 5084     75.93%     76.22% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 624      9.32%     85.54% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    2      0.02%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     85.57% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                 157      2.34%     87.91% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                778     11.62%     99.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             13      0.19%     99.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.26%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::total                  6695                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     35                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 66                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           21                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                24                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                         12                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001792                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      1      8.33%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      8.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     2     16.66%     24.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    5     41.66%     66.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     66.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4     33.33%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                  6653                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads             22421                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses         6577                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes             7134                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                      6745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                     6695                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                 43                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined            368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          198                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples         9085                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.736929                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.924926                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               4721     51.96%     51.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               2602     28.64%     80.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               1282     14.11%     94.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                405      4.45%     99.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                 63      0.69%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                 10      0.11%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  2      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           9085                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.538572                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads               16                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               4                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                 157                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                822                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                      8                       # number of misc regfile reads
system.cpu3.numCycles                           12431                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                      490888                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                    228                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                 4876                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  1500                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                    1847                       # Number of cycles rename is idle
system.cpu3.rename.RenameLookups                10817                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                  6920                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands               5258                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                     2119                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  2357                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                    81                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 3622                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                     382                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           10799                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          1188                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                24                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     2304                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts            23                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                       15688                       # The number of ROB reads
system.cpu3.rob.rob_writes                      13677                       # The number of ROB writes
system.cpu3.timesIdled                             58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31221                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        13231                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           79                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       529687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          422                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1066119                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            501                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2822                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12809                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2586                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              5                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12977                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12977                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2822                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            12                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        47020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  47020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1830912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1830912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               15                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15826                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15826                       # Request fanout histogram
system.membus.respLayer1.occupancy           84697500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            86398500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                  5                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean     16549127500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   28661749015.045753                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       299000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  49644864500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      249006000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  49647382500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst          105                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             105                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst          105                       # number of overall hits
system.cpu2.icache.overall_hits::total            105                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          117                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           117                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          117                       # number of overall misses
system.cpu2.icache.overall_misses::total          117                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      6755000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6755000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      6755000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6755000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst          222                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          222                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst          222                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          222                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.527027                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.527027                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.527027                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.527027                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 57735.042735                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 57735.042735                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 57735.042735                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 57735.042735                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           61                       # number of writebacks
system.cpu2.icache.writebacks::total               61                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           25                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst           92                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst           92                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      3814000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3814000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      3814000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3814000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.414414                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.414414                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.414414                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.414414                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 41456.521739                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41456.521739                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 41456.521739                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41456.521739                       # average overall mshr miss latency
system.cpu2.icache.replacements                    61                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst          105                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            105                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          117                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      6755000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6755000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst          222                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          222                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.527027                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.527027                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 57735.042735                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 57735.042735                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst           92                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           92                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      3814000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3814000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.414414                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.414414                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 41456.521739                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41456.521739                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.848850                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                197                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               92                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             2.141304                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        242261000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.848850                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.964026                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.964026                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              536                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             536                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data          150                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             150                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data          150                       # number of overall hits
system.cpu2.dcache.overall_hits::total            150                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data          752                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           752                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data          752                       # number of overall misses
system.cpu2.dcache.overall_misses::total          752                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     75540977                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     75540977                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     75540977                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     75540977                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data          902                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          902                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data          902                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          902                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.833702                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.833702                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.833702                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.833702                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 100453.426861                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100453.426861                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 100453.426861                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100453.426861                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         3222                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.599999                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks           80                       # number of writebacks
system.cpu2.dcache.writebacks::total               80                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          620                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          620                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          620                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          132                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          132                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          132                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          132                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data     13222000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     13222000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data     13222000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     13222000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.146341                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.146341                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.146341                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.146341                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 100166.666666                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100166.666666                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 100166.666666                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100166.666666                       # average overall mshr miss latency
system.cpu2.dcache.replacements                    92                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data           78                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             78                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data           49                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data      1892000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      1892000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data          127                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total          127                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.385826                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.385826                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 38612.244897                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38612.244897                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data           18                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data           31                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      1561000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1561000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.244094                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.244094                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 50354.838709                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 50354.838709                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data           72                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            72                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          703                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          703                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     73648977                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     73648977                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data          775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.907096                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.907096                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 104763.836415                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 104763.836415                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          602                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          602                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          101                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data     11661000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     11661000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.130322                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.130322                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 115455.445544                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 115455.445544                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           10                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data         4000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total         4000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data         4000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data            1                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data            3                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data        18000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        18000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         6000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         6000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5333.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5333.333333                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data            3                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total              3                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data            5                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data        21000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total        21000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data            8                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total            8                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.625000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.625000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         4200                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         4200                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data            5                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data        16000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total        16000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.625000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         3200                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         3200                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.853793                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                308                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              135                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.281481                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        242272500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.853793                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.932931                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.932931                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             1989                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            1989                       # Number of data accesses
system.cpu3.numPwrStateTransitions                  5                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    16548448833.333332                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   28662219396.605674                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  49644729000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      251042000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  49645346500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst          129                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst          129                       # number of overall hits
system.cpu3.icache.overall_hits::total            129                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          114                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           114                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          114                       # number of overall misses
system.cpu3.icache.overall_misses::total          114                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst      6845000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6845000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst      6845000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6845000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst          243                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          243                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst          243                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          243                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.469135                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.469135                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.469135                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.469135                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 60043.859649                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60043.859649                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 60043.859649                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60043.859649                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           61                       # number of writebacks
system.cpu3.icache.writebacks::total               61                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           21                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           93                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           93                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           93                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           93                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      3482000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3482000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      3482000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3482000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.382716                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.382716                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.382716                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.382716                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 37440.860215                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 37440.860215                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 37440.860215                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 37440.860215                       # average overall mshr miss latency
system.cpu3.icache.replacements                    61                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst          129                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            129                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          114                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          114                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst      6845000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6845000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst          243                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          243                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.469135                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.469135                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 60043.859649                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60043.859649                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           93                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      3482000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3482000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.382716                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.382716                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 37440.860215                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 37440.860215                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.842520                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                222                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               93                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             2.387096                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        244842000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.842520                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.995078                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.995078                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              579                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             579                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data          158                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             158                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data          158                       # number of overall hits
system.cpu3.dcache.overall_hits::total            158                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          743                       # number of overall misses
system.cpu3.dcache.overall_misses::total          743                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     64713476                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     64713476                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     64713476                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     64713476                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data          901                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          901                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data          901                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          901                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.824639                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.824639                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.824639                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.824639                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 87097.545087                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 87097.545087                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 87097.545087                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 87097.545087                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         2135                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    49.651162                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks           84                       # number of writebacks
system.cpu3.dcache.writebacks::total               84                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data          610                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          610                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data          610                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          610                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          133                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          133                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data     11565999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     11565999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data     11565999                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     11565999                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.147613                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.147613                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.147613                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.147613                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 86962.398496                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86962.398496                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 86962.398496                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86962.398496                       # average overall mshr miss latency
system.cpu3.dcache.replacements                    96                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data           79                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             79                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data           46                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data      1985500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1985500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data          125                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total          125                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.367999                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.367999                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 43163.043478                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43163.043478                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data           15                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data           31                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      1737500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1737500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.247999                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.247999                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 56048.387096                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 56048.387096                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data           79                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            79                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data          697                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          697                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     62727976                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     62727976                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data          776                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          776                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.898195                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.898195                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 89997.096126                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89997.096126                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          595                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          595                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          102                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      9828499                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      9828499                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.131443                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.131443                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 96357.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 96357.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data           11                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data         8000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data            6                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data         8500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total         8500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         4250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data         6500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         6500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         3250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         3250                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data            2                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data            5                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data        23500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total        23500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data            7                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total            7                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.714285                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.714285                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data         4700                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total         4700                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data            5                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data        18500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total        18500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.714285                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.714285                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data         3700                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total         3700                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.842471                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                321                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.360294                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        244853500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.842471                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.995077                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.995077                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             1994                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            1994                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          254500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       254500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       254500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    49896134000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED       254500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     17027410                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        17027410                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     17027410                       # number of overall hits
system.cpu0.icache.overall_hits::total       17027410                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         7059                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7059                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         7059                       # number of overall misses
system.cpu0.icache.overall_misses::total         7059                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    250046496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    250046496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    250046496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    250046496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     17034469                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17034469                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     17034469                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17034469                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000414                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000414                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000414                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000414                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 35422.368040                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 35422.368040                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 35422.368040                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 35422.368040                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1630                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.794871                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6407                       # number of writebacks
system.cpu0.icache.writebacks::total             6407                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          620                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          620                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          620                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          620                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         6439                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6439                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         6439                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6439                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    223298998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    223298998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    223298998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    223298998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000377                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000377                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000377                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 34679.142413                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 34679.142413                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 34679.142413                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 34679.142413                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6407                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     17027410                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       17027410                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         7059                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7059                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    250046496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    250046496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     17034469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17034469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000414                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000414                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 35422.368040                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 35422.368040                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          620                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          620                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         6439                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6439                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    223298998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    223298998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 34679.142413                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 34679.142413                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998766                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17033849                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6439                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2645.418387                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998766                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999961                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999961                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         34075377                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        34075377                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     12285855                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12285855                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     12285855                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12285855                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1317508                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1317508                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1317508                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1317508                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14859587870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14859587870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14859587870                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14859587870                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13603363                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13603363                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13603363                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13603363                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.096851                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096851                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.096851                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.096851                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 11278.556084                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11278.556084                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 11278.556084                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11278.556084                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        18844                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          126                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              694                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.152737                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          126                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       510197                       # number of writebacks
system.cpu0.dcache.writebacks::total           510197                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       791440                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       791440                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       791440                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       791440                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       526068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       526068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       526068                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       526068                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7318243986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7318243986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7318243986                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7318243986                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038671                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038671                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038671                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038671                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 13911.212972                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13911.212972                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 13911.212972                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13911.212972                       # average overall mshr miss latency
system.cpu0.dcache.replacements                526040                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9395891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9395891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1279291                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1279291                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  12394841500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12394841500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10675182                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10675182                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119837                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119837                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data  9688.836629                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9688.836629                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       771358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       771358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       507933                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       507933                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6170758000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6170758000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.047580                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.047580                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12148.763714                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12148.763714                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2889964                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2889964                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        38217                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        38217                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2464746370                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2464746370                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2928181                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2928181                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.013051                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013051                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64493.455006                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64493.455006                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        20082                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        20082                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        18135                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        18135                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1147485986                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1147485986                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.006193                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006193                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63274.661483                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63274.661483                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           16                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       650500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       650500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.115107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.115107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40656.250000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40656.250000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       549000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       549000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.100719                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.100719                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39214.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39214.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          127                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          127                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          129                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          129                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015503                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015503                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         2000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015503                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015503                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         1500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data            5                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data        58000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total        58000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.035211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.035211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data        11600                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total        11600                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data            5                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data        53000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total        53000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.035211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.035211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data        10600                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total        10600                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998555                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12812334                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           526085                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.354113                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998555                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27733631                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27733631                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4409                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              512689                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                   9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                  65                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  69                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  13                       # number of demand (read+write) hits
system.l2.demand_hits::total                   517285                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4409                       # number of overall hits
system.l2.overall_hits::.cpu0.data             512689                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 12                       # number of overall hits
system.l2.overall_hits::.cpu1.data                  9                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                 65                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 19                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 69                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 13                       # number of overall hits
system.l2.overall_hits::total                  517285                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2030                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             13374                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                72                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data               100                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                99                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15836                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2030                       # number of overall misses
system.l2.overall_misses::.cpu0.data            13374                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               72                       # number of overall misses
system.l2.overall_misses::.cpu1.data              110                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               27                       # number of overall misses
system.l2.overall_misses::.cpu2.data              100                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               24                       # number of overall misses
system.l2.overall_misses::.cpu3.data               99                       # number of overall misses
system.l2.overall_misses::total                 15836                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    166620000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1103123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      7151000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     11981500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      2926000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data     12714000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst      2533000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data     11106500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1318155000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    166620000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1103123000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      7151000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     11981500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      2926000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data     12714000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst      2533000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data     11106500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1318155000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            6439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          526063                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              84                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst              92                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              93                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             112                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               533121                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           6439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         526063                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             84                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst             92                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             93                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            112                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              533121                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.315266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.025422                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.857142                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.924369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.293478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.840336                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.258064                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.883928                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029704                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.315266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.025422                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.857142                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.924369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.293478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.840336                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.258064                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.883928                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029704                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82078.817733                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82482.652908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99319.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108922.727272                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 108370.370370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data       127140                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 105541.666666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112186.868686                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83237.875726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82078.817733                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82482.652908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99319.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108922.727272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 108370.370370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data       127140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 105541.666666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112186.868686                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83237.875726                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12809                       # number of writebacks
system.l2.writebacks::total                     12809                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  37                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 37                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         2028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        13374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15799                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        13374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15799                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    145866500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    969383000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      6206500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     10881500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      1238500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data     11499500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst       817000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      9467500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1155360000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    145866500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    969383000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      6206500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     10881500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      1238500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data     11499500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst       817000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      9467500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1155360000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.314955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.025422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.833333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.924369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.152173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.823529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.107526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.848214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029634                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.314955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.025422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.833333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.924369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.152173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.823529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.107526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.848214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.029634                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71926.282051                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72482.652908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88664.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98922.727272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88464.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117341.836734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst        81700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 99657.894736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73128.679030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71926.282051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72482.652908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88664.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98922.727272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88464.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117341.836734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst        81700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 99657.894736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73128.679030                       # average overall mshr miss latency
system.l2.replacements                          15866                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       510442                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           510442                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       510442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       510442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6463                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6463                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6463                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6463                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                3                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data             5414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5430                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          12706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             90                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             89                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12977                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1046184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      9579000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data     11353500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      9544000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1076660500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        18120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           97                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.701214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.948453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.927835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.956989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.705003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82337.793168                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104119.565217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data       126150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 107235.955056                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82966.825922                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        12706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           90                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           89                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12977                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    919124000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      8659000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data     10453500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      8654000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    946890500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.701214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.948453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.927835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.956989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.705003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72337.793168                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94119.565217                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data       116150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 97235.955056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72966.825922                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4409                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst            65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst            69                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2030                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           27                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    166620000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      7151000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      2926000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst      2533000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    179230000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         6439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst           84                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst           93                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.315266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.857142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.293478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.258064                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.320960                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82078.817733                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99319.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 108370.370370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 105541.666666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83246.632605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           70                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    145866500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      6206500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      1238500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst       817000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    154128500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.314955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.833333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.152173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.107526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.316338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71926.282051                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88664.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88464.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst        81700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72633.600377                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       507275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data            9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            507300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     56939000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      2402500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data      1360500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data      1562500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     62264500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       507943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           22                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data           22                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        508006                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.001315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.818181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.454545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.526315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85238.023952                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 133472.222222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data       136050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data       156250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88193.342776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu2.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data           18                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            8                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data            6                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     50259000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      2222500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data      1046000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data       813500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     54341000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.001315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.818181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.363636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.315789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75238.023952                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 123472.222222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data       130750                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 135583.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        77630                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 9                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              12                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.399999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.571428                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       114000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       226500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.399999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.571428                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18875                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.969500                       # Cycle average of tags in use
system.l2.tags.total_refs                     1062640                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16131                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     65.875643                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.462943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.834891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      228.051679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.164601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.058116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.060452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.189439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.015289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.132086                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.099464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.890826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999880                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8517835                       # Number of tag accesses
system.l2.tags.data_accesses                  8517835                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        129792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        855936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst           896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1011136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       129792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        135808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       819776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          819776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          13374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data             98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12809                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12809                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2601230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         17154267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            89786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           141092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            17957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data           125700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            12826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data           121852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20264713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2601230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        89786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        17957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        12826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2721800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16429565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16429565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16429565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2601230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        17154267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           89786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          141092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           17957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data          125700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           12826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data          121852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36694278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     12778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     13267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        97.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        95.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018749                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000848274499                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          713                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          713                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               56465                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12056                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15799                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12809                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15799                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12809                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    112                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    31                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              768                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    211763750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   78435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               505895000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13499.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32249.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8373                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11252                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15799                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12809                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.435926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.615292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.991192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2405     27.27%     27.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5288     59.96%     87.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          150      1.70%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          112      1.27%     90.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           67      0.75%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           48      0.54%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           53      0.60%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      0.29%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          669      7.58%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8818                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.992987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.422315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.105491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              4      0.56%      0.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           671     94.10%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             6      0.84%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            10      1.40%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             9      1.26%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      0.28%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.14%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.28%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.42%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.14%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.14%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.28%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.14%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           713                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.892005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.885685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.460038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               39      5.46%      5.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.14%      5.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              671     94.10%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.28%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           713                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1003968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  816448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1011136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               819776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        20.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        16.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     20.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49895422500                       # Total gap between requests
system.mem_ctrls.avgGap                    1744107.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       129792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       849088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         4480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         6784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst          896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         6208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst          640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         6080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       816448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2601230.347563130315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 17017023.185956634581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 89786.057361646511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 135961.744004779000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 17957.211472329301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 124417.822343995896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 12826.579623092360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 121852.506419377416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 16362867.625178923830                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        13374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           70                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data           98                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           95                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12809                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     62356500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    420030250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      3295250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      6306750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       654250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data      7382750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       401250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      5468000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1170432552500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30747.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31406.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47075.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57334.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46732.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75334.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     57557.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  91375794.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             30309300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             16105980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            53392920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           32108220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3938613120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8613041430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11907125760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        24590696730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.835202                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30873671250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1666080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17356637250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             32658360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17358330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            58612260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           34483320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3938613120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8839785150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11716183680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24637694220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.777104                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30374940500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1666080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17855368000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                  3                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     24824276000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   35101832792.990615                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value      3532000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  49645020000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      247836500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  49648552000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           85                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total              85                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           85                       # number of overall hits
system.cpu1.icache.overall_hits::total             85                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          112                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           112                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          112                       # number of overall misses
system.cpu1.icache.overall_misses::total          112                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     11723500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11723500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     11723500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11723500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst          197                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          197                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst          197                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          197                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.568527                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.568527                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.568527                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.568527                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 104674.107142                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 104674.107142                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 104674.107142                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 104674.107142                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           54                       # number of writebacks
system.cpu1.icache.writebacks::total               54                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           28                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           84                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           84                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           84                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           84                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      7429500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7429500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      7429500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7429500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.426395                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.426395                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.426395                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.426395                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 88446.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88446.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 88446.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88446.428571                       # average overall mshr miss latency
system.cpu1.icache.replacements                    54                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           85                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total             85                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     11723500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11723500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst          197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          197                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.568527                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.568527                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 104674.107142                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 104674.107142                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           28                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           84                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           84                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      7429500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7429500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.426395                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.426395                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 88446.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88446.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           29.855153                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                169                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               84                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.011904                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        239243000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    29.855153                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.932973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.932973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              478                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             478                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data          158                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             158                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data          158                       # number of overall hits
system.cpu1.dcache.overall_hits::total            158                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          742                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           742                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          742                       # number of overall misses
system.cpu1.dcache.overall_misses::total          742                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     65619982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     65619982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     65619982                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     65619982                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data          900                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          900                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data          900                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          900                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.824444                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.824444                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.824444                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.824444                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88436.633423                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88436.633423                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88436.633423                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88436.633423                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2053                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.156250                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks           81                       # number of writebacks
system.cpu1.dcache.writebacks::total               81                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          610                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          610                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          610                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          610                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          132                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          132                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     12380999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     12380999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     12380999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     12380999                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.146666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.146666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.146666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.146666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93795.446969                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93795.446969                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93795.446969                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93795.446969                       # average overall mshr miss latency
system.cpu1.dcache.replacements                    92                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data           84                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             84                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data           41                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data      3065000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3065000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data          125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.327999                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.327999                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74756.097560                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74756.097560                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data           11                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data           30                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      2507500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      2507500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.239999                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.239999                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83583.333333                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83583.333333                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data           74                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            74                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          701                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          701                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     62554982                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     62554982                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data          775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.904516                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.904516                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 89236.778887                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89236.778887                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          599                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          599                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      9873499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9873499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.131612                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.131612                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96799.009803                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96799.009803                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data            8                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data            4                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data        18000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        18000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         9000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         8000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         8000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data            4                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total              4                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data         8500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total         8500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data            6                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total            6                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.333333                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         4250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         4250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data         6500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total         6500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         3250                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         3250                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.854817                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                312                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              132                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.363636                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        239254500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.854817                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932963                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932963                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1972                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1972                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  49896388500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            514750                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       523251                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6583                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18935                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             20                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18423                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6708                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       508042                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           21                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           21                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        19285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1578209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1599266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       822144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     66320640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         9792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        12736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         9856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               67209344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           15935                       # Total snoops (count)
system.tol2bus.snoopTraffic                    823232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           549082                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031410                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.259036                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 538567     98.08%     98.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7099      1.29%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    121      0.02%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3274      0.59%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                     21      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             549082                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1050084999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            204997                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            144980                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            207994                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            146482                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         789117494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9667479                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            198000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            126998                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
