///Register `VCTR8` reader
pub type R = crate::R<VCTR8rs>;
///Register `VCTR8` writer
pub type W = crate::W<VCTR8rs>;
///Field `B256` reader - B256
pub type B256_R = crate::BitReader;
///Field `B256` writer - B256
pub type B256_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B257` reader - B257
pub type B257_R = crate::BitReader;
///Field `B257` writer - B257
pub type B257_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B258` reader - B258
pub type B258_R = crate::BitReader;
///Field `B258` writer - B258
pub type B258_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B259` reader - B259
pub type B259_R = crate::BitReader;
///Field `B259` writer - B259
pub type B259_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B260` reader - B260
pub type B260_R = crate::BitReader;
///Field `B260` writer - B260
pub type B260_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B261` reader - B261
pub type B261_R = crate::BitReader;
///Field `B261` writer - B261
pub type B261_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B262` reader - B262
pub type B262_R = crate::BitReader;
///Field `B262` writer - B262
pub type B262_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B263` reader - B263
pub type B263_R = crate::BitReader;
///Field `B263` writer - B263
pub type B263_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B264` reader - B264
pub type B264_R = crate::BitReader;
///Field `B264` writer - B264
pub type B264_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B265` reader - B265
pub type B265_R = crate::BitReader;
///Field `B265` writer - B265
pub type B265_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B266` reader - B266
pub type B266_R = crate::BitReader;
///Field `B266` writer - B266
pub type B266_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B267` reader - B267
pub type B267_R = crate::BitReader;
///Field `B267` writer - B267
pub type B267_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B268` reader - B268
pub type B268_R = crate::BitReader;
///Field `B268` writer - B268
pub type B268_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B269` reader - B269
pub type B269_R = crate::BitReader;
///Field `B269` writer - B269
pub type B269_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B270` reader - B270
pub type B270_R = crate::BitReader;
///Field `B270` writer - B270
pub type B270_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B271` reader - B271
pub type B271_R = crate::BitReader;
///Field `B271` writer - B271
pub type B271_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B272` reader - B272
pub type B272_R = crate::BitReader;
///Field `B272` writer - B272
pub type B272_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B273` reader - B273
pub type B273_R = crate::BitReader;
///Field `B273` writer - B273
pub type B273_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B274` reader - B274
pub type B274_R = crate::BitReader;
///Field `B274` writer - B274
pub type B274_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B275` reader - B275
pub type B275_R = crate::BitReader;
///Field `B275` writer - B275
pub type B275_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B276` reader - B276
pub type B276_R = crate::BitReader;
///Field `B276` writer - B276
pub type B276_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B277` reader - B277
pub type B277_R = crate::BitReader;
///Field `B277` writer - B277
pub type B277_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B278` reader - B278
pub type B278_R = crate::BitReader;
///Field `B278` writer - B278
pub type B278_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B279` reader - B279
pub type B279_R = crate::BitReader;
///Field `B279` writer - B279
pub type B279_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B280` reader - B280
pub type B280_R = crate::BitReader;
///Field `B280` writer - B280
pub type B280_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B281` reader - B281
pub type B281_R = crate::BitReader;
///Field `B281` writer - B281
pub type B281_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B282` reader - B282
pub type B282_R = crate::BitReader;
///Field `B282` writer - B282
pub type B282_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B283` reader - B283
pub type B283_R = crate::BitReader;
///Field `B283` writer - B283
pub type B283_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B284` reader - B284
pub type B284_R = crate::BitReader;
///Field `B284` writer - B284
pub type B284_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B285` reader - B285
pub type B285_R = crate::BitReader;
///Field `B285` writer - B285
pub type B285_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B286` reader - B286
pub type B286_R = crate::BitReader;
///Field `B286` writer - B286
pub type B286_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `B287` reader - B287
pub type B287_R = crate::BitReader;
///Field `B287` writer - B287
pub type B287_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - B256
    #[inline(always)]
    pub fn b256(&self) -> B256_R {
        B256_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - B257
    #[inline(always)]
    pub fn b257(&self) -> B257_R {
        B257_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - B258
    #[inline(always)]
    pub fn b258(&self) -> B258_R {
        B258_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - B259
    #[inline(always)]
    pub fn b259(&self) -> B259_R {
        B259_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - B260
    #[inline(always)]
    pub fn b260(&self) -> B260_R {
        B260_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - B261
    #[inline(always)]
    pub fn b261(&self) -> B261_R {
        B261_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - B262
    #[inline(always)]
    pub fn b262(&self) -> B262_R {
        B262_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - B263
    #[inline(always)]
    pub fn b263(&self) -> B263_R {
        B263_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - B264
    #[inline(always)]
    pub fn b264(&self) -> B264_R {
        B264_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - B265
    #[inline(always)]
    pub fn b265(&self) -> B265_R {
        B265_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - B266
    #[inline(always)]
    pub fn b266(&self) -> B266_R {
        B266_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - B267
    #[inline(always)]
    pub fn b267(&self) -> B267_R {
        B267_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - B268
    #[inline(always)]
    pub fn b268(&self) -> B268_R {
        B268_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - B269
    #[inline(always)]
    pub fn b269(&self) -> B269_R {
        B269_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - B270
    #[inline(always)]
    pub fn b270(&self) -> B270_R {
        B270_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - B271
    #[inline(always)]
    pub fn b271(&self) -> B271_R {
        B271_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - B272
    #[inline(always)]
    pub fn b272(&self) -> B272_R {
        B272_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - B273
    #[inline(always)]
    pub fn b273(&self) -> B273_R {
        B273_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - B274
    #[inline(always)]
    pub fn b274(&self) -> B274_R {
        B274_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - B275
    #[inline(always)]
    pub fn b275(&self) -> B275_R {
        B275_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - B276
    #[inline(always)]
    pub fn b276(&self) -> B276_R {
        B276_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - B277
    #[inline(always)]
    pub fn b277(&self) -> B277_R {
        B277_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - B278
    #[inline(always)]
    pub fn b278(&self) -> B278_R {
        B278_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - B279
    #[inline(always)]
    pub fn b279(&self) -> B279_R {
        B279_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - B280
    #[inline(always)]
    pub fn b280(&self) -> B280_R {
        B280_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - B281
    #[inline(always)]
    pub fn b281(&self) -> B281_R {
        B281_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - B282
    #[inline(always)]
    pub fn b282(&self) -> B282_R {
        B282_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - B283
    #[inline(always)]
    pub fn b283(&self) -> B283_R {
        B283_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - B284
    #[inline(always)]
    pub fn b284(&self) -> B284_R {
        B284_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - B285
    #[inline(always)]
    pub fn b285(&self) -> B285_R {
        B285_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - B286
    #[inline(always)]
    pub fn b286(&self) -> B286_R {
        B286_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - B287
    #[inline(always)]
    pub fn b287(&self) -> B287_R {
        B287_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("VCTR8")
            .field("b256", &self.b256())
            .field("b257", &self.b257())
            .field("b258", &self.b258())
            .field("b259", &self.b259())
            .field("b260", &self.b260())
            .field("b261", &self.b261())
            .field("b262", &self.b262())
            .field("b263", &self.b263())
            .field("b264", &self.b264())
            .field("b265", &self.b265())
            .field("b266", &self.b266())
            .field("b267", &self.b267())
            .field("b268", &self.b268())
            .field("b269", &self.b269())
            .field("b270", &self.b270())
            .field("b271", &self.b271())
            .field("b272", &self.b272())
            .field("b273", &self.b273())
            .field("b274", &self.b274())
            .field("b275", &self.b275())
            .field("b276", &self.b276())
            .field("b277", &self.b277())
            .field("b278", &self.b278())
            .field("b279", &self.b279())
            .field("b280", &self.b280())
            .field("b281", &self.b281())
            .field("b282", &self.b282())
            .field("b283", &self.b283())
            .field("b284", &self.b284())
            .field("b285", &self.b285())
            .field("b286", &self.b286())
            .field("b287", &self.b287())
            .finish()
    }
}
impl W {
    ///Bit 0 - B256
    #[inline(always)]
    pub fn b256(&mut self) -> B256_W<VCTR8rs> {
        B256_W::new(self, 0)
    }
    ///Bit 1 - B257
    #[inline(always)]
    pub fn b257(&mut self) -> B257_W<VCTR8rs> {
        B257_W::new(self, 1)
    }
    ///Bit 2 - B258
    #[inline(always)]
    pub fn b258(&mut self) -> B258_W<VCTR8rs> {
        B258_W::new(self, 2)
    }
    ///Bit 3 - B259
    #[inline(always)]
    pub fn b259(&mut self) -> B259_W<VCTR8rs> {
        B259_W::new(self, 3)
    }
    ///Bit 4 - B260
    #[inline(always)]
    pub fn b260(&mut self) -> B260_W<VCTR8rs> {
        B260_W::new(self, 4)
    }
    ///Bit 5 - B261
    #[inline(always)]
    pub fn b261(&mut self) -> B261_W<VCTR8rs> {
        B261_W::new(self, 5)
    }
    ///Bit 6 - B262
    #[inline(always)]
    pub fn b262(&mut self) -> B262_W<VCTR8rs> {
        B262_W::new(self, 6)
    }
    ///Bit 7 - B263
    #[inline(always)]
    pub fn b263(&mut self) -> B263_W<VCTR8rs> {
        B263_W::new(self, 7)
    }
    ///Bit 8 - B264
    #[inline(always)]
    pub fn b264(&mut self) -> B264_W<VCTR8rs> {
        B264_W::new(self, 8)
    }
    ///Bit 9 - B265
    #[inline(always)]
    pub fn b265(&mut self) -> B265_W<VCTR8rs> {
        B265_W::new(self, 9)
    }
    ///Bit 10 - B266
    #[inline(always)]
    pub fn b266(&mut self) -> B266_W<VCTR8rs> {
        B266_W::new(self, 10)
    }
    ///Bit 11 - B267
    #[inline(always)]
    pub fn b267(&mut self) -> B267_W<VCTR8rs> {
        B267_W::new(self, 11)
    }
    ///Bit 12 - B268
    #[inline(always)]
    pub fn b268(&mut self) -> B268_W<VCTR8rs> {
        B268_W::new(self, 12)
    }
    ///Bit 13 - B269
    #[inline(always)]
    pub fn b269(&mut self) -> B269_W<VCTR8rs> {
        B269_W::new(self, 13)
    }
    ///Bit 14 - B270
    #[inline(always)]
    pub fn b270(&mut self) -> B270_W<VCTR8rs> {
        B270_W::new(self, 14)
    }
    ///Bit 15 - B271
    #[inline(always)]
    pub fn b271(&mut self) -> B271_W<VCTR8rs> {
        B271_W::new(self, 15)
    }
    ///Bit 16 - B272
    #[inline(always)]
    pub fn b272(&mut self) -> B272_W<VCTR8rs> {
        B272_W::new(self, 16)
    }
    ///Bit 17 - B273
    #[inline(always)]
    pub fn b273(&mut self) -> B273_W<VCTR8rs> {
        B273_W::new(self, 17)
    }
    ///Bit 18 - B274
    #[inline(always)]
    pub fn b274(&mut self) -> B274_W<VCTR8rs> {
        B274_W::new(self, 18)
    }
    ///Bit 19 - B275
    #[inline(always)]
    pub fn b275(&mut self) -> B275_W<VCTR8rs> {
        B275_W::new(self, 19)
    }
    ///Bit 20 - B276
    #[inline(always)]
    pub fn b276(&mut self) -> B276_W<VCTR8rs> {
        B276_W::new(self, 20)
    }
    ///Bit 21 - B277
    #[inline(always)]
    pub fn b277(&mut self) -> B277_W<VCTR8rs> {
        B277_W::new(self, 21)
    }
    ///Bit 22 - B278
    #[inline(always)]
    pub fn b278(&mut self) -> B278_W<VCTR8rs> {
        B278_W::new(self, 22)
    }
    ///Bit 23 - B279
    #[inline(always)]
    pub fn b279(&mut self) -> B279_W<VCTR8rs> {
        B279_W::new(self, 23)
    }
    ///Bit 24 - B280
    #[inline(always)]
    pub fn b280(&mut self) -> B280_W<VCTR8rs> {
        B280_W::new(self, 24)
    }
    ///Bit 25 - B281
    #[inline(always)]
    pub fn b281(&mut self) -> B281_W<VCTR8rs> {
        B281_W::new(self, 25)
    }
    ///Bit 26 - B282
    #[inline(always)]
    pub fn b282(&mut self) -> B282_W<VCTR8rs> {
        B282_W::new(self, 26)
    }
    ///Bit 27 - B283
    #[inline(always)]
    pub fn b283(&mut self) -> B283_W<VCTR8rs> {
        B283_W::new(self, 27)
    }
    ///Bit 28 - B284
    #[inline(always)]
    pub fn b284(&mut self) -> B284_W<VCTR8rs> {
        B284_W::new(self, 28)
    }
    ///Bit 29 - B285
    #[inline(always)]
    pub fn b285(&mut self) -> B285_W<VCTR8rs> {
        B285_W::new(self, 29)
    }
    ///Bit 30 - B286
    #[inline(always)]
    pub fn b286(&mut self) -> B286_W<VCTR8rs> {
        B286_W::new(self, 30)
    }
    ///Bit 31 - B287
    #[inline(always)]
    pub fn b287(&mut self) -> B287_W<VCTR8rs> {
        B287_W::new(self, 31)
    }
}
/**MPCBBx vector register

You can [`read`](crate::Reg::read) this register and get [`vctr8::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`vctr8::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32L552.html#GTZC_MPCBB1:VCTR8)*/
pub struct VCTR8rs;
impl crate::RegisterSpec for VCTR8rs {
    type Ux = u32;
}
///`read()` method returns [`vctr8::R`](R) reader structure
impl crate::Readable for VCTR8rs {}
///`write(|w| ..)` method takes [`vctr8::W`](W) writer structure
impl crate::Writable for VCTR8rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets VCTR8 to value 0xffff_ffff
impl crate::Resettable for VCTR8rs {
    const RESET_VALUE: u32 = 0xffff_ffff;
}
