{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1592400469716 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TestBench_LS EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"TestBench_LS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592400470116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592400470182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592400470182 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Left/Right PLL " "Implemented PLL \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 30627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470461 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 30640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470461 ""}  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 30627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400470461 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Left/Right PLL " "Implemented PLL \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 35219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470463 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 35232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470463 ""}  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 35219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400470463 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Left/Right PLL " "Implemented PLL \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470464 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470464 ""}  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400470464 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Left/Right PLL " "Implemented PLL \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470466 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470466 ""}  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400470466 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470467 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470467 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400470467 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 30792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470469 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 30805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470469 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 30792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400470469 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 35384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470471 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 35397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470471 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 35384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400470471 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470472 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400470472 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400470472 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "primitiveFIFO:fifo3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_05s1:auto_generated\|altsyncram_l1a1:fifo_ram\|ram_block11a1 " "Atom \"primitiveFIFO:fifo3\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_05s1:auto_generated\|altsyncram_l1a1:fifo_ram\|ram_block11a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1592400470495 "|TestBench_LS|primitiveFIFO:fifo3|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_05s1:auto_generated|altsyncram_l1a1:fifo_ram|ram_block11a1"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1592400470495 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "ethlink/mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/alttse1.vhd" 111 0 0 } } { "ethlink/mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "ethlink/mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink/ethlink.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd" 270 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/Controller.vhd" 74 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 499 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Fitter" 0 -1 1592400471699 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "ethlink/mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/alttse1.vhd" 111 0 0 } } { "ethlink/mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "ethlink/mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink/ethlink.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd" 270 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/Controller.vhd" 74 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 499 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Fitter" 0 -1 1592400471717 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "ethlink/mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/alttse1.vhd" 111 0 0 } } { "ethlink/mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "ethlink/mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink/ethlink.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd" 270 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/Controller.vhd" 74 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 499 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Fitter" 0 -1 1592400471722 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "ethlink/mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/alttse1.vhd" 111 0 0 } } { "ethlink/mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "ethlink/mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink/ethlink.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd" 270 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/Controller.vhd" 74 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 499 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Fitter" 0 -1 1592400471727 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592400472038 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592400476185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592400476185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592400476185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592400476185 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592400476185 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592400476282 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592400476282 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592400476303 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1592400483086 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "9 " "Following 9 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "SMA_clkout_p SMA_clkout_p(n) " "Pin \"SMA_clkout_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"SMA_clkout_p(n)\"" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SMA_clkout_p } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_clkout_p" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4146 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 218072 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SMA_clkout_p(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1592400488004 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[3\] ETH_TX_p\[3\](n) " "Pin \"ETH_TX_p\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[3\](n)\"" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4063 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 218074 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1592400488004 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[2\] ETH_TX_p\[2\](n) " "Pin \"ETH_TX_p\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[2\](n)\"" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4064 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 218076 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1592400488004 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[1\] ETH_TX_p\[1\](n) " "Pin \"ETH_TX_p\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[1\](n)\"" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4065 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 218078 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1592400488004 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[0\] ETH_TX_p\[0\](n) " "Pin \"ETH_TX_p\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[0\](n)\"" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4066 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 218080 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1592400488004 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[0\] ETH_RX_p\[0\](n) " "Pin \"ETH_RX_p\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[0\](n)\"" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4062 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 218082 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1592400488004 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[3\] ETH_RX_p\[3\](n) " "Pin \"ETH_RX_p\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[3\](n)\"" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4059 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 218083 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1592400488004 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[2\] ETH_RX_p\[2\](n) " "Pin \"ETH_RX_p\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[2\](n)\"" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4060 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 218084 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1592400488004 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[1\] ETH_RX_p\[1\](n) " "Pin \"ETH_RX_p\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[1\](n)\"" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4061 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 218085 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1592400488004 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1592400488004 ""}
{ "Warning" "WFSAC_FSAC_NOT_LVDS_IO_STD_GROUP" "8 LVDS " "Following 8 pin(s) must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin(s)" { { "Warning" "WFSAC_FSAC_NOT_LVDS_IO_STD" "ETH_TX_p\[3\] LVDS " "Transmitter or receiver pin ETH_TX_p\[3\] must use differential I/O standard -- Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176187 "Transmitter or receiver pin %1!s! must use differential I/O standard -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1592400488005 ""} { "Warning" "WFSAC_FSAC_NOT_LVDS_IO_STD" "ETH_TX_p\[2\] LVDS " "Transmitter or receiver pin ETH_TX_p\[2\] must use differential I/O standard -- Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176187 "Transmitter or receiver pin %1!s! must use differential I/O standard -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1592400488005 ""} { "Warning" "WFSAC_FSAC_NOT_LVDS_IO_STD" "ETH_TX_p\[1\] LVDS " "Transmitter or receiver pin ETH_TX_p\[1\] must use differential I/O standard -- Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176187 "Transmitter or receiver pin %1!s! must use differential I/O standard -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1592400488005 ""} { "Warning" "WFSAC_FSAC_NOT_LVDS_IO_STD" "ETH_TX_p\[0\] LVDS " "Transmitter or receiver pin ETH_TX_p\[0\] must use differential I/O standard -- Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176187 "Transmitter or receiver pin %1!s! must use differential I/O standard -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1592400488005 ""} { "Warning" "WFSAC_FSAC_NOT_LVDS_IO_STD" "ETH_RX_p\[0\] LVDS " "Transmitter or receiver pin ETH_RX_p\[0\] must use differential I/O standard -- Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176187 "Transmitter or receiver pin %1!s! must use differential I/O standard -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1592400488005 ""} { "Warning" "WFSAC_FSAC_NOT_LVDS_IO_STD" "ETH_RX_p\[3\] LVDS " "Transmitter or receiver pin ETH_RX_p\[3\] must use differential I/O standard -- Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176187 "Transmitter or receiver pin %1!s! must use differential I/O standard -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1592400488005 ""} { "Warning" "WFSAC_FSAC_NOT_LVDS_IO_STD" "ETH_RX_p\[2\] LVDS " "Transmitter or receiver pin ETH_RX_p\[2\] must use differential I/O standard -- Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176187 "Transmitter or receiver pin %1!s! must use differential I/O standard -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1592400488005 ""} { "Warning" "WFSAC_FSAC_NOT_LVDS_IO_STD" "ETH_RX_p\[1\] LVDS " "Transmitter or receiver pin ETH_RX_p\[1\] must use differential I/O standard -- Fitter will automatically assign LVDS differential I/O standard to pin" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 208 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176187 "Transmitter or receiver pin %1!s! must use differential I/O standard -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Design Software" 0 -1 1592400488005 ""}  } {  } 0 176673 "Following %1!d! pin(s) must use differential I/O standard -- the Fitter will automatically assign %2!s! differential I/O standard to pin(s)" 0 0 "Fitter" 0 -1 1592400488005 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll " "Successfully merged LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll and LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 35219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1592400497242 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll " "Successfully merged LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll and LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1592400497243 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll " "Successfully merged LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll and LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_tx_8c51.tdf" 43 2 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1592400497243 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll " "Successfully merged LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll and LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1592400497244 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll " "Successfully merged LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll and LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 30792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1592400497244 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll " "Successfully merged LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll and LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 35384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1592400497245 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll " "Successfully merged LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll and LVDS PLL Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1592400497246 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 " "The parameters of the PLL pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 and the PLL pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 and PLL pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 4 " "The value of the parameter \"M\" for the PLL atom pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 is 4" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1592400497255 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 5 " "The value of the parameter \"M\" for the PLL atom pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1592400497255 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1592400497255 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 and PLL pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1592400497255 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 2 " "The value of the parameter \"N\" for the PLL atom pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1592400497255 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1592400497255 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 and PLL pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 5000 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 is 5000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1592400497255 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 3125 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 is 3125" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1592400497255 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1592400497255 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 and PLL pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 13328 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 is 13328" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1592400497255 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 8330 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 is 8330" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1592400497255 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1592400497255 ""}  } { { "db/pll125MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll125MHz_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 29737 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 29765 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll40MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll40MHz_altpll.v" 93 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1592400497255 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PLLS_FEEDING_DLLS_WARNING" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 " "Both the PLL testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 and the PLL testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 are driving DLLs -- hence, these PLLs cannot be merged" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176130 "Both the PLL %1!s! and the PLL %2!s! are driving DLLs -- hence, these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1592400497263 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507309 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507309 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400507309 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 Top/Bottom PLL " "Implemented PLL \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1\" as Top/Bottom PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507451 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[1\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507451 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[2\] 8 1 90 625 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 90 degrees (625 ps) for testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507451 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] 4 1 270 3750 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 270 degrees (3750 ps) for testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507451 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507451 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507451 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400507451 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 Top/Bottom PLL " "Implemented PLL \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1\" as Top/Bottom PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507591 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[1\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507591 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[2\] 8 1 90 625 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 90 degrees (625 ps) for testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507591 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] 4 1 270 3750 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 270 degrees (3750 ps) for testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507591 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507591 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] port" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507591 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400507591 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 Top/Bottom PLL " "Implemented PLL \"pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1\" as Top/Bottom PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll40MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll40MHz_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 29765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507713 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll40MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll40MHz_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 29766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507713 ""}  } { { "db/pll40MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll40MHz_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 29765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400507713 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 5 8 0 0 " "Implementing clock multiplication of 5, clock division of 8, and phase shift of 0 degrees (0 ps) for pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll125MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll125MHz_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 29737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592400507841 ""}  } { { "db/pll125MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll125MHz_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 29737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592400507841 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_05s1 " "Entity dcfifo_05s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3gt1 " "Entity dcfifo_3gt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_82s1 " "Entity dcfifo_82s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lot1 " "Entity dcfifo_lot1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nkt1 " "Entity dcfifo_nkt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_slt1 " "Entity dcfifo_slt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vit1 " "Entity dcfifo_vit1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592400512374 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1592400512374 ""}
{ "Info" "ISTA_SDC_FOUND" "TestBench_LS.out.sdc " "Reading SDC File: 'TestBench_LS.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592400513903 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1592400513904 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 5 -duty_cycle 50.00 -name \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 5 -duty_cycle 50.00 -name \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 10 -phase -180.00 -duty_cycle 50.00 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]\} " "create_generated_clock -source \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 10 -phase -180.00 -duty_cycle 50.00 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|inclk\[0\]\} -phase 288.00 -duty_cycle 10.00 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]\} " "create_generated_clock -source \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|inclk\[0\]\} -phase 288.00 -duty_cycle 10.00 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592400514120 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1592400514120 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592400514124 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592400514311 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592400514415 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592400514915 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592400514992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1592400514996 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592400520645 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1592400520645 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1592400522960 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1592400522961 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] (Rise) u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] (Rise) setup " "From u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] (Rise) to u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] (Rise) (setup)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] (Rise) u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] (Rise) setup " "From u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] (Rise) to u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] (Rise) (setup)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] (Rise) u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] (Rise) setup " "From u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] (Rise) to u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] (Rise) (setup)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] (Rise) u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] (Rise) setup " "From u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] (Rise) to u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] (Rise) (setup)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1592400522989 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1592400522989 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.040 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.040 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.040" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592400522989 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1592400522989 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1592400522994 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 97 clocks " "Found 97 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " "   8.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " "   0.800 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] " "   8.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " "   8.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " "   8.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " "   8.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk\[0\] " "   2.500 M1_DDR2_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk\[1\] " "   2.500 M1_DDR2_clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk_n\[0\] " "   2.500 M1_DDR2_clk_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk_n\[1\] " "   2.500 M1_DDR2_clk_n\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[0\]_IN " "   2.500 M1_DDR2_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[0\]_OUT " "   2.500 M1_DDR2_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[1\]_IN " "   2.500 M1_DDR2_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[1\]_OUT " "   2.500 M1_DDR2_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[2\]_IN " "   2.500 M1_DDR2_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[2\]_OUT " "   2.500 M1_DDR2_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[3\]_IN " "   2.500 M1_DDR2_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[3\]_OUT " "   2.500 M1_DDR2_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[4\]_IN " "   2.500 M1_DDR2_dqs\[4\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[4\]_OUT " "   2.500 M1_DDR2_dqs\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[5\]_IN " "   2.500 M1_DDR2_dqs\[5\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[5\]_OUT " "   2.500 M1_DDR2_dqs\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[6\]_IN " "   2.500 M1_DDR2_dqs\[6\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[6\]_OUT " "   2.500 M1_DDR2_dqs\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[7\]_IN " "   2.500 M1_DDR2_dqs\[7\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[7\]_OUT " "   2.500 M1_DDR2_dqs\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[0\]_OUT " "   2.500 M1_DDR2_dqsn\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[1\]_OUT " "   2.500 M1_DDR2_dqsn\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[2\]_OUT " "   2.500 M1_DDR2_dqsn\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[3\]_OUT " "   2.500 M1_DDR2_dqsn\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[4\]_OUT " "   2.500 M1_DDR2_dqsn\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[5\]_OUT " "   2.500 M1_DDR2_dqsn\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[6\]_OUT " "   2.500 M1_DDR2_dqsn\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[7\]_OUT " "   2.500 M1_DDR2_dqsn\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_clk\[0\] " "   2.500 M2_DDR2_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_clk\[1\] " "   2.500 M2_DDR2_clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_clk_n\[0\] " "   2.500 M2_DDR2_clk_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_clk_n\[1\] " "   2.500 M2_DDR2_clk_n\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[0\]_IN " "   2.500 M2_DDR2_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[0\]_OUT " "   2.500 M2_DDR2_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[1\]_IN " "   2.500 M2_DDR2_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[1\]_OUT " "   2.500 M2_DDR2_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[2\]_IN " "   2.500 M2_DDR2_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[2\]_OUT " "   2.500 M2_DDR2_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[3\]_IN " "   2.500 M2_DDR2_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[3\]_OUT " "   2.500 M2_DDR2_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[4\]_IN " "   2.500 M2_DDR2_dqs\[4\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[4\]_OUT " "   2.500 M2_DDR2_dqs\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[5\]_IN " "   2.500 M2_DDR2_dqs\[5\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[5\]_OUT " "   2.500 M2_DDR2_dqs\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[6\]_IN " "   2.500 M2_DDR2_dqs\[6\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[6\]_OUT " "   2.500 M2_DDR2_dqs\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[7\]_IN " "   2.500 M2_DDR2_dqs\[7\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqs\[7\]_OUT " "   2.500 M2_DDR2_dqs\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqsn\[0\]_OUT " "   2.500 M2_DDR2_dqsn\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqsn\[1\]_OUT " "   2.500 M2_DDR2_dqsn\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqsn\[2\]_OUT " "   2.500 M2_DDR2_dqsn\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqsn\[3\]_OUT " "   2.500 M2_DDR2_dqsn\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqsn\[4\]_OUT " "   2.500 M2_DDR2_dqsn\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqsn\[5\]_OUT " "   2.500 M2_DDR2_dqsn\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqsn\[6\]_OUT " "   2.500 M2_DDR2_dqsn\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M2_DDR2_dqsn\[7\]_OUT " "   2.500 M2_DDR2_dqsn\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_BANK6 " "  20.000 OSC_50_BANK6" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   5.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram_1\|div_clock_0 " "   5.000 u0\|ddr2_ram_1\|div_clock_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram_1\|div_clock_1 " "   5.000 u0\|ddr2_ram_1\|div_clock_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram_1\|div_clock_2 " "   5.000 u0\|ddr2_ram_1\|div_clock_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram_1\|div_clock_3 " "   5.000 u0\|ddr2_ram_1\|div_clock_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram_1\|div_clock_4 " "   5.000 u0\|ddr2_ram_1\|div_clock_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram_1\|div_clock_5 " "   5.000 u0\|ddr2_ram_1\|div_clock_5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram_1\|div_clock_6 " "   5.000 u0\|ddr2_ram_1\|div_clock_6" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram_1\|div_clock_7 " "   5.000 u0\|ddr2_ram_1\|div_clock_7" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " "   5.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " "   2.500 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " "   2.500 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " "   5.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " "  10.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " "  40.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " "   2.500 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram\|div_clock_0 " "   5.000 u0\|ddr2_ram\|div_clock_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram\|div_clock_1 " "   5.000 u0\|ddr2_ram\|div_clock_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram\|div_clock_2 " "   5.000 u0\|ddr2_ram\|div_clock_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram\|div_clock_3 " "   5.000 u0\|ddr2_ram\|div_clock_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram\|div_clock_4 " "   5.000 u0\|ddr2_ram\|div_clock_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram\|div_clock_5 " "   5.000 u0\|ddr2_ram\|div_clock_5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram\|div_clock_6 " "   5.000 u0\|ddr2_ram\|div_clock_6" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram\|div_clock_7 " "   5.000 u0\|ddr2_ram\|div_clock_7" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " "   5.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " "   2.500 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " "   2.500 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " "   5.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " "  10.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " "  40.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " "   2.500 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592400522996 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1592400522996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y60_N125) " "Automatically promoted node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y60_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y60_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y60_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533866 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533866 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533866 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y65_N125) " "Automatically promoted node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y65_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y65_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y65_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533866 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533866 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533866 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y67_N125) " "Automatically promoted node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y67_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y67_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y67_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533866 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533866 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 35368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533866 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y68_N125) " "Automatically promoted node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y68_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y68_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y68_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533866 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533866 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 30776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533866 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50_BANK6~input (placed in PIN AB6 (CLK10p)) " "Automatically promoted node OSC_50_BANK6~input (placed in PIN AB6 (CLK10p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""}  } { { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 217908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_T1) " "Automatically promoted node pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_T1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLLT1E4 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLLT1E4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""}  } { { "db/pll40MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll40MHz_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 29765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_T1) " "Automatically promoted node pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_T1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R56 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R56" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|wire_pll1_clk\[1\] Dual-Regional Clock 0 49 119 96 " "Assigned fan-out of node pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|wire_pll1_clk\[1\] to Dual-Regional Clock region from (0, 49) to (119, 96)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533867 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R48 " "Automatically promoted destinations to use location or clock signal Regional Clock CLKCTRL_R48" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|wire_pll1_clk\[1\] Dual-Regional Clock 0 49 119 96 " "Assigned fan-out of node pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|wire_pll1_clk\[1\] to Dual-Regional Clock region from (0, 49) to (119, 96)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533867 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""}  } { { "db/pll40MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll40MHz_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 29765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_L2) " "Automatically promoted node pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_L2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""}  } { { "db/pll125MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll125MHz_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 29737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] (placed in counter C0 of PLL_T2) " "Automatically promoted node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] (placed in counter C0 of PLL_T2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_T2) " "Promoted node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_T2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_T2) " "Promoted node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_T2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] (placed in counter C4 of PLL_T2) " "Promoted node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] (placed in counter C4 of PLL_T2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R62 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R62" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] Dual-Regional Clock 0 49 119 96 " "Assigned fan-out of node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] to Dual-Regional Clock region from (0, 49) to (119, 96)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533867 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R52 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R52" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] Dual-Regional Clock 0 49 119 96 " "Assigned fan-out of node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] to Dual-Regional Clock region from (0, 49) to (119, 96)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533867 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] (placed in counter C5 of PLL_T2) " "Promoted node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] (placed in counter C5 of PLL_T2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R61 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R61" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] Dual-Regional Clock 0 49 119 96 " "Assigned fan-out of node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] to Dual-Regional Clock region from (0, 49) to (119, 96)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533867 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R53 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R53" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] Dual-Regional Clock 0 49 119 96 " "Assigned fan-out of node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] to Dual-Regional Clock region from (0, 49) to (119, 96)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533867 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] (placed in counter C2 of PLL_T2) " "Promoted node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] (placed in counter C2 of PLL_T2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R60 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R60" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] Dual-Regional Clock 0 49 119 96 " "Assigned fan-out of node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] to Dual-Regional Clock region from (0, 49) to (119, 96)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533867 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R50 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R50" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] Dual-Regional Clock 0 49 119 96 " "Assigned fan-out of node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] to Dual-Regional Clock region from (0, 49) to (119, 96)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533867 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] (placed in counter C0 of PLL_B1) " "Automatically promoted node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\] (placed in counter C0 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533867 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_B1) " "Promoted node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_B1) " "Promoted node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] (placed in counter C4 of PLL_B1) " "Promoted node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] (placed in counter C4 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R30 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R30" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533868 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R20 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R20" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[3\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533868 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] (placed in counter C5 of PLL_B1) " "Promoted node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] (placed in counter C5 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R31 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R31" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533868 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R21 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R21" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[5\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533868 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] (placed in counter C2 of PLL_B1) " "Promoted node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] (placed in counter C2 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R28 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R28" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533868 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R18 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R18" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] Dual-Regional Clock 0 0 119 48 " "Assigned fan-out of node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[6\] to Dual-Regional Clock region from (0, 0) to (119, 48)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1592400533868 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 37 0 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""}  } { { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 217142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node testbench_ls:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "testbench_ls:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node testbench_ls:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "testbench_ls/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 88063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592400533868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "testbench_ls:u0\|testbench_ls_nios_cpu:nios_cpu\|testbench_ls_nios_cpu_cpu:cpu\|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci\|testbench_ls_nios_cpu_cpu_nios2_oci_debug:the_testbench_ls_nios_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node testbench_ls:u0\|testbench_ls_nios_cpu:nios_cpu\|testbench_ls_nios_cpu_cpu:cpu\|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci\|testbench_ls_nios_cpu_cpu_nios2_oci_debug:the_testbench_ls_nios_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "testbench_ls:u0\|testbench_ls_nios_cpu:nios_cpu\|testbench_ls_nios_cpu_cpu:cpu\|testbench_ls_nios_cpu_cpu_nios2_oci:the_testbench_ls_nios_cpu_cpu_nios2_oci\|testbench_ls_nios_cpu_cpu_nios2_oci_debug:the_testbench_ls_nios_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 13883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592400533868 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592400533868 ""}  } { { "testbench_ls/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 9810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node testbench_ls:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""}  } { { "testbench_ls/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 45607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:c0\|ethlink:ethlink_inst\|syncrst1:SyncRST\|allregs.dout.clk\[2\].rst  " "Automatically promoted node Controller:c0\|ethlink:ethlink_inst\|syncrst1:SyncRST\|allregs.dout.clk\[2\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""}  } { { "ethlink/mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 8564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst  " "Automatically promoted node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 5397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592400533868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1 " "Destination node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 120396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592400533868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3 " "Destination node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 123000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592400533868 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Destination node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592400533868 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592400533868 ""}  } { { "ethlink/mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 45597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "testbench_ls:u0\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node testbench_ls:u0\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533869 ""}  } { { "testbench_ls/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 45603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst  " "Automatically promoted node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592400533869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 40590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592400533869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1 " "Destination node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 121722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592400533869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3 " "Destination node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 124152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592400533869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Destination node Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 39958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592400533869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592400533869 ""}  } { { "ethlink/mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 44394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592400533869 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592400547946 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592400548070 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592400548077 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592400548243 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592400548527 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592400548771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592400548771 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592400548895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592400556936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "858 Block RAM " "Packed 858 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1592400557071 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "60 DSP block multiplier " "Packed 60 registers into blocks of type DSP block multiplier" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1592400557071 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block output " "Packed 64 registers into blocks of type DSP block output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1592400557071 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "43 " "Created 43 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1592400557071 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592400557071 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk0 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk0\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk1 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk1\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk2 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk2\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk3 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk3\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk4 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk4\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk5 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk5\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk6 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk6\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk7 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk7\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk8 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk8\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk9 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk9\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk10 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk10\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk11 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk11\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk12 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk12\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk13 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk13\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk14 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk14\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk15 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk15\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk16 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk16\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk17 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk17\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk18 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk18\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 218997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk19 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk19\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk20 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk20\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk21 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk21\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk0 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk0\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk1 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk1\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk2 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk2\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557474 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk3 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk3\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk4 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk4\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk5 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk5\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk6 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk6\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk7 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk7\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk8 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk8\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk9 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk9\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk10 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk10\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk11 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk11\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk12 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk12\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk13 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk13\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk14 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk14\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk15 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk15\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk16 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk16\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk17 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk17\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk18 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk18\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk19 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk19\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk20 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk20\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk21 " "Created on-chip termination logic block \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk21\" " {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 219751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1592400557475 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 0 " "PLL \"pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1 driven by testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]~clkctrl which is OUTCLK output port of Clock enable block type node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"pll40MHz:pll40MHz0\|altpll:altpll_component\|pll40MHz_altpll:auto_generated\|pll1\" is driven by testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]~clkctrl which is OUTCLK output port of Clock enable block type node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]~clkctrl" {  } { { "db/pll40MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll40MHz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll40MHz.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/pll40MHz.v" 112 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 306 0 0 } } { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" 345 0 0 } } { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" 179 0 0 } } { "testbench_ls/synthesis/testbench_ls.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/testbench_ls.v" 246 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 460 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1592400564871 ""}  } { { "db/pll40MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll40MHz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll40MHz.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/pll40MHz.v" 112 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 306 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1592400564871 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 0 " "PLL \"pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 driven by testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]~clkctrl which is OUTCLK output port of Clock enable block type node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1\" is driven by testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]~clkctrl which is OUTCLK output port of Clock enable block type node testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|clk\[0\]~clkctrl" {  } { { "db/pll125MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll125MHz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll125MHz.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/pll125MHz.v" 104 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 314 0 0 } } { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" 345 0 0 } } { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" 179 0 0 } } { "testbench_ls/synthesis/testbench_ls.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/testbench_ls.v" 246 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 460 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1592400564991 ""}  } { { "db/pll125MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll125MHz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll125MHz.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/pll125MHz.v" 104 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 314 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1592400564991 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT_FOR_NO_COMP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 0 " "PLL \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1\" input clock inclk\[0\] may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 driven by OSC_50_BANK6~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK6~inputclkctrl " "Input port INCLK\[0\] of node \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1\" is driven by OSC_50_BANK6~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK6~inputclkctrl" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "altpll.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" 345 0 0 } } { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" 179 0 0 } } { "testbench_ls/synthesis/testbench_ls.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/testbench_ls.v" 285 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 460 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 136 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1592400565118 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "altpll.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" 345 0 0 } } { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" 179 0 0 } } { "testbench_ls/synthesis/testbench_ls.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/testbench_ls.v" 285 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 460 0 0 } }  } 0 15056 "PLL \"%1!s!\" input clock inclk\[%2!d!\] may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1592400565118 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT_FOR_NO_COMP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 0 " "PLL \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1\" input clock inclk\[0\] may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1 driven by OSC_50_BANK6~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK6~inputclkctrl " "Input port INCLK\[0\] of node \"testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\|pll1\" is driven by OSC_50_BANK6~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK6~inputclkctrl" {  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "altpll.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" 345 0 0 } } { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" 179 0 0 } } { "testbench_ls/synthesis/testbench_ls.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/testbench_ls.v" 246 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 460 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 136 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1592400565243 ""}  } { { "db/altpll_rsc3.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/altpll_rsc3.tdf" 31 0 0 } } { "altpll.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" 345 0 0 } } { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" 179 0 0 } } { "testbench_ls/synthesis/testbench_ls.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/testbench_ls.v" 246 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 460 0 0 } }  } 0 15056 "PLL \"%1!s!\" input clock inclk\[%2!d!\] may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1592400565243 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 0 " "PLL \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll driven by pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|wire_pll1_clk\[0\] which is CLK\[0\] output port of PLL type node pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1 " "Input port INCLK\[0\] of node \"Controller:c0\|ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" is driven by pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|wire_pll1_clk\[0\] which is CLK\[0\] output port of PLL type node pll125MHz:pll125MHz0\|altpll:altpll_component\|pll125MHz_altpll:auto_generated\|pll1" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "ethlink/mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/alttse1.vhd" 111 0 0 } } { "ethlink/mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "ethlink/mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink/ethlink.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd" 270 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/Controller.vhd" 74 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 499 0 0 } } { "db/pll125MHz_altpll.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/pll125MHz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll125MHz.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/pll125MHz.v" 104 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 314 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1592400565634 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/db/lvds_rx_b352.tdf" 193 2 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/intelFPGA/18.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/TestBench_LS/ethlink/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "ethlink/mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/alttse1.vhd" 111 0 0 } } { "ethlink/mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "ethlink/mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink/ethlink.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd" 270 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/Controller.vhd" 74 0 0 } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 499 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1592400565634 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CSENSE_ADC_FO " "Node \"CSENSE_ADC_FO\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CSENSE_ADC_FO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CSENSE_CS_n\[0\] " "Node \"CSENSE_CS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CSENSE_CS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CSENSE_CS_n\[1\] " "Node \"CSENSE_CS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CSENSE_CS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CSENSE_SCK " "Node \"CSENSE_SCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CSENSE_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CSENSE_SDI " "Node \"CSENSE_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CSENSE_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CSENSE_SDO " "Node \"CSENSE_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CSENSE_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_SCL " "Node \"EEP_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_SDA " "Node \"EEP_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[0\] " "Node \"ETH_INT_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[1\] " "Node \"ETH_INT_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[2\] " "Node \"ETH_INT_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[3\] " "Node \"ETH_INT_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_ADV_n " "Node \"FLASH_ADV_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_ADV_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CE_n " "Node \"FLASH_CE_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_CE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CLK " "Node \"FLASH_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_OE_n " "Node \"FLASH_OE_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_OE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_RESET_n " "Node \"FLASH_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_RYBY_n " "Node \"FLASH_RYBY_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_RYBY_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_WE_n " "Node \"FLASH_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[10\] " "Node \"FSM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[11\] " "Node \"FSM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[12\] " "Node \"FSM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[13\] " "Node \"FSM_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[14\] " "Node \"FSM_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[15\] " "Node \"FSM_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[16\] " "Node \"FSM_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[17\] " "Node \"FSM_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[18\] " "Node \"FSM_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[19\] " "Node \"FSM_A\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[1\] " "Node \"FSM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[20\] " "Node \"FSM_A\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[21\] " "Node \"FSM_A\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[22\] " "Node \"FSM_A\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[23\] " "Node \"FSM_A\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[24\] " "Node \"FSM_A\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[25\] " "Node \"FSM_A\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[2\] " "Node \"FSM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[3\] " "Node \"FSM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[4\] " "Node \"FSM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[5\] " "Node \"FSM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[6\] " "Node \"FSM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[7\] " "Node \"FSM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[8\] " "Node \"FSM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_A\[9\] " "Node \"FSM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[0\] " "Node \"FSM_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[10\] " "Node \"FSM_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[11\] " "Node \"FSM_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[12\] " "Node \"FSM_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[13\] " "Node \"FSM_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[14\] " "Node \"FSM_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[15\] " "Node \"FSM_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[1\] " "Node \"FSM_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[2\] " "Node \"FSM_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[3\] " "Node \"FSM_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[4\] " "Node \"FSM_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[5\] " "Node \"FSM_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[6\] " "Node \"FSM_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[7\] " "Node \"FSM_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[8\] " "Node \"FSM_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FSM_D\[9\] " "Node \"FSM_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FSM_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_CONF_D\[0\] " "Node \"MAX_CONF_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_CONF_D\[1\] " "Node \"MAX_CONF_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_CONF_D\[2\] " "Node \"MAX_CONF_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_PLL_D\[0\] " "Node \"MAX_PLL_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_PLL_D\[1\] " "Node \"MAX_PLL_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX_PLL_D\[2\] " "Node \"MAX_PLL_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_Bank2 " "Node \"OSC_50_Bank2\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_Bank3 " "Node \"OSC_50_Bank3\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_Bank4 " "Node \"OSC_50_Bank4\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_Bank5 " "Node \"OSC_50_Bank5\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_Bank6 " "Node \"OSC_50_Bank6\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_50_Bank7 " "Node \"OSC_50_Bank7\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_DP " "Node \"SEG0_DP\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG0_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[0\] " "Node \"SEG0_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[1\] " "Node \"SEG0_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[2\] " "Node \"SEG0_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[3\] " "Node \"SEG0_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[4\] " "Node \"SEG0_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[5\] " "Node \"SEG0_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG0_D\[6\] " "Node \"SEG0_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG0_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_DP " "Node \"SEG1_DP\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG1_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[0\] " "Node \"SEG1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[1\] " "Node \"SEG1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[2\] " "Node \"SEG1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[3\] " "Node \"SEG1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[4\] " "Node \"SEG1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[5\] " "Node \"SEG1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG1_D\[6\] " "Node \"SEG1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEG1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_clkout_n " "Node \"SMA_clkout_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_clkout_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADV " "Node \"SSRAM_ADV\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SSRAM_ADV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BWA_n " "Node \"SSRAM_BWA_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SSRAM_BWA_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BWB_n " "Node \"SSRAM_BWB_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SSRAM_BWB_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CE_n " "Node \"SSRAM_CE_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SSRAM_CE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CKE_n " "Node \"SSRAM_CKE_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SSRAM_CKE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CLK " "Node \"SSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SSRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_OE_n " "Node \"SSRAM_OE_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SSRAM_OE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_WE_n " "Node \"SSRAM_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SSRAM_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEMP_INT_n " "Node \"TEMP_INT_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TEMP_INT_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEMP_SMCLK " "Node \"TEMP_SMCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TEMP_SMCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TEMP_SMDAT " "Node \"TEMP_SMDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TEMP_SMDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk0~_rdn_pad " "Node \"termination_blk0~_rdn_pad\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rdn_pad" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk0~_rup_pad " "Node \"termination_blk0~_rup_pad\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rup_pad" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592400567882 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1592400567882 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:33 " "Fitter preparation operations ending: elapsed time is 00:01:33" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592400567885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592400583746 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "170 " "Fitter has implemented the following 170 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1592400647412 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1592400647412 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "170 " "Fitter has implemented the following 170 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1592400647413 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1592400647413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:04 " "Fitter placement preparation operations ending: elapsed time is 00:01:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592400647413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592400648605 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592400852104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:25 " "Fitter placement operations ending: elapsed time is 00:03:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592400852105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592400869994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X72_Y48 X83_Y59 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X72_Y48 to location X83_Y59" {  } { { "loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X72_Y48 to location X83_Y59"} { { 12 { 0 ""} 72 48 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1592400970119 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592400970119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1592401041726 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592401041726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:40 " "Fitter routing operations ending: elapsed time is 00:02:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592401041734 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 203.30 " "Total time spent on timing analysis during the Fitter is 203.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1592401075158 ""}
{ "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION" "" "The following delay chain settings have been changed for package skew compensation." { { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 SMA_clkout_p " "D5 Delay Chain setting has changed from 0 to 1 on SMA_clkout_p." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1592401075186 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_clk\[1\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_clk\[1\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1592401075186 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[3\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[3\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1592401075186 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[4\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[4\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1592401075186 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[5\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[5\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1592401075186 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M2_DDR2_clk\[0\] " "D5 Delay Chain setting has changed from 0 to 1 on M2_DDR2_clk\[0\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1592401075186 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M2_DDR2_dqs\[0\] " "D5 Delay Chain setting has changed from 0 to 1 on M2_DDR2_dqs\[0\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1592401075186 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M2_DDR2_dqs\[1\] " "D5 Delay Chain setting has changed from 0 to 1 on M2_DDR2_dqs\[1\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1592401075186 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M2_DDR2_dqs\[3\] " "D5 Delay Chain setting has changed from 0 to 1 on M2_DDR2_dqs\[3\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1592401075186 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M2_DDR2_dqs\[4\] " "D5 Delay Chain setting has changed from 0 to 1 on M2_DDR2_dqs\[4\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1592401075186 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M2_DDR2_dqsn\[5\] " "D5 Delay Chain setting has changed from 0 to 1 on M2_DDR2_dqsn\[5\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1592401075186 ""}  } {  } 0 176713 "The following delay chain settings have been changed for package skew compensation." 0 0 "Fitter" 0 -1 1592401075186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592401075590 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592401079928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592401080083 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592401084273 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:27 " "Fitter post-fit operations ending: elapsed time is 00:00:27" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592401102522 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1592401116393 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "53 " "Following 53 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX_I2C_SDAT a permanently disabled " "Pin MAX_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { MAX_I2C_SDAT } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX_I2C_SDAT" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EXT_IO a permanently disabled " "Pin EXT_IO has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { EXT_IO } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 157 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_SDA a permanently disabled " "Pin M1_DDR2_SDA has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_SDA } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SDA" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M2_DDR2_SDA a permanently disabled " "Pin M2_DDR2_SDA has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_SDA } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SDA" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[0\] a permanently disabled " "Pin OTG_D\[0\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[1\] a permanently disabled " "Pin OTG_D\[1\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[2\] a permanently disabled " "Pin OTG_D\[2\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[3\] a permanently disabled " "Pin OTG_D\[3\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[4\] a permanently disabled " "Pin OTG_D\[4\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[4] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[5\] a permanently disabled " "Pin OTG_D\[5\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[5] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[6\] a permanently disabled " "Pin OTG_D\[6\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[6] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[7\] a permanently disabled " "Pin OTG_D\[7\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[7] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[8\] a permanently disabled " "Pin OTG_D\[8\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[8] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[9\] a permanently disabled " "Pin OTG_D\[9\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[9] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[10\] a permanently disabled " "Pin OTG_D\[10\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[10] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[11\] a permanently disabled " "Pin OTG_D\[11\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[11] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[12\] a permanently disabled " "Pin OTG_D\[12\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[12] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[13\] a permanently disabled " "Pin OTG_D\[13\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[13] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[14\] a permanently disabled " "Pin OTG_D\[14\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[14] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[15\] a permanently disabled " "Pin OTG_D\[15\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[15] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[16\] a permanently disabled " "Pin OTG_D\[16\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[16] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[16\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[17\] a permanently disabled " "Pin OTG_D\[17\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[17] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[17\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[18\] a permanently disabled " "Pin OTG_D\[18\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[18] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[18\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[19\] a permanently disabled " "Pin OTG_D\[19\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[19] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[19\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[20\] a permanently disabled " "Pin OTG_D\[20\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[20] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[20\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[21\] a permanently disabled " "Pin OTG_D\[21\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[21] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[21\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[22\] a permanently disabled " "Pin OTG_D\[22\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[22] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[22\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[23\] a permanently disabled " "Pin OTG_D\[23\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[23] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[23\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[24\] a permanently disabled " "Pin OTG_D\[24\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[24] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[24\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[25\] a permanently disabled " "Pin OTG_D\[25\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[25] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[25\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[26\] a permanently disabled " "Pin OTG_D\[26\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[26] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[26\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[27\] a permanently disabled " "Pin OTG_D\[27\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[27] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[27\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[28\] a permanently disabled " "Pin OTG_D\[28\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[28] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[28\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[29\] a permanently disabled " "Pin OTG_D\[29\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[29] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[29\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[30\] a permanently disabled " "Pin OTG_D\[30\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[30] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[30\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[31\] a permanently disabled " "Pin OTG_D\[31\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[31] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[31\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_clk\[0\] a permanently enabled " "Pin M1_DDR2_clk\[0\] has a permanently enabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_clk[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_clk\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_clk\[1\] a permanently enabled " "Pin M1_DDR2_clk\[1\] has a permanently enabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_clk[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_clk\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 165 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_clk_n\[0\] a permanently enabled " "Pin M1_DDR2_clk_n\[0\] has a permanently enabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_clk_n[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_clk_n\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_clk_n\[1\] a permanently enabled " "Pin M1_DDR2_clk_n\[1\] has a permanently enabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_clk_n[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_clk_n\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 166 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M2_DDR2_clk\[0\] a permanently enabled " "Pin M2_DDR2_clk\[0\] has a permanently enabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_clk[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M2_DDR2_clk\[1\] a permanently enabled " "Pin M2_DDR2_clk\[1\] has a permanently enabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_clk[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M2_DDR2_clk_n\[0\] a permanently enabled " "Pin M2_DDR2_clk_n\[0\] has a permanently enabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_clk_n[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk_n\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M2_DDR2_clk_n\[1\] a permanently enabled " "Pin M2_DDR2_clk_n\[1\] has a permanently enabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_clk_n[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk_n\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ETH_MDIO\[3\] a permanently disabled " "Pin ETH_MDIO\[3\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_MDIO[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ETH_MDIO\[2\] a permanently disabled " "Pin ETH_MDIO\[2\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_MDIO[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ETH_MDIO\[1\] a permanently disabled " "Pin ETH_MDIO\[1\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_MDIO[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ETH_MDIO\[0\] a permanently disabled " "Pin ETH_MDIO\[0\] has a permanently disabled output enable" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ETH_MDIO[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1592401117807 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1592401117807 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "58 " "Following 58 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_I2C_SCLK GND " "Pin MAX_I2C_SCLK has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { MAX_I2C_SCLK } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX_I2C_SCLK" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_addr\[14\] GND " "Pin M1_DDR2_addr\[14\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_addr[14] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_addr\[14\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_addr\[15\] GND " "Pin M1_DDR2_addr\[15\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_addr[15] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_addr\[15\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 161 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_cke\[1\] GND " "Pin M1_DDR2_cke\[1\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_cke[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_cke\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_cs_n\[1\] GND " "Pin M1_DDR2_cs_n\[1\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_cs_n[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_cs_n\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 167 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_odt\[1\] GND " "Pin M1_DDR2_odt\[1\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_odt[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_odt\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 172 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_SA\[0\] GND " "Pin M1_DDR2_SA\[0\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_SA[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SA\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_SA\[1\] GND " "Pin M1_DDR2_SA\[1\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_SA[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SA\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_SCL GND " "Pin M1_DDR2_SCL has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_SCL } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SCL" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M2_DDR2_addr\[14\] GND " "Pin M2_DDR2_addr\[14\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_addr[14] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[14\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M2_DDR2_addr\[15\] GND " "Pin M2_DDR2_addr\[15\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_addr[15] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[15\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M2_DDR2_cke\[1\] GND " "Pin M2_DDR2_cke\[1\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_cke[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cke\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M2_DDR2_cs_n\[1\] GND " "Pin M2_DDR2_cs_n\[1\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_cs_n[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cs_n\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 189 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M2_DDR2_odt\[1\] GND " "Pin M2_DDR2_odt\[1\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_odt[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_odt\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M2_DDR2_SA\[0\] GND " "Pin M2_DDR2_SA\[0\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_SA[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M2_DDR2_SA\[1\] GND " "Pin M2_DDR2_SA\[1\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_SA[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M2_DDR2_SCL GND " "Pin M2_DDR2_SCL has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_SCL } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SCL" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 197 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[1\] GND " "Pin OTG_A\[1\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[2\] GND " "Pin OTG_A\[2\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[3\] GND " "Pin OTG_A\[3\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[4\] GND " "Pin OTG_A\[4\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[4] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[4\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[5\] GND " "Pin OTG_A\[5\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[5] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[5\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[6\] GND " "Pin OTG_A\[6\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[6] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[6\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[7\] GND " "Pin OTG_A\[7\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[7] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[7\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[8\] GND " "Pin OTG_A\[8\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[8] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[8\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[9\] GND " "Pin OTG_A\[9\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[9] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[9\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[10\] GND " "Pin OTG_A\[10\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[10] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[10\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[11\] GND " "Pin OTG_A\[11\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[11] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[11\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[12\] GND " "Pin OTG_A\[12\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[12] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[12\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[13\] GND " "Pin OTG_A\[13\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[13] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[13\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[14\] GND " "Pin OTG_A\[14\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[14] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[14\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[15\] GND " "Pin OTG_A\[15\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[15] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[15\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[16\] GND " "Pin OTG_A\[16\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[16] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[16\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_A\[17\] GND " "Pin OTG_A\[17\] has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_A[17] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_A\[17\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_CS_n GND " "Pin OTG_CS_n has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_CS_n } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_n" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 217 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DC_DACK GND " "Pin OTG_DC_DACK has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_DC_DACK } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DC_DACK" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_HC_DACK GND " "Pin OTG_HC_DACK has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_HC_DACK } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_HC_DACK" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_OE_n GND " "Pin OTG_OE_n has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_OE_n } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_OE_n" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 225 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RESET_n GND " "Pin OTG_RESET_n has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_RESET_n } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RESET_n" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_WE_n GND " "Pin OTG_WE_n has GND driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_WE_n } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WE_n" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_I2C_SDAT VCC " "Pin MAX_I2C_SDAT has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { MAX_I2C_SDAT } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX_I2C_SDAT" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_SDA VCC " "Pin M1_DDR2_SDA has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_SDA } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SDA" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M2_DDR2_SDA VCC " "Pin M2_DDR2_SDA has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_SDA } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SDA" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[0\] VCC " "Pin OTG_D\[0\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[1\] VCC " "Pin OTG_D\[1\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[2\] VCC " "Pin OTG_D\[2\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[3\] VCC " "Pin OTG_D\[3\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[4\] VCC " "Pin OTG_D\[4\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[4] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[5\] VCC " "Pin OTG_D\[5\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[5] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[6\] VCC " "Pin OTG_D\[6\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[6] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[7\] VCC " "Pin OTG_D\[7\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[7] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[8\] VCC " "Pin OTG_D\[8\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[8] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[13\] VCC " "Pin OTG_D\[13\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[13] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[27\] VCC " "Pin OTG_D\[27\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[27] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[27\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[28\] VCC " "Pin OTG_D\[28\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[28] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[28\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[29\] VCC " "Pin OTG_D\[29\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[29] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[29\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[30\] VCC " "Pin OTG_D\[30\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[30] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[30\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_D\[31\] VCC " "Pin OTG_D\[31\] has VCC driving its datain port" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { OTG_D[31] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_D\[31\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1592401117809 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1592401117809 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqsn\[7\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqsn\[7\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqsn[7] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[7\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqs\[7\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqs\[7\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqs[7] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[7\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[63\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[63\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[63] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[63\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[62\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[62\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[62] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[62\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[61\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[61\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[61] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[61\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[60\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[60\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[60] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[60\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[59\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[59\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[59] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[59\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[58\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[58\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[58] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[58\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[57\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[57\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[57] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[57\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[56\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[56\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[56] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[56\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqsn\[6\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqsn\[6\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqsn[6] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[6\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqs\[6\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqs\[6\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqs[6] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[6\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[55\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[55\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[55] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[55\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[54\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[54\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[54] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[54\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[53\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[53\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[53] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[53\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[52\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[52\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[52] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[52\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[51\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[51\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[51] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[51\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[50\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[50\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[50] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[50\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[49\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[49\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[49] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[49\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[48\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[48\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[48] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[48\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqsn\[5\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqsn\[5\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqsn[5] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[5\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqs\[5\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqs\[5\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqs[5] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[5\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[47\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[47\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[47] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[47\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[46\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[46\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[46] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[46\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[45\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[45\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[45] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[45\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[44\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[44\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[44] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[44\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[43\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[43\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[43] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[43\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[42\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[42\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[42] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[42\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[41\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[41\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[41] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[41\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[40\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[40\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[40] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[40\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqsn\[4\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqsn\[4\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqsn[4] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[4\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqs\[4\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqs\[4\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqs[4] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[4\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[39\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[39\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[39] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[39\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[38\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[38\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[38] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[38\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[37\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[37\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[37] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[37\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[36\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[36\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[36] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[36\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[35\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[35\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[35] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[35\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[34\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[34\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[34] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[34\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[33\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[33\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[33] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[33\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[32\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[32\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[32] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[32\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqsn\[3\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqsn\[3\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqsn[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqs\[3\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqs\[3\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqs[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[31\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[31\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[31] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[31\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[30\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[30\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[30] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[30\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[29\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[29\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[29] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[29\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[28\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[28\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[28] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[28\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[27\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[27\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[27] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[27\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[26\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[26\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[26] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[26\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[25\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[25\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[25] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[25\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[24\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[24\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[24] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[24\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqsn\[2\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqsn\[2\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqsn[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqs\[2\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqs\[2\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqs[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[23\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[23\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[23] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[23\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[22\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[22\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[22] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[22\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[21\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[21\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[21] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[21\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[20\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[20\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[20] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[20\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[19\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[19\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[19] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[19\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[18\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[18\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[18] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[18\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[17\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[17\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[17] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[17\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[16\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[16\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[16] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[16\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqsn\[1\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqsn\[1\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqsn[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqs\[1\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqs\[1\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqs[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[15\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[15\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[15] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[15\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[14\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[14\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[14] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[14\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[13\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[13\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[13] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[13\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[12\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[12\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[12] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[12\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[11\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[11\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[11] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[11\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[10\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[10\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[10] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[10\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[9\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[9\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[9] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[9\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[8\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[8\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[8] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[8\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram_1\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqsn\[0\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqsn\[0\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqsn[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dqs\[0\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M2_DDR2_dqs\[0\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dqs[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 4039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[0\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[0\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[1\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[1\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[2\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[2\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[3\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[3\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[4\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[4\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[4] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[4\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[5\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[5\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[5] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[5\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[6\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[6\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[6] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[6\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M2_DDR2_dq\[7\] SSTL-18 Class I " "Type bi-directional pin M2_DDR2_dq\[7\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M2_DDR2_dq[7] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[7\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[5\].delayed_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[5\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[45\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[45\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[45] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[45\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[44\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[44\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[44] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[44\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[43\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[43\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[43] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[43\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[42\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[42\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[42] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[42\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[41\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[41\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[41] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[41\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[40\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[40\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[40] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[40\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[46\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[46\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[46] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[46\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[47\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[47\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[47] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[47\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[5\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[5\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqs[5] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[5\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[5\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[5\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqsn[5] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[5\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[7\].delayed_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[7\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[39\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[39\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[39] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[39\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[38\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[38\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[38] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[38\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[37\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[37\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[37] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[37\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[36\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[36\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[36] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[36\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[35\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[35\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[35] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[35\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[34\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[34\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[34] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[34\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[33\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[33\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[33] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[33\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[32\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[32\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[32] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[32\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[4\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[4\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqs[4] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[4\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[4\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[4\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqsn[4] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[4\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[7\].delayed_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[7\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[31\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[31\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[31] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[31\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[30\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[30\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[30] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[30\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[29\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[29\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[29] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[29\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[28\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[28\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[28] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[28\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[27\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[27\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[27] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[27\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[26\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[26\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[26] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[26\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[25\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[25\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[25] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[25\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[24\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[24\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[24] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[24\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[3\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[3\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqs[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[3\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[3\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqsn[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[7\].delayed_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[7\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[23\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[23\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[23] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[23\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[22\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[22\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[22] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[22\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[16\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[16\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[16] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[16\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[17\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[17\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[17] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[17\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[18\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[18\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[18] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[18\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[19\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[19\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[19] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[19\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[20\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[20\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[20] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[20\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[21\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[21\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[21] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[21\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[2\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[2\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqs[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[2\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[2\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqsn[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[1\].delayed_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[1\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[9\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[9\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[9] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[9\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[8\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[8\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[8] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[8\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[10\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[10\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[10] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[10\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[11\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[11\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[11] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[11\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[12\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[12\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[12] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[12\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[13\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[13\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[13] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[13\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[14\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[14\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[14] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[14\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[15\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[15\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[15] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[15\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[1\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[1\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqs[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[1\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[1\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqsn[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[7\].delayed_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[7\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[7\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[7\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[7] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[7\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[6\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[6\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[6] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[6\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[5\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[5\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[5] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[5\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[4\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[4\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[4] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[4\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[3\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[3\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[3] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[3\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[2\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[2\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[2] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[2\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[1\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[1\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[1] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[1\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[0\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[0\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[0\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[0\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqs[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[0\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[0\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqsn[0] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[0\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[0\].delayed_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[0\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[48\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[48\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[48] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[48\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[49\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[49\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[49] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[49\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[50\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[50\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[50] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[50\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[51\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[51\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[51] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[51\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[52\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[52\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[52] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[52\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[53\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[53\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[53] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[53\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[54\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[54\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[54] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[54\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[55\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[55\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[55] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[55\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[6\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[6\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqs[6] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[6\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[6\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[6\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqsn[6] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[6\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[0\].delayed_oct " "Following pins have the same dynamic on-chip termination control: testbench_ls:u0\|testbench_ls_ddr2_ram:ddr2_ram\|testbench_ls_ddr2_ram_p0:p0\|testbench_ls_ddr2_ram_p0_memphy:umemphy\|testbench_ls_ddr2_ram_p0_new_io_pads:uio_pads\|testbench_ls_ddr2_ram_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[0\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[56\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[56\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[56] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[56\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[57\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[57\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[57] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[57\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[58\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[58\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[58] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[58\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[59\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[59\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[59] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[59\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[60\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[60\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[60] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[60\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[61\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[61\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[61] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[61\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[62\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[62\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[62] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[62\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[63\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[63\] uses the SSTL-18 Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dq[63] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[63\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 169 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[7\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[7\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqs[7] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[7\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 170 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[7\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[7\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { M1_DDR2_dqsn[7] } } } { "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[7\]" } } } } { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/TestBench_CLONE_RECOVERED/" { { 0 { 0 ""} 0 3935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1592401117812 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1592401117812 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/na62torino/Data/TestBench_CLONE_RECOVERED/output_files/TestBench_LS.fit.smsg " "Generated suppressed messages file /home/na62torino/Data/TestBench_CLONE_RECOVERED/output_files/TestBench_LS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592401123889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 149 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3335 " "Peak virtual memory: 3335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592401136488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 15:38:56 2020 " "Processing ended: Wed Jun 17 15:38:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592401136488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:11:11 " "Elapsed time: 00:11:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592401136488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:18:54 " "Total CPU time (on all processors): 00:18:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592401136488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592401136488 ""}
