{"vcs1":{"timestamp_begin":1741086593.988075782, "rt":3.79, "ut":3.55, "st":0.20}}
{"vcselab":{"timestamp_begin":1741086597.858510113, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1741086598.105612283, "rt":0.30, "ut":0.15, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741086593.680959950}
{"VCS_COMP_START_TIME": 1741086593.680959950}
{"VCS_COMP_END_TIME": 1741086598.481297018}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 353164}}
{"vcselab": {"peak_mem": 158216}}
