#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov 14 03:33:54 2025
# Process ID: 4016969
# Current directory: /home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.runs/impl_1
# Command line: vivado -log cpu_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cpu_top.tcl -notrace
# Log file: /home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.runs/impl_1/cpu_top.vdi
# Journal file: /home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.runs/impl_1/vivado.jou
# Running On: sec-academic-1.int.seas.harvard.edu, OS: Linux, CPU Frequency: 2400.002 MHz, CPU Physical cores: 25, Host memory: 539830 MB
#-----------------------------------------------------------
source cpu_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1999.383 ; gain = 86.961 ; free physical = 258206 ; free virtual = 362555
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.ip_user_files'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx-tools-2022/Vivado/2022.2/data/ip'.
Command: link_design -top cpu_top -part xc7a75tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
CRITICAL WARNING: [Project 1-840] The design checkpoint file '/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' was generated for an IP by an out of context synthesis run and should not be used directly as a source in a Vivado flow. Constraints and other files related to the IP are only stored in the xci/xcix, not the checkpoint. It is strongly recommended that the original IP source file (.xci/.xcix) be used.
INFO: [Project 1-454] Reading design checkpoint '/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'memory'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2393.133 ; gain = 0.000 ; free physical = 258039 ; free virtual = 362523
INFO: [Netlist 29-17] Analyzing 477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'sys_clkp'. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clkp'. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clkn'. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clkn'. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clkp'. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_clkp'. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:98]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sys_clkp]'. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:98]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:99]
INFO: [Timing 38-2] Deriving generated clocks [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:99]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk'. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:99]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:99]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3095.582 ; gain = 553.828 ; free physical = 257230 ; free virtual = 361857
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks sys_clk]'. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:99]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:99]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:99]
WARNING: [Vivado 12-180] No cells matched 'la_inst/la_buf_inst*'. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.582 ; gain = 0.000 ; free physical = 257287 ; free virtual = 361915
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

15 Infos, 10 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3095.582 ; gain = 1065.449 ; free physical = 257287 ; free virtual = 361915
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3159.613 ; gain = 64.031 ; free physical = 257285 ; free virtual = 361937

Starting Cache Timing Information Task
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f84cd646

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3159.613 ; gain = 0.000 ; free physical = 257285 ; free virtual = 361944

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter cpu_unit/instruction_reg_inst/i__carry__4_i_3__0 into driver instance cpu_unit/instruction_reg_inst/i__carry__4_i_5, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1 into driver instance okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a7d255ce

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3407.457 ; gain = 0.000 ; free physical = 256945 ; free virtual = 361633
INFO: [Opt 31-389] Phase Retarget created 117 cells and removed 129 cells
INFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2309dc520

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3407.457 ; gain = 0.000 ; free physical = 256944 ; free virtual = 361632
INFO: [Opt 31-389] Phase Constant propagation created 45 cells and removed 78 cells
INFO: [Opt 31-1021] In phase Constant propagation, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 252e97c16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3407.457 ; gain = 0.000 ; free physical = 256940 ; free virtual = 361628
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 68 cells
INFO: [Opt 31-1021] In phase Sweep, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 252e97c16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3407.457 ; gain = 0.000 ; free physical = 256939 ; free virtual = 361627
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 252e97c16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3407.457 ; gain = 0.000 ; free physical = 256939 ; free virtual = 361627
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 252e97c16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3407.457 ; gain = 0.000 ; free physical = 256939 ; free virtual = 361627
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             117  |             129  |                                              5  |
|  Constant propagation         |              45  |              78  |                                              6  |
|  Sweep                        |               1  |              68  |                                             12  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              4  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3407.457 ; gain = 0.000 ; free physical = 256936 ; free virtual = 361624
Ending Logic Optimization Task | Checksum: 10879621e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3407.457 ; gain = 0.000 ; free physical = 256936 ; free virtual = 361624

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 10
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 144cf91fb

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3750.766 ; gain = 0.000 ; free physical = 256992 ; free virtual = 361680
Ending Power Optimization Task | Checksum: 144cf91fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3750.766 ; gain = 343.309 ; free physical = 256995 ; free virtual = 361683

Starting Final Cleanup Task

Starting Logic Optimization Task
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 19c6d27e9

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3750.766 ; gain = 0.000 ; free physical = 257142 ; free virtual = 361830
Ending Final Cleanup Task | Checksum: 19c6d27e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3750.766 ; gain = 0.000 ; free physical = 257142 ; free virtual = 361830

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3750.766 ; gain = 0.000 ; free physical = 257145 ; free virtual = 361832
Ending Netlist Obfuscation Task | Checksum: 19c6d27e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3750.766 ; gain = 0.000 ; free physical = 257145 ; free virtual = 361833
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 16 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3750.766 ; gain = 655.184 ; free physical = 257145 ; free virtual = 361832
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3750.766 ; gain = 0.000 ; free physical = 257143 ; free virtual = 361831
INFO: [Common 17-1381] The checkpoint '/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.runs/impl_1/cpu_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cpu_top_drc_opted.rpt -pb cpu_top_drc_opted.pb -rpx cpu_top_drc_opted.rpx
Command: report_drc -file cpu_top_drc_opted.rpt -pb cpu_top_drc_opted.pb -rpx cpu_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.runs/impl_1/cpu_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256956 ; free virtual = 361645
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b19ab1ea

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256955 ; free virtual = 361645
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256955 ; free virtual = 361645

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f1940ccd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256845 ; free virtual = 361535

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 157cc2ef8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256772 ; free virtual = 361461

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 157cc2ef8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256773 ; free virtual = 361462
Phase 1 Placer Initialization | Checksum: 157cc2ef8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256772 ; free virtual = 361461

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a959122f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256857 ; free virtual = 361546

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11c535516

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256873 ; free virtual = 361563

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11c535516

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256873 ; free virtual = 361562

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 191c4ea50

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257582 ; free virtual = 362271

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1221 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 575 nets or LUTs. Breaked 0 LUT, combined 575 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257498 ; free virtual = 362187

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            575  |                   575  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            575  |                   575  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 22f00bfa0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257497 ; free virtual = 362186
Phase 2.4 Global Placement Core | Checksum: 1959bf42f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257493 ; free virtual = 362182
Phase 2 Global Placement | Checksum: 1959bf42f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257492 ; free virtual = 362181

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 208019b0d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257470 ; free virtual = 362159

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23d91ca32

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257463 ; free virtual = 362152

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b439bcea

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257461 ; free virtual = 362150

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17655b389

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257461 ; free virtual = 362150

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 181e35e30

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257465 ; free virtual = 362154

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f85e0eb6

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257147 ; free virtual = 361837

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c8ccdb63

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257162 ; free virtual = 361852

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 212ef45c2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:12 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257155 ; free virtual = 361844

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 224400eaf

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257125 ; free virtual = 361830
Phase 3 Detail Placement | Checksum: 224400eaf

Time (s): cpu = 00:00:39 ; elapsed = 00:00:12 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257127 ; free virtual = 361833

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fcc9bb70

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.274 | TNS=-8.321 |
Phase 1 Physical Synthesis Initialization | Checksum: 21ff6a305

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257080 ; free virtual = 361755
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2a0b46591

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257075 ; free virtual = 361749
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fcc9bb70

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257074 ; free virtual = 361749

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.274. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 29e979f71

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257070 ; free virtual = 361744

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257070 ; free virtual = 361744
Phase 4.1 Post Commit Optimization | Checksum: 29e979f71

Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257069 ; free virtual = 361743

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29e979f71

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257071 ; free virtual = 361745

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29e979f71

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257072 ; free virtual = 361746
Phase 4.3 Placer Reporting | Checksum: 29e979f71

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257070 ; free virtual = 361744

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257070 ; free virtual = 361744

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257070 ; free virtual = 361744
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2800b39d4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257066 ; free virtual = 361741
Ending Placer Task | Checksum: 1975589f5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257090 ; free virtual = 361768
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 20 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257289 ; free virtual = 361968
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257266 ; free virtual = 361947
INFO: [Common 17-1381] The checkpoint '/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.runs/impl_1/cpu_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file cpu_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257239 ; free virtual = 361915
INFO: [runtcl-4] Executing : report_utilization -file cpu_top_utilization_placed.rpt -pb cpu_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file cpu_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 257226 ; free virtual = 361903
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256953 ; free virtual = 361629
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.24s |  WALL: 0.64s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256954 ; free virtual = 361630

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.274 | TNS=-8.321 |
Phase 1 Physical Synthesis Initialization | Checksum: 280fb0f0e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256937 ; free virtual = 361614
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.274 | TNS=-8.321 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 280fb0f0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256935 ; free virtual = 361612

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.274 | TNS=-8.321 |
INFO: [Physopt 32-702] Processed net okHI/p_5_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/p_5_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.274 | TNS=-8.321 |
Phase 3 Critical Path Optimization | Checksum: 280fb0f0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256931 ; free virtual = 361608
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256931 ; free virtual = 361608
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.274 | TNS=-8.321 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256932 ; free virtual = 361609
Ending Physical Synthesis Task | Checksum: 297ce14ae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256931 ; free virtual = 361608
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 20 Warnings, 11 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256897 ; free virtual = 361581
INFO: [Common 17-1381] The checkpoint '/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.runs/impl_1/cpu_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c7a58e6a ConstDB: 0 ShapeSum: e5561045 RouteDB: 0
Post Restoration Checksum: NetGraph: d22b4f1f NumContArr: ad90ca11 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 17fbc1930

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256596 ; free virtual = 361239

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17fbc1930

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256561 ; free virtual = 361204

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17fbc1930

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256561 ; free virtual = 361204
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 231234616

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256565 ; free virtual = 361208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.209  | TNS=0.000  | WHS=-0.356 | THS=-26.399|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000261131 %
  Global Horizontal Routing Utilization  = 0.000213129 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6110
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6109
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c8f8494c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256632 ; free virtual = 361280

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c8f8494c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256632 ; free virtual = 361280
Phase 3 Initial Routing | Checksum: 1303051d4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256662 ; free virtual = 361317

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1621
 Number of Nodes with overlaps = 470
 Number of Nodes with overlaps = 317
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.209  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 210a27aa1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256600 ; free virtual = 361235

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.209  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ae4679cd

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256610 ; free virtual = 361245
Phase 4 Rip-up And Reroute | Checksum: 1ae4679cd

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256613 ; free virtual = 361249

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ae4679cd

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256619 ; free virtual = 361254

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ae4679cd

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256615 ; free virtual = 361250
Phase 5 Delay and Skew Optimization | Checksum: 1ae4679cd

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256613 ; free virtual = 361248

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ca62052f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256611 ; free virtual = 361238
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.209  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f46e4664

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256611 ; free virtual = 361238
Phase 6 Post Hold Fix | Checksum: 1f46e4664

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256612 ; free virtual = 361239

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.25256 %
  Global Horizontal Routing Utilization  = 1.57495 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15e5cab90

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256626 ; free virtual = 361253

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15e5cab90

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256625 ; free virtual = 361253

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 129503b6f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:47 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256659 ; free virtual = 361277

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.209  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 129503b6f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:47 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256655 ; free virtual = 361274
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:47 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256684 ; free virtual = 361302

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 20 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:48 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256683 ; free virtual = 361301
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3806.793 ; gain = 0.000 ; free physical = 256580 ; free virtual = 361207
INFO: [Common 17-1381] The checkpoint '/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.runs/impl_1/cpu_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file cpu_top_drc_routed.rpt -pb cpu_top_drc_routed.pb -rpx cpu_top_drc_routed.rpx
Command: report_drc -file cpu_top_drc_routed.rpt -pb cpu_top_drc_routed.pb -rpx cpu_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.runs/impl_1/cpu_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file cpu_top_methodology_drc_routed.rpt -pb cpu_top_methodology_drc_routed.pb -rpx cpu_top_methodology_drc_routed.rpx
Command: report_methodology -file cpu_top_methodology_drc_routed.rpt -pb cpu_top_methodology_drc_routed.pb -rpx cpu_top_methodology_drc_routed.rpx
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/project_1.runs/impl_1/cpu_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file cpu_top_power_routed.rpt -pb cpu_top_power_summary_routed.pb -rpx cpu_top_power_routed.rpx
Command: report_power -file cpu_top_power_routed.rpt -pb cpu_top_power_summary_routed.pb -rpx cpu_top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/khyang/harvard/cs1410_lab/lab4_updated/lab4_server/constraints/XEM7310.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
131 Infos, 24 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file cpu_top_route_status.rpt -pb cpu_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file cpu_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file cpu_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file cpu_top_bus_skew_routed.rpt -pb cpu_top_bus_skew_routed.pb -rpx cpu_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 03:35:46 2025...
