/home/prash/cidar/netSynth/src/org/cellocad/BU/resources/abc -c "read /home/prash/cidar/netSynth/src/org/cellocad/BU/resources/Blif_File.blif; strash; rewrite; refactor;  balance; write /home/prash/cidar/netSynth/src/org/cellocad/BU/resources/abcOutput.bench; quit"