Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Jan 20 19:54:11 2025
| Host         : Diego running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (10)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: SCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.223        0.000                      0                  429        0.182        0.000                      0                  429        4.500        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.223        0.000                      0                  429        0.182        0.000                      0                  429        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 1.450ns (21.862%)  route 5.183ns (78.138%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=7, routed)           1.575     7.358    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     7.482 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.843     8.325    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.449 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=34, routed)          0.816     9.266    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]_1
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.150     9.416 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2/O
                         net (fo=2, routed)           0.438     9.854    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.348    10.202 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9/O
                         net (fo=1, routed)           0.788    10.990    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.114 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=16, routed)          0.722    11.835    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.959 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][1]_i_1/O
                         net (fo=1, routed)           0.000    11.959    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][1]_i_1_n_0
    SLICE_X1Y109         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.587    15.009    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X1Y109         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X1Y109         FDCE (Setup_fdce_C_D)        0.029    15.183    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 1.450ns (21.755%)  route 5.215ns (78.245%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=7, routed)           1.575     7.358    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     7.482 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.843     8.325    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.449 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=34, routed)          0.816     9.266    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]_1
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.150     9.416 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2/O
                         net (fo=2, routed)           0.438     9.854    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.348    10.202 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9/O
                         net (fo=1, routed)           0.788    10.990    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.114 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=16, routed)          0.754    11.868    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I5_O)        0.124    11.992 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][2]_i_1/O
                         net (fo=1, routed)           0.000    11.992    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][2]_i_1_n_0
    SLICE_X2Y109         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.587    15.009    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X2Y109         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][2]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X2Y109         FDCE (Setup_fdce_C_D)        0.077    15.231    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][2]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 1.450ns (22.058%)  route 5.124ns (77.942%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=7, routed)           1.575     7.358    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     7.482 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.843     8.325    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.449 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=34, routed)          0.816     9.266    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]_1
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.150     9.416 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2/O
                         net (fo=2, routed)           0.438     9.854    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.348    10.202 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9/O
                         net (fo=1, routed)           0.788    10.990    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.114 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=16, routed)          0.663    11.776    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X0Y109         LUT5 (Prop_lut5_I4_O)        0.124    11.900 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_1/O
                         net (fo=1, routed)           0.000    11.900    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_1_n_0
    SLICE_X0Y109         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.587    15.009    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.031    15.185    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 1.662ns (25.150%)  route 4.946ns (74.850%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=7, routed)           1.575     7.358    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     7.482 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.843     8.325    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.449 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=34, routed)          0.816     9.265    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]_1
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.150     9.415 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][3]_i_4/O
                         net (fo=1, routed)           0.429     9.844    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][3]_i_4_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.332    10.176 f  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][3]_i_3/O
                         net (fo=7, routed)           0.682    10.858    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][3]_i_3_n_0
    SLICE_X2Y111         LUT2 (Prop_lut2_I0_O)        0.148    11.006 f  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3/O
                         net (fo=4, routed)           0.601    11.607    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3_n_0
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.328    11.935 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_1/O
                         net (fo=1, routed)           0.000    11.935    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_1_n_0
    SLICE_X2Y110         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.587    15.009    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X2Y110         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X2Y110         FDCE (Setup_fdce_C_D)        0.077    15.231    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 1.450ns (22.161%)  route 5.093ns (77.839%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=7, routed)           1.575     7.358    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     7.482 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.843     8.325    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.449 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=34, routed)          0.816     9.266    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]_1
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.150     9.416 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2/O
                         net (fo=2, routed)           0.438     9.854    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.348    10.202 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9/O
                         net (fo=1, routed)           0.788    10.990    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.114 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=16, routed)          0.632    11.746    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X0Y111         LUT6 (Prop_lut6_I5_O)        0.124    11.870 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_1/O
                         net (fo=1, routed)           0.000    11.870    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_1_n_0
    SLICE_X0Y111         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.586    15.008    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X0Y111         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][2]/C
                         clock pessimism              0.180    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.029    15.182    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.450ns (22.212%)  route 5.078ns (77.788%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=7, routed)           1.575     7.358    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     7.482 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.843     8.325    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.449 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=34, routed)          0.816     9.266    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]_1
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.150     9.416 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2/O
                         net (fo=2, routed)           0.438     9.854    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.348    10.202 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9/O
                         net (fo=1, routed)           0.788    10.990    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.114 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=16, routed)          0.617    11.731    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.124    11.855 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][0]_i_1/O
                         net (fo=1, routed)           0.000    11.855    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][0]_i_1_n_0
    SLICE_X1Y111         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.586    15.008    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]/C
                         clock pessimism              0.180    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X1Y111         FDCE (Setup_fdce_C_D)        0.029    15.182    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 1.662ns (25.565%)  route 4.839ns (74.435%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=7, routed)           1.575     7.358    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     7.482 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.843     8.325    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.449 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=34, routed)          0.816     9.265    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]_1
    SLICE_X1Y110         LUT5 (Prop_lut5_I3_O)        0.150     9.415 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][3]_i_4/O
                         net (fo=1, routed)           0.429     9.844    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][3]_i_4_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.332    10.176 f  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][3]_i_3/O
                         net (fo=7, routed)           0.682    10.858    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][3]_i_3_n_0
    SLICE_X2Y111         LUT2 (Prop_lut2_I0_O)        0.148    11.006 f  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3/O
                         net (fo=4, routed)           0.493    11.500    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3_n_0
    SLICE_X0Y109         LUT6 (Prop_lut6_I1_O)        0.328    11.828 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][0]_i_1/O
                         net (fo=1, routed)           0.000    11.828    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][0]_i_1_n_0
    SLICE_X0Y109         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.587    15.009    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.029    15.183    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 1.450ns (22.344%)  route 5.039ns (77.656%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=7, routed)           1.575     7.358    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     7.482 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.843     8.325    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.449 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=34, routed)          0.816     9.266    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]_1
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.150     9.416 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2/O
                         net (fo=2, routed)           0.438     9.854    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.348    10.202 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9/O
                         net (fo=1, routed)           0.788    10.990    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.114 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=16, routed)          0.579    11.692    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I1_O)        0.124    11.816 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][2]_i_1/O
                         net (fo=1, routed)           0.000    11.816    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][2]_i_1_n_0
    SLICE_X4Y110         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.585    15.007    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][2]/C
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.031    15.183    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][2]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 1.450ns (22.492%)  route 4.997ns (77.508%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=7, routed)           1.575     7.358    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     7.482 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.843     8.325    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.449 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=34, routed)          0.816     9.266    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]_1
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.150     9.416 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2/O
                         net (fo=2, routed)           0.438     9.854    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.348    10.202 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9/O
                         net (fo=1, routed)           0.788    10.990    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.114 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=16, routed)          0.536    11.649    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X0Y110         LUT6 (Prop_lut6_I5_O)        0.124    11.773 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][1]_i_1/O
                         net (fo=1, routed)           0.000    11.773    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][1]_i_1_n_0
    SLICE_X0Y110         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.587    15.009    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.029    15.183    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -11.773    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 1.450ns (22.503%)  route 4.993ns (77.497%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.724     5.327    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=7, routed)           1.575     7.358    Inst_Sincronizador/FULL_PLANTA3_OBUF
    SLICE_X4Y111         LUT6 (Prop_lut6_I1_O)        0.124     7.482 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5/O
                         net (fo=2, routed)           0.843     8.325    Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_5_n_0
    SLICE_X4Y111         LUT5 (Prop_lut5_I0_O)        0.124     8.449 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][2]_i_3/O
                         net (fo=34, routed)          0.816     9.266    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]_1
    SLICE_X2Y109         LUT3 (Prop_lut3_I1_O)        0.150     9.416 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2/O
                         net (fo=2, routed)           0.438     9.854    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_2_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I4_O)        0.348    10.202 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9/O
                         net (fo=1, routed)           0.788    10.990    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_9_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I1_O)        0.124    11.114 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=16, routed)          0.533    11.646    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X0Y110         LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_1/O
                         net (fo=1, routed)           0.000    11.770    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_1_n_0
    SLICE_X0Y110         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.587    15.009    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X0Y110         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X0Y110         FDCE (Setup_fdce_C_D)        0.031    15.185    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  3.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_panel_sync_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Sincronizador/planta_panel_sync_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.594     1.513    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Inst_Sincronizador/planta_panel_sync_1_reg[0]/Q
                         net (fo=1, routed)           0.116     1.771    Inst_Sincronizador/planta_panel_sync_1[0]
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     2.031    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[0]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.075     1.588    Inst_Sincronizador/planta_panel_sync_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_panel_sync_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Sincronizador/planta_panel_sync_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.595     1.514    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Inst_Sincronizador/planta_panel_sync_1_reg[2]/Q
                         net (fo=1, routed)           0.114     1.769    Inst_Sincronizador/planta_panel_sync_1[2]
    SLICE_X4Y111         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     2.031    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[2]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.070     1.584    Inst_Sincronizador/planta_panel_sync_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_panel_sync_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Sincronizador/planta_panel_sync_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.594     1.513    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Inst_Sincronizador/planta_panel_sync_1_reg[1]/Q
                         net (fo=1, routed)           0.116     1.771    Inst_Sincronizador/planta_panel_sync_1[1]
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     2.031    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[1]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.071     1.584    Inst_Sincronizador/planta_panel_sync_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_actual_sync_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Sincronizador/planta_actual_sync_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.594     1.513    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Inst_Sincronizador/planta_actual_sync_1_reg[0]/Q
                         net (fo=1, routed)           0.104     1.759    Inst_Sincronizador/planta_actual_sync_1[0]
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     2.031    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[0]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.047     1.560    Inst_Sincronizador/planta_actual_sync_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_Counter1/cnt.count_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Counter1/cnt.full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.949%)  route 0.165ns (47.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.594     1.513    Inst_Counter1/clk_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  Inst_Counter1/cnt.count_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  Inst_Counter1/cnt.count_i_reg[2]/Q
                         net (fo=5, routed)           0.165     1.820    Inst_Counter1/cnt.count_i_reg_n_0_[2]
    SLICE_X2Y114         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  Inst_Counter1/cnt.full_i_i_1/O
                         net (fo=1, routed)           0.000     1.865    Inst_Counter1/cnt.full_i_i_1_n_0
    SLICE_X2Y114         FDCE                                         r  Inst_Counter1/cnt.full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     2.031    Inst_Counter1/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  Inst_Counter1/cnt.full_i_reg/C
                         clock pessimism             -0.502     1.528    
    SLICE_X2Y114         FDCE (Hold_fdce_C_D)         0.120     1.648    Inst_Counter1/cnt.full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_actual_sync_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Sincronizador/planta_actual_sync_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.595     1.514    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  Inst_Sincronizador/planta_actual_sync_1_reg[3]/Q
                         net (fo=1, routed)           0.116     1.795    Inst_Sincronizador/planta_actual_sync_1[3]
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     2.032    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[3]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.060     1.574    Inst_Sincronizador/planta_actual_sync_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_Counter1/cnt.count_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Counter1/cnt.count_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.679%)  route 0.142ns (43.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.594     1.513    Inst_Counter1/clk_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  Inst_Counter1/cnt.count_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  Inst_Counter1/cnt.count_i_reg[0]/Q
                         net (fo=5, routed)           0.142     1.797    Inst_Counter1/cnt.count_i_reg_n_0_[0]
    SLICE_X1Y114         LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  Inst_Counter1/cnt.count_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.842    Inst_Counter1/count_i[3]
    SLICE_X1Y114         FDCE                                         r  Inst_Counter1/cnt.count_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     2.031    Inst_Counter1/clk_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  Inst_Counter1/cnt.count_i_reg[3]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y114         FDCE (Hold_fdce_C_D)         0.092     1.605    Inst_Counter1/cnt.count_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_Counter2/cnt.count_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Counter2/cnt.count_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.679%)  route 0.142ns (43.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.593     1.512    Inst_Counter2/clk_IBUF_BUFG
    SLICE_X5Y113         FDCE                                         r  Inst_Counter2/cnt.count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  Inst_Counter2/cnt.count_i_reg[3]/Q
                         net (fo=5, routed)           0.142     1.796    Inst_Counter2/cnt.count_i_reg_n_0_[3]
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.045     1.841 r  Inst_Counter2/cnt.count_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    Inst_Counter2/count_i[2]
    SLICE_X5Y113         FDCE                                         r  Inst_Counter2/cnt.count_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.862     2.028    Inst_Counter2/clk_IBUF_BUFG
    SLICE_X5Y113         FDCE                                         r  Inst_Counter2/cnt.count_i_reg[2]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y113         FDCE (Hold_fdce_C_D)         0.092     1.604    Inst_Counter2/cnt.count_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_Counter3/cnt.count_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Counter3/cnt.count_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.029%)  route 0.158ns (45.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.603     1.522    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.count_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  Inst_Counter3/cnt.count_i_reg[0]/Q
                         net (fo=5, routed)           0.158     1.822    Inst_Counter3/cnt.count_i_reg_n_0_[0]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.045     1.867 r  Inst_Counter3/cnt.count_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.867    Inst_Counter3/count_i[3]
    SLICE_X0Y91          FDCE                                         r  Inst_Counter3/cnt.count_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.876     2.041    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  Inst_Counter3/cnt.count_i_reg[3]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.092     1.630    Inst_Counter3/cnt.count_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_actual_sync_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Sincronizador/planta_actual_sync_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.809%)  route 0.179ns (52.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.595     1.514    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  Inst_Sincronizador/planta_actual_sync_1_reg[2]/Q
                         net (fo=1, routed)           0.179     1.857    Inst_Sincronizador/planta_actual_sync_1[2]
    SLICE_X4Y112         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.863     2.029    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[2]/C
                         clock pessimism             -0.479     1.549    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.070     1.619    Inst_Sincronizador/planta_actual_sync_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y114    Inst_Counter1/cnt.full_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y113    Inst_Counter2/cnt.count_i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y113    Inst_Counter2/cnt.count_i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y113    Inst_Counter2/cnt.count_i_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y113    Inst_Counter2/cnt.count_i_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    Inst_Counter1/cnt.full_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    Inst_Counter1/cnt.full_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Inst_Counter1/cnt.count_i_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    Inst_Counter1/cnt.full_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    Inst_Counter1/cnt.full_i_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.351ns  (logic 1.992ns (31.365%)  route 4.359ns (68.635%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.694     4.204    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.150     4.354 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           0.854     5.209    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.332     5.541 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.810     6.351    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X0Y112         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.346ns  (logic 1.992ns (31.387%)  route 4.354ns (68.613%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.694     4.204    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.150     4.354 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           0.854     5.209    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.332     5.541 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.806     6.346    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.316ns  (logic 1.992ns (31.537%)  route 4.324ns (68.463%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.694     4.204    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.150     4.354 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           0.854     5.209    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.332     5.541 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.775     6.316    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.041ns  (logic 1.992ns (32.971%)  route 4.050ns (67.029%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.694     4.204    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.150     4.354 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           0.854     5.209    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.332     5.541 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.501     6.041    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.041ns  (logic 1.992ns (32.971%)  route 4.050ns (67.029%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.694     4.204    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.150     4.354 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           0.854     5.209    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.332     5.541 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.501     6.041    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.041ns  (logic 1.992ns (32.971%)  route 4.050ns (67.029%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.694     4.204    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.150     4.354 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           0.854     5.209    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.332     5.541 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.501     6.041    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.041ns  (logic 1.992ns (32.971%)  route 4.050ns (67.029%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.694     4.204    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.150     4.354 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           0.854     5.209    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.332     5.541 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.501     6.041    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.041ns  (logic 1.992ns (32.971%)  route 4.050ns (67.029%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.694     4.204    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.150     4.354 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           0.854     5.209    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.332     5.541 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=8, routed)           0.501     6.041    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.913ns  (logic 2.022ns (34.195%)  route 3.891ns (65.805%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.694     4.204    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y113         LUT5 (Prop_lut5_I3_O)        0.150     4.354 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3/O
                         net (fo=8, routed)           0.854     5.209    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_3_n_0
    SLICE_X3Y113         LUT4 (Prop_lut4_I3_O)        0.362     5.571 r  Inst_SpiSlave/PLANTA_ACTUAL[0]_i_1/O
                         net (fo=1, routed)           0.342     5.913    Inst_SpiSlave/PLANTA_ACTUAL[0]_i_1_n_0
    SLICE_X4Y113         FDRE                                         r  Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.705ns  (logic 1.758ns (30.815%)  route 3.947ns (69.185%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.921     4.431    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X3Y113         LUT6 (Prop_lut6_I1_O)        0.124     4.555 r  Inst_SpiSlave/PLANTA_PANEL[0]_i_1/O
                         net (fo=4, routed)           1.025     5.581    Inst_SpiSlave/PLANTA_PANEL[0]_i_1_n_0
    SLICE_X0Y113         LUT3 (Prop_lut3_I1_O)        0.124     5.705 r  Inst_SpiSlave/PLANTA_PANEL[1]_i_1/O
                         net (fo=1, routed)           0.000     5.705    Inst_SpiSlave/PLANTA_PANEL[1]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[4]/C
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_SpiSlave/data_reg_reg[4]/Q
                         net (fo=6, routed)           0.135     0.263    Inst_SpiSlave/p_1_in
    SLICE_X3Y114         FDRE                                         r  Inst_SpiSlave/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[5]/C
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_SpiSlave/data_reg_reg[5]/Q
                         net (fo=10, routed)          0.135     0.263    Inst_SpiSlave/p_2_in
    SLICE_X3Y114         FDRE                                         r  Inst_SpiSlave/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.330%)  route 0.128ns (47.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[0]/C
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[0]/Q
                         net (fo=4, routed)           0.128     0.269    Inst_SpiSlave/data_reg_reg_n_0_[0]
    SLICE_X3Y114         FDRE                                         r  Inst_SpiSlave/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[3]/C
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.157     0.298    Inst_SpiSlave/p_0_in
    SLICE_X3Y114         FDRE                                         r  Inst_SpiSlave/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.707%)  route 0.131ns (41.293%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[2]/C
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.131     0.272    Inst_SpiSlave/data_reg_reg_n_0_[2]
    SLICE_X3Y112         LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  Inst_SpiSlave/PLANTA_EXTERNA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.317    Inst_SpiSlave/PLANTA_EXTERNA[3]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/C
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/Q
                         net (fo=2, routed)           0.170     0.311    Inst_SpiSlave/PLANTA_PANEL_reg[3]_0[2]
    SLICE_X3Y112         LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  Inst_SpiSlave/PLANTA_PANEL[2]_i_1/O
                         net (fo=1, routed)           0.000     0.356    Inst_SpiSlave/PLANTA_PANEL[2]_i_1_n_0
    SLICE_X3Y112         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/contador_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE                         0.000     0.000 r  Inst_SpiSlave/contador_reg[0]/C
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/contador_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    Inst_SpiSlave/contador[0]
    SLICE_X3Y113         LUT4 (Prop_lut4_I1_O)        0.042     0.362 r  Inst_SpiSlave/contador[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    Inst_SpiSlave/contador[1]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  Inst_SpiSlave/contador_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.141ns (38.816%)  route 0.222ns (61.184%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[2]/C
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.222     0.363    Inst_SpiSlave/data_reg_reg_n_0_[2]
    SLICE_X3Y114         FDRE                                         r  Inst_SpiSlave/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/contador_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/contador_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE                         0.000     0.000 r  Inst_SpiSlave/contador_reg[0]/C
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Inst_SpiSlave/contador_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    Inst_SpiSlave/contador[0]
    SLICE_X3Y113         LUT3 (Prop_lut3_I0_O)        0.045     0.365 r  Inst_SpiSlave/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    Inst_SpiSlave/contador[0]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  Inst_SpiSlave/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/C
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/Q
                         net (fo=2, routed)           0.183     0.324    Inst_SpiSlave/PLANTA_PANEL_reg[3]_0[1]
    SLICE_X0Y113         LUT3 (Prop_lut3_I2_O)        0.045     0.369 r  Inst_SpiSlave/PLANTA_PANEL[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    Inst_SpiSlave/PLANTA_PANEL[1]_i_1_n_0
    SLICE_X0Y113         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.554ns  (logic 4.376ns (45.808%)  route 5.177ns (54.192%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.705     5.307    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.456     5.763 r  Inst_FMS/FSM_onehot_cur_state_reg[6]/Q
                         net (fo=9, routed)           1.382     7.145    Inst_FMS/FSM_onehot_cur_state_reg_n_0_[6]
    SLICE_X10Y111        LUT3 (Prop_lut3_I0_O)        0.146     7.291 r  Inst_FMS/ESTADO_ACTUAL_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.796    11.087    ESTADO_ACTUAL_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         3.774    14.861 r  ESTADO_ACTUAL_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.861    ESTADO_ACTUAL[2]
    V12                                                               r  ESTADO_ACTUAL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 4.292ns (45.680%)  route 5.104ns (54.320%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.705     5.307    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  Inst_FMS/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=15, routed)          1.351     7.077    Inst_FMS/MOTOR_ASCENSOR[1]
    SLICE_X4Y109         LUT6 (Prop_lut6_I0_O)        0.296     7.373 r  Inst_FMS/LEDS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.753    11.126    LEDS_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.703 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.703    LEDS[6]
    T10                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.234ns  (logic 4.135ns (44.786%)  route 5.098ns (55.214%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.705     5.307    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          1.502     7.266    Inst_FMS/MOTOR_ASCENSOR[0]
    SLICE_X4Y108         LUT4 (Prop_lut4_I0_O)        0.124     7.390 r  Inst_FMS/LEDS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.596    10.986    LEDS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.541 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.541    LEDS[5]
    R10                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.226ns  (logic 4.362ns (47.278%)  route 4.864ns (52.722%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.705     5.307    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.456     5.763 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=11, routed)          1.607     7.370    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X7Y109         LUT3 (Prop_lut3_I2_O)        0.152     7.522 r  Inst_FMS/ESTADO_ACTUAL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.257    10.779    ESTADO_ACTUAL_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.754    14.533 r  ESTADO_ACTUAL_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.533    ESTADO_ACTUAL[0]
    V15                                                               r  ESTADO_ACTUAL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.829ns  (logic 4.485ns (50.793%)  route 4.344ns (49.207%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.705     5.307    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.419     5.726 r  Inst_FMS/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=15, routed)          1.348     7.075    Inst_FMS/MOTOR_ASCENSOR[1]
    SLICE_X4Y108         LUT5 (Prop_lut5_I1_O)        0.324     7.399 r  Inst_FMS/LEDS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.996    10.395    LEDS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.742    14.136 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.136    LEDS[2]
    P15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.688ns  (logic 4.362ns (50.208%)  route 4.326ns (49.792%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.705     5.307    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.456     5.763 r  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          0.615     6.379    Inst_FMS/MOTOR_ASCENSOR[0]
    SLICE_X7Y110         LUT3 (Prop_lut3_I1_O)        0.150     6.529 r  Inst_FMS/ESTADO_ACTUAL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.711    10.239    ESTADO_ACTUAL_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.756    13.995 r  ESTADO_ACTUAL_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.995    ESTADO_ACTUAL[1]
    V14                                                               r  ESTADO_ACTUAL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.633ns  (logic 4.141ns (47.963%)  route 4.492ns (52.037%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y110         FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDPE (Prop_fdpe_C_Q)         0.456     5.764 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=18, routed)          1.180     6.945    Inst_FMS/FSM_onehot_cur_state_reg[2]_0[0]
    SLICE_X4Y108         LUT6 (Prop_lut6_I2_O)        0.124     7.069 r  Inst_FMS/LEDS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.312    10.381    LEDS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.941 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.941    LEDS[1]
    T11                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMER_FMS_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 3.971ns (48.292%)  route 4.252ns (51.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y110         FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDPE (Prop_fdpe_C_Q)         0.456     5.764 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=18, routed)          4.252    10.017    EMER_FMS_to_top_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.532 r  EMER_FMS_to_top_OBUF_inst/O
                         net (fo=0)                   0.000    13.532    EMER_FMS_to_top
    H4                                                                r  EMER_FMS_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.128ns  (logic 4.347ns (53.483%)  route 3.781ns (46.517%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.705     5.307    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          1.502     7.266    Inst_FMS/MOTOR_ASCENSOR[0]
    SLICE_X4Y108         LUT5 (Prop_lut5_I2_O)        0.152     7.418 r  Inst_FMS/LEDS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.279     9.696    LEDS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739    13.436 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.436    LEDS[0]
    L18                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Ascensor/PWM1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ASCENSOR_SUBE_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.101ns  (logic 3.971ns (49.025%)  route 4.129ns (50.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.708     5.310    Inst_Motor_Ascensor/clk_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  Inst_Motor_Ascensor/PWM1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  Inst_Motor_Ascensor/PWM1_reg/Q
                         net (fo=1, routed)           4.129     9.896    ASCENSOR_SUBE_motor_to_top_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.411 r  ASCENSOR_SUBE_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000    13.411    ASCENSOR_SUBE_motor_to_top
    K1                                                                r  ASCENSOR_SUBE_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Counter1/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FULL_PLANTA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.385ns (79.858%)  route 0.349ns (20.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.594     1.513    Inst_Counter1/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  Inst_Counter1/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  Inst_Counter1/cnt.full_i_reg/Q
                         net (fo=6, routed)           0.349     2.027    FULL_PLANTA1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.248 r  FULL_PLANTA1_OBUF_inst/O
                         net (fo=0)                   0.000     3.248    FULL_PLANTA1
    H17                                                               r  FULL_PLANTA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Counter2/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FULL_PLANTA2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.394ns (74.551%)  route 0.476ns (25.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.593     1.512    Inst_Counter2/clk_IBUF_BUFG
    SLICE_X7Y113         FDCE                                         r  Inst_Counter2/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y113         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  Inst_Counter2/cnt.full_i_reg/Q
                         net (fo=7, routed)           0.476     2.129    FULL_PLANTA2_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.383 r  FULL_PLANTA2_OBUF_inst/O
                         net (fo=0)                   0.000     3.383    FULL_PLANTA2
    J13                                                               r  FULL_PLANTA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Counter3/cnt.full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FULL_PLANTA3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.377ns (72.408%)  route 0.525ns (27.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.603     1.522    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  Inst_Counter3/cnt.full_i_reg/Q
                         net (fo=7, routed)           0.525     2.188    FULL_PLANTA3_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.424 r  FULL_PLANTA3_OBUF_inst/O
                         net (fo=0)                   0.000     3.424    FULL_PLANTA3
    K15                                                               r  FULL_PLANTA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.437ns (69.422%)  route 0.633ns (30.578%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.515    Inst_codificador/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  Inst_codificador/OUT_P_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Inst_codificador/OUT_P_i_reg[0]/Q
                         net (fo=4, routed)           0.198     1.854    Inst_FMS/LEDS[0][0]
    SLICE_X4Y109         LUT6 (Prop_lut6_I1_O)        0.045     1.899 r  Inst_FMS/LEDS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.435     2.334    LEDS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.585 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.585    LEDS[3]
    K13                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.380ns (66.218%)  route 0.704ns (33.782%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.515    Inst_codificador/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  Inst_codificador/OUT_P_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Inst_codificador/OUT_P_i_reg[1]/Q
                         net (fo=4, routed)           0.227     1.883    Inst_FMS/LEDS[0][1]
    SLICE_X4Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.928 r  Inst_FMS/LEDS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.406    LEDS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.600 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.600    LEDS[4]
    K16                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.487ns (64.213%)  route 0.829ns (35.787%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.515    Inst_codificador/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  Inst_codificador/OUT_P_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  Inst_codificador/OUT_P_i_reg[1]/Q
                         net (fo=4, routed)           0.236     1.892    Inst_FMS/LEDS[0][1]
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.046     1.938 r  Inst_FMS/LEDS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.593     2.531    LEDS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     3.831 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.831    LEDS[0]
    L18                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Puerta/PWM1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PUERTA_ABRE_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.357ns (49.974%)  route 1.359ns (50.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.569     1.488    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X11Y106        FDRE                                         r  Inst_Motor_Puerta/PWM1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Inst_Motor_Puerta/PWM1_reg/Q
                         net (fo=1, routed)           1.359     2.988    PUERTA_ABRE_motor_to_top_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     4.204 r  PUERTA_ABRE_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000     4.204    PUERTA_ABRE_motor_to_top
    J2                                                                r  PUERTA_ABRE_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.447ns (53.055%)  route 1.281ns (46.945%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.515    Inst_codificador/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  Inst_codificador/OUT_P_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Inst_codificador/OUT_P_i_reg[1]/Q
                         net (fo=4, routed)           0.233     1.890    Inst_FMS/LEDS[0][1]
    SLICE_X4Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.935 r  Inst_FMS/LEDS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.047     2.982    LEDS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.243 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.243    LEDS[1]
    T11                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.501ns (54.872%)  route 1.235ns (45.128%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.595     1.514    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Inst_FMS/FSM_onehot_cur_state_reg[5]/Q
                         net (fo=14, routed)          0.229     1.884    Inst_FMS/MOTOR_PUERTA[1]
    SLICE_X7Y109         LUT3 (Prop_lut3_I1_O)        0.046     1.930 r  Inst_FMS/ESTADO_ACTUAL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.006     2.936    ESTADO_ACTUAL_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.314     4.251 r  ESTADO_ACTUAL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.251    ESTADO_ACTUAL[0]
    V15                                                               r  ESTADO_ACTUAL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.485ns (54.088%)  route 1.261ns (45.912%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.596     1.515    Inst_codificador/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  Inst_codificador/OUT_P_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Inst_codificador/OUT_P_i_reg[0]/Q
                         net (fo=4, routed)           0.302     1.958    Inst_FMS/LEDS[0][0]
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.043     2.001 r  Inst_FMS/LEDS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.959     2.960    LEDS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.301     4.262 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.262    LEDS[2]
    P15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Counter3/cnt.count_i_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.043ns  (logic 1.629ns (26.953%)  route 4.415ns (73.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.200     3.710    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X0Y113         LUT1 (Prop_lut1_I0_O)        0.119     3.829 f  Inst_Sincronizador/cnt.count_i[3]_i_2__1/O
                         net (fo=39, routed)          2.214     6.043    Inst_Counter3/SR[0]
    SLICE_X0Y91          FDCE                                         f  Inst_Counter3/cnt.count_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  Inst_Counter3/cnt.count_i_reg[1]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Counter3/cnt.count_i_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.043ns  (logic 1.629ns (26.953%)  route 4.415ns (73.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.200     3.710    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X0Y113         LUT1 (Prop_lut1_I0_O)        0.119     3.829 f  Inst_Sincronizador/cnt.count_i[3]_i_2__1/O
                         net (fo=39, routed)          2.214     6.043    Inst_Counter3/SR[0]
    SLICE_X0Y91          FDCE                                         f  Inst_Counter3/cnt.count_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  Inst_Counter3/cnt.count_i_reg[2]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Counter3/cnt.count_i_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.043ns  (logic 1.629ns (26.953%)  route 4.415ns (73.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.200     3.710    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X0Y113         LUT1 (Prop_lut1_I0_O)        0.119     3.829 f  Inst_Sincronizador/cnt.count_i[3]_i_2__1/O
                         net (fo=39, routed)          2.214     6.043    Inst_Counter3/SR[0]
    SLICE_X0Y91          FDCE                                         f  Inst_Counter3/cnt.count_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  Inst_Counter3/cnt.count_i_reg[3]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Counter3/cnt.count_i_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.951ns  (logic 1.629ns (27.370%)  route 4.322ns (72.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.200     3.710    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X0Y113         LUT1 (Prop_lut1_I0_O)        0.119     3.829 f  Inst_Sincronizador/cnt.count_i[3]_i_2__1/O
                         net (fo=39, routed)          2.122     5.951    Inst_Counter3/SR[0]
    SLICE_X0Y92          FDCE                                         f  Inst_Counter3/cnt.count_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.count_i_reg[0]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Counter3/cnt.full_i_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.951ns  (logic 1.629ns (27.370%)  route 4.322ns (72.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  RESET_N_IBUF_inst/O
                         net (fo=8, routed)           2.200     3.710    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X0Y113         LUT1 (Prop_lut1_I0_O)        0.119     3.829 f  Inst_Sincronizador/cnt.count_i[3]_i_2__1/O
                         net (fo=39, routed)          2.122     5.951    Inst_Counter3/SR[0]
    SLICE_X0Y92          FDCE                                         f  Inst_Counter3/cnt.full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.604     5.027    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  Inst_Counter3/cnt.full_i_reg/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.772ns (30.506%)  route 4.037ns (69.494%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          3.020     4.544    Inst_FMS/AR[0]
    SLICE_X7Y111         LUT5 (Prop_lut5_I3_O)        0.124     4.668 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.263     4.931    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X7Y111         LUT5 (Prop_lut5_I4_O)        0.124     5.055 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.754     5.809    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.584     5.006    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.772ns (30.506%)  route 4.037ns (69.494%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          3.020     4.544    Inst_FMS/AR[0]
    SLICE_X7Y111         LUT5 (Prop_lut5_I3_O)        0.124     4.668 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.263     4.931    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X7Y111         LUT5 (Prop_lut5_I4_O)        0.124     5.055 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.754     5.809    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.584     5.006    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.772ns (30.506%)  route 4.037ns (69.494%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          3.020     4.544    Inst_FMS/AR[0]
    SLICE_X7Y111         LUT5 (Prop_lut5_I3_O)        0.124     4.668 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.263     4.931    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X7Y111         LUT5 (Prop_lut5_I4_O)        0.124     5.055 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.754     5.809    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.584     5.006    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[5]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.772ns (30.506%)  route 4.037ns (69.494%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          3.020     4.544    Inst_FMS/AR[0]
    SLICE_X7Y111         LUT5 (Prop_lut5_I3_O)        0.124     4.668 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.263     4.931    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X7Y111         LUT5 (Prop_lut5_I4_O)        0.124     5.055 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.754     5.809    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.584     5.006    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[6]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.809ns  (logic 1.772ns (30.506%)  route 4.037ns (69.494%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          3.020     4.544    Inst_FMS/AR[0]
    SLICE_X7Y111         LUT5 (Prop_lut5_I3_O)        0.124     4.668 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.263     4.931    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X7Y111         LUT5 (Prop_lut5_I4_O)        0.124     5.055 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.754     5.809    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.584     5.006    Inst_FMS/clk_IBUF_BUFG
    SLICE_X7Y111         FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/Q
                         net (fo=1, routed)           0.102     0.243    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[0]
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     2.032    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[0]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_panel_sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.249%)  route 0.132ns (50.751%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[3]/C
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_SpiSlave/PLANTA_PANEL_reg[3]/Q
                         net (fo=2, routed)           0.132     0.260    Inst_Sincronizador/planta_panel_sync_1_reg[3]_0[3]
    SLICE_X4Y111         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     2.031    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[3]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.894%)  route 0.119ns (42.106%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/C
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/Q
                         net (fo=2, routed)           0.119     0.283    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[3]
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     2.032    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[3]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.488%)  route 0.121ns (42.512%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/C
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/Q
                         net (fo=2, routed)           0.121     0.285    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[2]
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     2.032    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[2]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.488%)  route 0.121ns (42.512%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/C
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/Q
                         net (fo=2, routed)           0.121     0.285    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[1]
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     2.032    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[1]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.930%)  route 0.153ns (52.070%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/C
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/Q
                         net (fo=2, routed)           0.153     0.294    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[2]
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     2.032    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[2]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_panel_sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.711%)  route 0.167ns (54.289%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[0]/C
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_PANEL_reg[0]/Q
                         net (fo=1, routed)           0.167     0.308    Inst_Sincronizador/planta_panel_sync_1_reg[3]_0[0]
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     2.031    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[0]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/C
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/Q
                         net (fo=2, routed)           0.179     0.320    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[3]
    SLICE_X4Y112         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.863     2.029    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[3]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_panel_sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.236%)  route 0.193ns (57.764%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/C
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/Q
                         net (fo=2, routed)           0.193     0.334    Inst_Sincronizador/planta_panel_sync_1_reg[3]_0[2]
    SLICE_X4Y111         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     2.031    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[2]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.229%)  route 0.201ns (58.771%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/C
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/Q
                         net (fo=1, routed)           0.201     0.342    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[0]
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.866     2.031    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[0]/C





