Fitter Route Stage Report for top
Fri May  8 23:09:38 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Estimated Delay Added for Hold Timing Summary
  4. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 3,257 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 1 / 56,741 ( < 1 % )        ;
; C4 interconnects             ; 1,072 / 2,570,048 ( < 1 % ) ;
; Direct links                 ; 1,040 / 3,375,986 ( < 1 % ) ;
; Global clocks                ; 1 / 32 ( 3 % )              ;
; Periphery clocks             ; 0 / 910 ( 0 % )             ;
; R3 interconnects             ; 730 / 1,214,760 ( < 1 % )   ;
; R32 interconnects            ; 1 / 99,472 ( < 1 % )        ;
; R32/C27 interconnect drivers ; 2 / 385,136 ( < 1 % )       ;
; R6 interconnects             ; 1,106 / 2,336,152 ( < 1 % ) ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 1 / 704 ( < 1 % )           ;
; Spine clocks                 ; 1 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )           ;
+------------------------------+-----------------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 102.7             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                 ; Destination Register                                                                                          ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------+
; main_inst|main_for_cond92_preheader_43_reg[1]                                                                   ; main_inst|main_for_cond92_preheader_43_reg[2]~RTM                                                             ; 0.371             ;
; main_inst|main_for_cond92_preheader_43_reg[0]                                                                   ; main_inst|main_for_cond92_preheader_43_reg[2]~RTM                                                             ; 0.339             ;
; main_inst|main_entry_vla40296|altsyncram_component|auto_generated|ram_block1a0~port_a_address4FITTER_CREATED_FF ; main_inst|main_entry_vla40296|altsyncram_component|auto_generated|ram_block1a0~FITTER_CREATED_MLAB_CELL0~reg1 ; 0.328             ;
; main_inst|main_if_end185_64_reg[0]~RTM_2                                                                        ; main_inst|main_if_end185_64_reg[0]~RTM                                                                        ; 0.319             ;
; main_inst|main_for_cond43_preheader_38_reg[14]                                                                  ; main_inst|main_for_cond43_preheader_37_reg[14]                                                                ; 0.317             ;
; main_inst|main_for_cond43_preheader_38_reg[10]                                                                  ; main_inst|main_for_cond43_preheader_37_reg[10]                                                                ; 0.312             ;
; main_inst|main_for_body_i_i_52_reg[9]                                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[9]~RTM_14                                                      ; 0.311             ;
; main_inst|main_for_body_i_i_52_reg[10]                                                                          ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[10]~RTM_15                                                     ; 0.310             ;
; main_inst|main_for_cond58_preheader_arrayidx65_reg[2]                                                           ; main_inst|main_for_cond58_preheader_40_reg[30]~RTM                                                            ; 0.303             ;
; main_inst|main_for_cond43_preheader_38_reg[18]                                                                  ; main_inst|main_for_cond43_preheader_37_reg[18]                                                                ; 0.303             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[2]                                                            ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[2]~RTM                                                         ; 0.303             ;
; main_inst|main_if_end185_origem_1306_reg[1]~RTM_1                                                               ; main_inst|main_if_end185_origem_1306_reg[1]~RTM                                                               ; 0.302             ;
; main_inst|main_for_body11_i_v_055_i_reg[0]~RTM_8                                                                ; main_inst|main_for_body11_i_v_055_i_reg[7]                                                                    ; 0.302             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[8]                                                            ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[8]~RTM                                                         ; 0.301             ;
; main_inst|main_if_end185_64_reg[0]~RTM_3                                                                        ; main_inst|main_if_end185_64_reg[0]~RTM                                                                        ; 0.301             ;
; main_inst|main_for_cond43_preheader_38_reg[16]                                                                  ; main_inst|main_for_cond43_preheader_37_reg[16]                                                                ; 0.301             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[8]                                                                  ; main_inst|main_for_inc_i_i_min_1_i_i_reg[8]~RTM                                                               ; 0.300             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[0]                                                            ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[0]~RTM                                                         ; 0.300             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[1]                                                            ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[1]~RTM                                                         ; 0.299             ;
; main_inst|main_for_cond58_preheader_41_reg[19]                                                                  ; main_inst|main_for_cond58_preheader_40_reg[19]                                                                ; 0.299             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[5]                                                            ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[5]~RTM                                                         ; 0.298             ;
; main_inst|main_for_cond58_preheader_41_reg[29]                                                                  ; main_inst|main_for_cond58_preheader_40_reg[29]                                                                ; 0.297             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[12]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[12]~RTM                                                        ; 0.296             ;
; main_inst|main_if_end185_origem_1306_reg[1]~RTM_3                                                               ; main_inst|main_if_end185_64_reg[1]~RTM                                                                        ; 0.295             ;
; main_inst|main_if_end185_origem_1306_reg[0]~RTM_5                                                               ; main_inst|main_if_end185_origem_1306_reg[0]~RTM                                                               ; 0.295             ;
; main_inst|main_if_end185_64_reg[3]~RTM                                                                          ; main_inst|main_if_end185_origem_1306_reg[3]~RTM                                                               ; 0.293             ;
; main_inst|main_for_inc_i_i_bit_select_reg[0]                                                                    ; main_inst|main_minDistance_exit_i_bit_concat_reg[4]                                                           ; 0.293             ;
; main_inst|main_for_cond43_preheader_38_reg[8]                                                                   ; main_inst|main_for_cond43_preheader_37_reg[8]                                                                 ; 0.293             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[27]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[27]~RTM                                                        ; 0.293             ;
; main_inst|main_for_cond58_preheader_41_reg[17]                                                                  ; main_inst|main_for_cond58_preheader_40_reg[17]                                                                ; 0.291             ;
; main_inst|main_for_body_i_i_52_reg[20]                                                                          ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[20]~RTM_25                                                     ; 0.289             ;
; main_inst|main_for_cond43_preheader_38_reg[2]                                                                   ; main_inst|main_for_cond43_preheader_37_reg[2]                                                                 ; 0.288             ;
; main_inst|main_for_inc_i_i_bit_select_reg[2]                                                                    ; main_inst|main_minDistance_exit_i_bit_concat_reg[6]                                                           ; 0.287             ;
; main_inst|main_for_cond43_preheader_38_reg[17]                                                                  ; main_inst|main_for_cond43_preheader_37_reg[17]                                                                ; 0.286             ;
; main_inst|main_for_body11_i_v_055_i_reg[0]~RTM                                                                  ; main_inst|main_for_body11_i_v_055_i_reg[0]~RTM_30RTM                                                          ; 0.285             ;
; main_inst|main_for_body75_i_0312_reg[2]                                                                         ; main_inst|main_for_body75_42_reg[2]                                                                           ; 0.284             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[21]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[21]~RTM                                                        ; 0.284             ;
; main_inst|main_for_body75_i_0312_reg[0]                                                                         ; main_inst|main_for_body75_42_reg[1]                                                                           ; 0.283             ;
; main_inst|main_for_cond43_preheader_38_reg[30]                                                                  ; main_inst|main_for_cond43_preheader_37_reg[30]                                                                ; 0.282             ;
; main_inst|main_for_cond58_preheader_41_reg[5]                                                                   ; main_inst|main_for_cond58_preheader_40_reg[5]                                                                 ; 0.281             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[22]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[22]~RTM                                                        ; 0.281             ;
; main_inst|main_for_body75_i_0312_reg[3]                                                                         ; main_inst|main_for_body75_42_reg[3]                                                                           ; 0.280             ;
; main_inst|main_for_body_i_i_52_reg[6]                                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[6]~RTM_11                                                      ; 0.280             ;
; main_inst|main_for_cond43_preheader_38_reg[9]                                                                   ; main_inst|main_for_cond43_preheader_37_reg[9]                                                                 ; 0.279             ;
; main_inst|main_for_cond43_preheader_38_reg[7]                                                                   ; main_inst|main_for_cond43_preheader_37_reg[7]                                                                 ; 0.279             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[6]                                                            ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[6]~RTM                                                         ; 0.279             ;
; main_inst|main_for_cond43_preheader_38_reg[20]                                                                  ; main_inst|main_for_cond43_preheader_37_reg[20]                                                                ; 0.278             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[3]~RTM                                                           ; main_inst|main_for_inc_i_i_bit_select_reg[3]                                                                  ; 0.278             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[16]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[16]~RTM                                                        ; 0.277             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[24]                                                                 ; main_inst|main_for_inc_i_i_min_1_i_i_reg[24]~RTM                                                              ; 0.276             ;
; main_inst|main_for_body172_i_2307_reg[4]                                                                        ; main_inst|main_for_body172_inc213_reg[3]~RTM                                                                  ; 0.276             ;
; main_inst|main_for_inc_i_i_bit_select_reg[3]                                                                    ; main_inst|main_minDistance_exit_i_bit_concat_reg[7]                                                           ; 0.275             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[12]                                                                 ; main_inst|main_for_inc_i_i_min_1_i_i_reg[12]~RTM                                                              ; 0.274             ;
; main_inst|main_for_cond43_preheader_38_reg[19]                                                                  ; main_inst|main_for_cond43_preheader_37_reg[19]                                                                ; 0.273             ;
; main_inst|cur_state[3]                                                                                          ; main_inst|cur_state[1]                                                                                        ; 0.273             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[20]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[20]~RTM                                                        ; 0.273             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[29]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[29]~RTM                                                        ; 0.273             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[28]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[28]~RTM                                                        ; 0.273             ;
; main_inst|main_for_body11_i_v_055_i_reg[0]~RTM_7                                                                ; main_inst|main_for_body11_i_v_055_i_reg[6]                                                                    ; 0.272             ;
; main_inst|main_for_cond43_preheader_38_reg[6]                                                                   ; main_inst|main_for_cond43_preheader_37_reg[6]                                                                 ; 0.272             ;
; main_inst|main_for_cond58_preheader_41_reg[7]                                                                   ; main_inst|main_for_cond58_preheader_40_reg[7]                                                                 ; 0.272             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[29]                                                                 ; main_inst|main_for_inc_i_i_min_1_i_i_reg[29]~RTM                                                              ; 0.272             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[26]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[26]~RTM                                                        ; 0.272             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[11]                                                                 ; main_inst|main_for_inc_i_i_min_1_i_i_reg[11]~RTM                                                              ; 0.271             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[10]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[10]~RTM                                                        ; 0.271             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[15]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[15]~RTM                                                        ; 0.270             ;
; main_inst|main_for_cond58_preheader_41_reg[25]                                                                  ; main_inst|main_for_cond58_preheader_40_reg[25]                                                                ; 0.270             ;
; main_inst|main_for_body_i_i_52_reg[0]~RTM_13                                                                    ; main_inst|main_for_body_i_i_52_reg[13]                                                                        ; 0.269             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[25]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[25]~RTM                                                        ; 0.269             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[29]~RTM_34                                                       ; main_inst|main_for_body_i_i_min_index_012_i_i_reg[29]                                                         ; 0.268             ;
; main_inst|main_for_cond43_preheader_38_reg[23]                                                                  ; main_inst|main_for_cond43_preheader_37_reg[23]                                                                ; 0.268             ;
; main_inst|main_for_cond43_preheader_38_reg[26]                                                                  ; main_inst|main_for_cond43_preheader_37_reg[26]                                                                ; 0.268             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[3]~RTM_8                                                         ; main_inst|main_for_inc_i_i_bit_select_reg[3]                                                                  ; 0.267             ;
; main_inst|main_dijkstra_exit_63_reg[3]                                                                          ; main_inst|main_if_end185_64_reg[3]~RTM_8                                                                      ; 0.267             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[7]                                                            ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[7]~RTM                                                         ; 0.267             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[24]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[24]~RTM                                                        ; 0.267             ;
; main_inst|main_if_end185_64_reg[3]~RTM_8                                                                        ; main_inst|main_if_end185_64_reg[3]~RTM                                                                        ; 0.266             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[15]                                                                 ; main_inst|main_for_inc_i_i_min_1_i_i_reg[15]~RTM                                                              ; 0.266             ;
; main_inst|main_for_body_i_i_52_reg[0]~RTM_16                                                                    ; main_inst|main_for_body_i_i_52_reg[16]                                                                        ; 0.265             ;
; main_inst|main_for_cond58_preheader_41_reg[9]                                                                   ; main_inst|main_for_cond58_preheader_40_reg[9]                                                                 ; 0.264             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[19]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[19]~RTM                                                        ; 0.264             ;
; main_inst|main_for_cond58_preheader_41_reg[11]                                                                  ; main_inst|main_for_cond58_preheader_40_reg[11]                                                                ; 0.264             ;
; main_inst|main_for_cond43_preheader_38_reg[1]                                                                   ; main_inst|main_for_cond43_preheader_37_reg[1]                                                                 ; 0.264             ;
; main_inst|main_for_inc_i_i_bit_select_reg[1]                                                                    ; main_inst|main_minDistance_exit_i_bit_concat_reg[5]                                                           ; 0.263             ;
; main_inst|main_for_cond92_preheader_46_reg[6]                                                                   ; main_inst|main_for_cond92_preheader_scevgep23_reg[8]                                                          ; 0.263             ;
; main_inst|main_for_cond92_preheader_sr_add_reg[4]                                                               ; main_inst|main_for_inc163_us_3_70_reg[7]                                                                      ; 0.263             ;
; main_inst|main_for_body172_inc213_reg[1]                                                                        ; main_inst|main_for_body172_i_2307_reg[1]                                                                      ; 0.263             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[3]                                                            ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[3]~RTM                                                         ; 0.263             ;
; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[11]~RTM                                                          ; main_inst|main_for_body_i_i_min_index_012_i_i_reg[11]                                                         ; 0.262             ;
; main_inst|main_for_body75_i_0312_reg[1]                                                                         ; main_inst|main_for_body75_42_reg[2]                                                                           ; 0.262             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[0]                                                                  ; main_inst|main_for_inc_i_i_min_1_i_i_reg[0]~RTM                                                               ; 0.261             ;
; main_inst|main_for_body172_inc213_reg[2]                                                                        ; main_inst|main_for_body172_i_2307_reg[2]                                                                      ; 0.261             ;
; main_inst|main_for_body_i_i_52_reg[19]                                                                          ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[19]~RTM_24                                                     ; 0.260             ;
; main_inst|main_for_body75_scevgep43_reg[6]                                                                      ; main_inst|main_for_body75_i_0312_reg[0]                                                                       ; 0.259             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[9]                                                            ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[9]~RTM                                                         ; 0.259             ;
; main_inst|main_for_body_i_i_52_reg[2]                                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[2]~RTM_7                                                       ; 0.259             ;
; main_inst|main_for_body_i_i_min_011_i_i_reg[7]                                                                  ; main_inst|main_for_inc_i_i_min_1_i_i_reg[7]~RTM                                                               ; 0.258             ;
; main_inst|main_for_cond43_preheader_38_reg[28]                                                                  ; main_inst|main_for_cond43_preheader_37_reg[28]                                                                ; 0.257             ;
; main_inst|main_for_cond43_preheader_38_reg[4]                                                                   ; main_inst|main_for_cond43_preheader_37_reg[4]                                                                 ; 0.257             ;
; main_inst|main_for_body_i_i_min_index_012_i_i_reg[31]                                                           ; main_inst|main_for_inc_i_i_min_index_1_i_i_reg[31]~RTM                                                        ; 0.257             ;
+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


