INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:34:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 2.320ns (32.071%)  route 4.914ns (67.929%))
  Logic Levels:           23  (CARRY4=12 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2507, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X40Y123        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y123        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=52, routed)          0.494     1.256    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X39Y122        LUT5 (Prop_lut5_I0_O)        0.043     1.299 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.299    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X39Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.556 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.556    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X39Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.605 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.605    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X39Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.654 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.660    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.709 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.709    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
    SLICE_X39Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.854 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=5, routed)           0.326     2.180    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
    SLICE_X38Y126        LUT3 (Prop_lut3_I0_O)        0.120     2.300 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_8/O
                         net (fo=33, routed)          0.410     2.711    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_3
    SLICE_X41Y127        LUT6 (Prop_lut6_I0_O)        0.043     2.754 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_3/O
                         net (fo=1, routed)           0.413     3.167    lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_3_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I1_O)        0.043     3.210 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_1/O
                         net (fo=5, routed)           0.485     3.695    load2/data_tehb/control/D[30]
    SLICE_X37Y130        LUT5 (Prop_lut5_I0_O)        0.043     3.738 r  load2/data_tehb/control/ltOp_carry_i_18/O
                         net (fo=1, routed)           0.321     4.059    load2/data_tehb/control/ltOp_carry_i_18_n_0
    SLICE_X37Y130        LUT6 (Prop_lut6_I2_O)        0.043     4.102 r  load2/data_tehb/control/ltOp_carry_i_14/O
                         net (fo=8, routed)           0.182     4.284    load2/data_tehb/control/ltOp_carry_i_14_n_0
    SLICE_X36Y129        LUT4 (Prop_lut4_I3_O)        0.043     4.327 r  load2/data_tehb/control/level4_c1[23]_i_4/O
                         net (fo=57, routed)          0.443     4.770    load2/data_tehb/control/level4_c1[23]_i_4_n_0
    SLICE_X38Y131        LUT6 (Prop_lut6_I1_O)        0.043     4.813 r  load2/data_tehb/control/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.286     5.099    addf0/operator/DI[2]
    SLICE_X36Y130        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.290 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.290    addf0/operator/ltOp_carry_n_0
    SLICE_X36Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.339 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.339    addf0/operator/ltOp_carry__0_n_0
    SLICE_X36Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.388 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.388    addf0/operator/ltOp_carry__1_n_0
    SLICE_X36Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.437 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.437    addf0/operator/ltOp_carry__2_n_0
    SLICE_X36Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.564 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.449     6.013    load2/data_tehb/control/CO[0]
    SLICE_X37Y131        LUT4 (Prop_lut4_I3_O)        0.136     6.149 r  load2/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.149    addf0/operator/ps_c1_reg[3][0]
    SLICE_X37Y131        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     6.376 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.376    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X37Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     6.483 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=8, routed)           0.546     7.029    load2/data_tehb/control/ps_c1_reg[3]_0[2]
    SLICE_X37Y139        LUT5 (Prop_lut5_I1_O)        0.118     7.147 f  load2/data_tehb/control/level4_c1[9]_i_4/O
                         net (fo=11, routed)          0.260     7.407    load2/data_tehb/control/level4_c1[9]_i_4_n_0
    SLICE_X37Y142        LUT3 (Prop_lut3_I1_O)        0.043     7.450 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.292     7.742    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X39Y142        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2507, unset)         0.483     7.683    addf0/operator/RightShifterComponent/clk
    SLICE_X39Y142        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X39Y142        FDRE (Setup_fdre_C_R)       -0.295     7.352    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                 -0.390    




