// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel0_B_IO_L2_in_inter_trans (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        local_B_address1,
        local_B_ce1,
        local_B_we1,
        local_B_d1,
        fifo_B_B_IO_L2_in_0_dout,
        fifo_B_B_IO_L2_in_0_num_data_valid,
        fifo_B_B_IO_L2_in_0_fifo_cap,
        fifo_B_B_IO_L2_in_0_empty_n,
        fifo_B_B_IO_L2_in_0_read,
        fifo_B_B_IO_L2_in_1_din,
        fifo_B_B_IO_L2_in_1_num_data_valid,
        fifo_B_B_IO_L2_in_1_fifo_cap,
        fifo_B_B_IO_L2_in_1_full_n,
        fifo_B_B_IO_L2_in_1_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] local_B_address1;
output   local_B_ce1;
output   local_B_we1;
output  [511:0] local_B_d1;
input  [511:0] fifo_B_B_IO_L2_in_0_dout;
input  [1:0] fifo_B_B_IO_L2_in_0_num_data_valid;
input  [1:0] fifo_B_B_IO_L2_in_0_fifo_cap;
input   fifo_B_B_IO_L2_in_0_empty_n;
output   fifo_B_B_IO_L2_in_0_read;
output  [511:0] fifo_B_B_IO_L2_in_1_din;
input  [1:0] fifo_B_B_IO_L2_in_1_num_data_valid;
input  [1:0] fifo_B_B_IO_L2_in_1_fifo_cap;
input   fifo_B_B_IO_L2_in_1_full_n;
output   fifo_B_B_IO_L2_in_1_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_B_B_IO_L2_in_0_read;
reg fifo_B_B_IO_L2_in_1_write;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [1:0] c3_3_fu_82_p2;
reg   [1:0] c3_3_reg_108;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln444_fu_88_p2;
reg   [0:0] icmp_ln444_reg_113;
wire   [0:0] icmp_ln442_fu_76_p2;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_start;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_done;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_idle;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_ready;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_fifo_B_B_IO_L2_in_0_read;
wire   [511:0] grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_fifo_B_B_IO_L2_in_1_din;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_fifo_B_B_IO_L2_in_1_write;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_start;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_done;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_idle;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_ready;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_fifo_B_B_IO_L2_in_0_read;
wire   [2:0] grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_local_B_address1;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_local_B_ce1;
wire    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_local_B_we1;
wire   [511:0] grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_local_B_d1;
reg    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_start_reg;
reg   [1:0] c3_fu_48;
reg    ap_block_state3_on_subcall_done;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_start_reg = 1'b0;
#0 grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_start_reg = 1'b0;
end

kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_start),
    .ap_done(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_done),
    .ap_idle(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_idle),
    .ap_ready(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_ready),
    .fifo_B_B_IO_L2_in_0_dout(fifo_B_B_IO_L2_in_0_dout),
    .fifo_B_B_IO_L2_in_0_num_data_valid(2'd0),
    .fifo_B_B_IO_L2_in_0_fifo_cap(2'd0),
    .fifo_B_B_IO_L2_in_0_empty_n(fifo_B_B_IO_L2_in_0_empty_n),
    .fifo_B_B_IO_L2_in_0_read(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_fifo_B_B_IO_L2_in_0_read),
    .fifo_B_B_IO_L2_in_1_din(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_fifo_B_B_IO_L2_in_1_din),
    .fifo_B_B_IO_L2_in_1_num_data_valid(2'd0),
    .fifo_B_B_IO_L2_in_1_fifo_cap(2'd0),
    .fifo_B_B_IO_L2_in_1_full_n(fifo_B_B_IO_L2_in_1_full_n),
    .fifo_B_B_IO_L2_in_1_write(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_fifo_B_B_IO_L2_in_1_write)
);

kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_start),
    .ap_done(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_done),
    .ap_idle(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_idle),
    .ap_ready(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_ready),
    .fifo_B_B_IO_L2_in_0_dout(fifo_B_B_IO_L2_in_0_dout),
    .fifo_B_B_IO_L2_in_0_num_data_valid(2'd0),
    .fifo_B_B_IO_L2_in_0_fifo_cap(2'd0),
    .fifo_B_B_IO_L2_in_0_empty_n(fifo_B_B_IO_L2_in_0_empty_n),
    .fifo_B_B_IO_L2_in_0_read(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_fifo_B_B_IO_L2_in_0_read),
    .local_B_address1(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_local_B_address1),
    .local_B_ce1(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_local_B_ce1),
    .local_B_we1(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_local_B_we1),
    .local_B_d1(grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_local_B_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_fu_76_p2 == 1'd0) & (icmp_ln444_fu_88_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_start_reg <= 1'b1;
        end else if ((grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_ready == 1'b1)) begin
            grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln442_fu_76_p2 == 1'd0) & (icmp_ln444_fu_88_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_start_reg <= 1'b1;
        end else if ((grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_ready == 1'b1)) begin
            grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c3_fu_48 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_on_subcall_done))) begin
        c3_fu_48 <= c3_3_reg_108;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        c3_3_reg_108 <= c3_3_fu_82_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln442_fu_76_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln444_reg_113 <= icmp_ln444_fu_88_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln442_fu_76_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln442_fu_76_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((icmp_ln444_reg_113 == 1'd1)) begin
            fifo_B_B_IO_L2_in_0_read = grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_fifo_B_B_IO_L2_in_0_read;
        end else if ((icmp_ln444_reg_113 == 1'd0)) begin
            fifo_B_B_IO_L2_in_0_read = grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_fifo_B_B_IO_L2_in_0_read;
        end else begin
            fifo_B_B_IO_L2_in_0_read = 1'b0;
        end
    end else begin
        fifo_B_B_IO_L2_in_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_113 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        fifo_B_B_IO_L2_in_1_write = grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_fifo_B_B_IO_L2_in_1_write;
    end else begin
        fifo_B_B_IO_L2_in_1_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln442_fu_76_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == ap_block_state3_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state3_on_subcall_done = (((grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_done == 1'b0) & (icmp_ln444_reg_113 == 1'd1)) | ((grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_done == 1'b0) & (icmp_ln444_reg_113 == 1'd0)));
end

assign c3_3_fu_82_p2 = (c3_fu_48 + 2'd1);

assign fifo_B_B_IO_L2_in_1_din = grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_fifo_B_B_IO_L2_in_1_din;

assign grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_start = grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_ap_start_reg;

assign grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_start = grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52_ap_start_reg;

assign icmp_ln442_fu_76_p2 = ((c3_fu_48 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln444_fu_88_p2 = ((c3_fu_48 == 2'd0) ? 1'b1 : 1'b0);

assign local_B_address1 = grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_local_B_address1;

assign local_B_ce1 = grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_local_B_ce1;

assign local_B_d1 = grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_local_B_d1;

assign local_B_we1 = grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60_local_B_we1;

endmodule //kernel0_B_IO_L2_in_inter_trans
