<stg><name>fc2</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i10 [ 0, %0 ], [ %add_ln219, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.loopexit:2  %add_ln219 = add i10 %phi_mul, 84

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %icmp_ln219 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:5  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %icmp_ln219, label %.preheader.preheader, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:0  %zext_ln221 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:1  %out_V_addr = getelementptr [10 x i16]* %out_V, i64 0, i64 %zext_ln221

]]></Node>
<StgValue><ssdm name="out_V_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %p_Val2_6 = phi i16 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %trunc_ln3, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %j_0 = phi i7 [ 0, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %j, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:2  store i16 %p_Val2_6, i16* %out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln222 = icmp eq i7 %j_0, -44

]]></Node>
<StgValue><ssdm name="icmp_ln222"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %j = add i7 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln222, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0  %zext_ln224 = zext i7 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln224"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1  %zext_ln1117 = zext i7 %j_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2  %add_ln1117 = add i10 %zext_ln1117, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3  %zext_ln1117_1 = zext i10 %add_ln1117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4  %FC2_W_V_addr = getelementptr [840 x i10]* @FC2_W_V, i64 0, i64 %zext_ln1117_1

]]></Node>
<StgValue><ssdm name="FC2_W_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5  %FC1_out_V_addr = getelementptr [84 x i16]* @FC1_out_V, i64 0, i64 %zext_ln224

]]></Node>
<StgValue><ssdm name="FC1_out_V_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6  %FC1_out_V_load = load i16* %FC1_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="FC1_out_V_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8  %FC2_W_V_load = load i10* %FC2_W_V_addr, align 2

]]></Node>
<StgValue><ssdm name="FC2_W_V_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6  %FC1_out_V_load = load i16* %FC1_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="FC1_out_V_load"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:7  %sext_ln1192 = sext i16 %FC1_out_V_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:8  %FC2_W_V_load = load i10* %FC2_W_V_addr, align 2

]]></Node>
<StgValue><ssdm name="FC2_W_V_load"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:9  %sext_ln1192_1 = sext i10 %FC2_W_V_load to i26

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:10  %mul_ln1192 = mul i26 %sext_ln1192, %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="26" op_0_bw="26" op_1_bw="16" op_2_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:11  %lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_6, i10 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:12  %ret_V = add i26 %lhs_V, %mul_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:13  %trunc_ln3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:14  br label %1

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i1_0 = phi i4 [ %i_3, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln228 = icmp eq i4 %i1_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln228"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_3 = add i4 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln228, label %2, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:0  %zext_ln230 = zext i4 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:1  %out_V_addr_1 = getelementptr [10 x i16]* %out_V, i64 0, i64 %zext_ln230

]]></Node>
<StgValue><ssdm name="out_V_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:2  %p_Val2_s = load i16* %out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:3  %FC2_B_V_addr = getelementptr [10 x i8]* @FC2_B_V, i64 0, i64 %zext_ln230

]]></Node>
<StgValue><ssdm name="FC2_B_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:4  %p_Val2_5 = load i8* %FC2_B_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln236"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:2  %p_Val2_s = load i16* %out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:4  %p_Val2_5 = load i8* %FC2_B_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:5  %sext_ln1265 = sext i8 %p_Val2_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:6  %sext_ln703 = sext i8 %p_Val2_5 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:7  %trunc_ln703 = trunc i16 %p_Val2_s to i15

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:8  %add_ln703 = add i16 %sext_ln1265, %p_Val2_s

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:9  %add_ln1495 = add i15 %trunc_ln703, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1495"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:10  %tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:11  %select_ln231 = select i1 %tmp, i15 0, i15 %add_ln1495

]]></Node>
<StgValue><ssdm name="select_ln231"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:12  %zext_ln231 = zext i15 %select_ln231 to i16

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:13  store i16 %zext_ln231, i16* %out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i:14  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="out_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="FC1_out_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="FC1_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="FC2_W_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="FC2_W_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="FC2_B_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="FC2_B_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="StgValue_81" to="i_0" fromId="81" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="br_ln219" to="i_0" fromId="7" toId="8">
</dataflow>
<dataflow id="84" from="i" to="i_0" fromId="13" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="85" from="br_ln0" to="i_0" fromId="34" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="87" from="StgValue_86" to="phi_mul" fromId="86" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="88" from="br_ln219" to="phi_mul" fromId="7" toId="9">
</dataflow>
<dataflow id="89" from="add_ln219" to="phi_mul" fromId="10" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln222" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="br_ln0" to="phi_mul" fromId="34" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="91" from="phi_mul" to="add_ln219" fromId="9" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_92" to="add_ln219" fromId="92" toId="10">
</dataflow>
<dataflow id="94" from="i_0" to="icmp_ln219" fromId="8" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_95" to="icmp_ln219" fromId="95" toId="11">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="97" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_99" to="empty" fromId="99" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_99" to="empty" fromId="99" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_99" to="empty" fromId="99" toId="12">
</dataflow>
<dataflow id="103" from="i_0" to="i" fromId="8" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_104" to="i" fromId="104" toId="13">
</dataflow>
<dataflow id="106" from="icmp_ln219" to="br_ln219" fromId="11" toId="14">
</dataflow>
<dataflow id="107" from="i_0" to="zext_ln221" fromId="8" toId="15">
</dataflow>
<dataflow id="108" from="out_V" to="out_V_addr" fromId="77" toId="16">
</dataflow>
<dataflow id="110" from="StgValue_109" to="out_V_addr" fromId="109" toId="16">
</dataflow>
<dataflow id="111" from="zext_ln221" to="out_V_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_112" to="p_Val2_6" fromId="112" toId="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="114" from="br_ln222" to="p_Val2_6" fromId="17" toId="19">
</dataflow>
<dataflow id="115" from="trunc_ln3" to="p_Val2_6" fromId="42" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="br_ln222" to="p_Val2_6" fromId="43" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="118" from="StgValue_117" to="j_0" fromId="117" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="119" from="br_ln222" to="j_0" fromId="17" toId="20">
</dataflow>
<dataflow id="120" from="j" to="j_0" fromId="24" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="br_ln222" to="j_0" fromId="43" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="122" from="p_Val2_6" to="store_ln224" fromId="19" toId="21">
</dataflow>
<dataflow id="123" from="out_V_addr" to="store_ln224" fromId="16" toId="21">
</dataflow>
<dataflow id="124" from="j_0" to="icmp_ln222" fromId="20" toId="22">
</dataflow>
<dataflow id="126" from="StgValue_125" to="icmp_ln222" fromId="125" toId="22">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopTripCount" to="empty_30" fromId="97" toId="23">
</dataflow>
<dataflow id="129" from="StgValue_128" to="empty_30" fromId="128" toId="23">
</dataflow>
<dataflow id="130" from="StgValue_128" to="empty_30" fromId="128" toId="23">
</dataflow>
<dataflow id="131" from="StgValue_128" to="empty_30" fromId="128" toId="23">
</dataflow>
<dataflow id="132" from="j_0" to="j" fromId="20" toId="24">
</dataflow>
<dataflow id="134" from="StgValue_133" to="j" fromId="133" toId="24">
</dataflow>
<dataflow id="135" from="icmp_ln222" to="br_ln222" fromId="22" toId="25">
</dataflow>
<dataflow id="136" from="j_0" to="zext_ln224" fromId="20" toId="26">
</dataflow>
<dataflow id="137" from="j_0" to="zext_ln1117" fromId="20" toId="27">
</dataflow>
<dataflow id="138" from="zext_ln1117" to="add_ln1117" fromId="27" toId="28">
</dataflow>
<dataflow id="139" from="phi_mul" to="add_ln1117" fromId="9" toId="28">
</dataflow>
<dataflow id="140" from="add_ln1117" to="zext_ln1117_1" fromId="28" toId="29">
</dataflow>
<dataflow id="141" from="FC2_W_V" to="FC2_W_V_addr" fromId="79" toId="30">
</dataflow>
<dataflow id="142" from="StgValue_109" to="FC2_W_V_addr" fromId="109" toId="30">
</dataflow>
<dataflow id="143" from="zext_ln1117_1" to="FC2_W_V_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="144" from="FC1_out_V" to="FC1_out_V_addr" fromId="78" toId="31">
</dataflow>
<dataflow id="145" from="StgValue_109" to="FC1_out_V_addr" fromId="109" toId="31">
</dataflow>
<dataflow id="146" from="zext_ln224" to="FC1_out_V_addr" fromId="26" toId="31">
</dataflow>
<dataflow id="147" from="FC1_out_V_addr" to="FC1_out_V_load" fromId="31" toId="32">
</dataflow>
<dataflow id="148" from="FC2_W_V_addr" to="FC2_W_V_load" fromId="30" toId="33">
</dataflow>
<dataflow id="149" from="FC1_out_V_addr" to="FC1_out_V_load" fromId="31" toId="35">
</dataflow>
<dataflow id="150" from="FC1_out_V_load" to="sext_ln1192" fromId="35" toId="36">
</dataflow>
<dataflow id="151" from="FC2_W_V_addr" to="FC2_W_V_load" fromId="30" toId="37">
</dataflow>
<dataflow id="152" from="FC2_W_V_load" to="sext_ln1192_1" fromId="37" toId="38">
</dataflow>
<dataflow id="153" from="sext_ln1192" to="mul_ln1192" fromId="36" toId="39">
</dataflow>
<dataflow id="154" from="sext_ln1192_1" to="mul_ln1192" fromId="38" toId="39">
</dataflow>
<dataflow id="156" from="_ssdm_op_BitConcatenate.i26.i16.i10" to="lhs_V" fromId="155" toId="40">
</dataflow>
<dataflow id="157" from="p_Val2_6" to="lhs_V" fromId="19" toId="40">
</dataflow>
<dataflow id="158" from="StgValue_86" to="lhs_V" fromId="86" toId="40">
</dataflow>
<dataflow id="159" from="lhs_V" to="ret_V" fromId="40" toId="41">
</dataflow>
<dataflow id="160" from="mul_ln1192" to="ret_V" fromId="39" toId="41">
</dataflow>
<dataflow id="162" from="_ssdm_op_PartSelect.i16.i26.i32.i32" to="trunc_ln3" fromId="161" toId="42">
</dataflow>
<dataflow id="163" from="ret_V" to="trunc_ln3" fromId="41" toId="42">
</dataflow>
<dataflow id="165" from="StgValue_164" to="trunc_ln3" fromId="164" toId="42">
</dataflow>
<dataflow id="167" from="StgValue_166" to="trunc_ln3" fromId="166" toId="42">
</dataflow>
<dataflow id="168" from="i_3" to="i1_0" fromId="47" toId="44">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="169" from="br_ln228" to="i1_0" fromId="66" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="170" from="StgValue_81" to="i1_0" fromId="81" toId="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="171" from="br_ln228" to="i1_0" fromId="18" toId="44">
</dataflow>
<dataflow id="172" from="i1_0" to="icmp_ln228" fromId="44" toId="45">
</dataflow>
<dataflow id="173" from="StgValue_95" to="icmp_ln228" fromId="95" toId="45">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecLoopTripCount" to="empty_31" fromId="97" toId="46">
</dataflow>
<dataflow id="175" from="StgValue_99" to="empty_31" fromId="99" toId="46">
</dataflow>
<dataflow id="176" from="StgValue_99" to="empty_31" fromId="99" toId="46">
</dataflow>
<dataflow id="177" from="StgValue_99" to="empty_31" fromId="99" toId="46">
</dataflow>
<dataflow id="178" from="i1_0" to="i_3" fromId="44" toId="47">
</dataflow>
<dataflow id="179" from="StgValue_104" to="i_3" fromId="104" toId="47">
</dataflow>
<dataflow id="180" from="icmp_ln228" to="br_ln228" fromId="45" toId="48">
</dataflow>
<dataflow id="181" from="i1_0" to="zext_ln230" fromId="44" toId="49">
</dataflow>
<dataflow id="182" from="out_V" to="out_V_addr_1" fromId="77" toId="50">
</dataflow>
<dataflow id="183" from="StgValue_109" to="out_V_addr_1" fromId="109" toId="50">
</dataflow>
<dataflow id="184" from="zext_ln230" to="out_V_addr_1" fromId="49" toId="50">
</dataflow>
<dataflow id="185" from="out_V_addr_1" to="p_Val2_s" fromId="50" toId="51">
</dataflow>
<dataflow id="186" from="FC2_B_V" to="FC2_B_V_addr" fromId="80" toId="52">
</dataflow>
<dataflow id="187" from="StgValue_109" to="FC2_B_V_addr" fromId="109" toId="52">
</dataflow>
<dataflow id="188" from="zext_ln230" to="FC2_B_V_addr" fromId="49" toId="52">
</dataflow>
<dataflow id="189" from="FC2_B_V_addr" to="p_Val2_5" fromId="52" toId="53">
</dataflow>
<dataflow id="190" from="out_V_addr_1" to="p_Val2_s" fromId="50" toId="55">
</dataflow>
<dataflow id="191" from="FC2_B_V_addr" to="p_Val2_5" fromId="52" toId="56">
</dataflow>
<dataflow id="192" from="p_Val2_5" to="sext_ln1265" fromId="56" toId="57">
</dataflow>
<dataflow id="193" from="p_Val2_5" to="sext_ln703" fromId="56" toId="58">
</dataflow>
<dataflow id="194" from="p_Val2_s" to="trunc_ln703" fromId="55" toId="59">
</dataflow>
<dataflow id="195" from="sext_ln1265" to="add_ln703" fromId="57" toId="60">
</dataflow>
<dataflow id="196" from="p_Val2_s" to="add_ln703" fromId="55" toId="60">
</dataflow>
<dataflow id="197" from="trunc_ln703" to="add_ln1495" fromId="59" toId="61">
</dataflow>
<dataflow id="198" from="sext_ln703" to="add_ln1495" fromId="58" toId="61">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp" fromId="199" toId="62">
</dataflow>
<dataflow id="201" from="add_ln703" to="tmp" fromId="60" toId="62">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp" fromId="202" toId="62">
</dataflow>
<dataflow id="204" from="tmp" to="select_ln231" fromId="62" toId="63">
</dataflow>
<dataflow id="206" from="StgValue_205" to="select_ln231" fromId="205" toId="63">
</dataflow>
<dataflow id="207" from="add_ln1495" to="select_ln231" fromId="61" toId="63">
</dataflow>
<dataflow id="208" from="select_ln231" to="zext_ln231" fromId="63" toId="64">
</dataflow>
<dataflow id="209" from="zext_ln231" to="store_ln230" fromId="64" toId="65">
</dataflow>
<dataflow id="210" from="out_V_addr_1" to="store_ln230" fromId="50" toId="65">
</dataflow>
<dataflow id="211" from="icmp_ln219" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="212" from="icmp_ln222" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="213" from="icmp_ln228" to="StgValue_5" fromId="45" toId="5">
</dataflow>
</dataflows>


</stg>
