<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tfgg484-2L" LaunchTime="1768019909">
  <File Type="PA-TCL" Name="Top_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="Top_wrapper_reports.tcl"/>
  <File Type="INIT-TIMING" Name="Top_wrapper_timing_summary_init.rpt"/>
  <File Type="OPT-DCP" Name="Top_wrapper_opt.dcp"/>
  <File Type="OPT-DRC" Name="Top_wrapper_drc_opted.rpt"/>
  <File Type="OPT-UTIL" Name="Top_wrapper_utilization_opted.rpt"/>
  <File Type="OPT-UTIL-PB" Name="Top_wrapper_utilization_opted.pb"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="Top_wrapper_methodology_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Top_wrapper.hwdef"/>
  <File Type="OPT-TIMING" Name="Top_wrapper_timing_summary_opted.rpt"/>
  <File Type="OPT-RQA-PB" Name="Top_wrapper_rqa_opted.pb"/>
  <File Type="PWROPT-DCP" Name="Top_wrapper_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="Top_wrapper_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="Top_wrapper_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="Top_wrapper_placed.dcp"/>
  <File Type="PLACE-IO" Name="Top_wrapper_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="Top_wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Top_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Top_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Top_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="Top_wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Top_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="Top_wrapper_timing_summary_placed.rpt"/>
  <File Type="PLACE-RQA-PB" Name="Top_wrapper_rqa_placed.pb"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Top_wrapper_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="Top_wrapper_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="Top_wrapper_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="Top_wrapper_drc_physopted.rpt"/>
  <File Type="PHYSOPT-TIMING" Name="Top_wrapper_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="Top_wrapper_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="Top_wrapper_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Top_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-UTIL" Name="Top_wrapper_utilization_routed.rpt"/>
  <File Type="ROUTE-UTIL-PB" Name="Top_wrapper_utilization_routed.pb"/>
  <File Type="ROUTE-DRC" Name="Top_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Top_wrapper_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="Top_wrapper_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Top_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Top_wrapper_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Top_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="Top_wrapper_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="Top_wrapper_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="Top_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Top_wrapper_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Top_wrapper_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Top_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Top_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Top_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="Top_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="Top_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="Top_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Top_wrapper_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Top_wrapper_bus_skew_routed.rpx"/>
  <File Type="ROUTE-RQS-PB" Name="Top_wrapper_rqs_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Top_wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Top_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="Top_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="Top_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="Top_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="Top_wrapper_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="Top_wrapper_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="Top_wrapper_bus_skew_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="Top_wrapper.bit"/>
  <File Type="BG-BIN" Name="Top_wrapper.bin"/>
  <File Type="BITSTR-MSK" Name="Top_wrapper.msk"/>
  <File Type="BITSTR-RBT" Name="Top_wrapper.rbt"/>
  <File Type="BITSTR-NKY" Name="Top_wrapper.nky"/>
  <File Type="BITSTR-BMM" Name="Top_wrapper_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="Top_wrapper.mmi"/>
  <File Type="PDI-FILE" Name="Top_wrapper.pdi"/>
  <File Type="BOOT-PDI-FILE" Name="Top_wrapper_boot.pdi"/>
  <File Type="PL-PDI-FILE" Name="Top_wrapper_pld.pdi"/>
  <File Type="RCFI_FILE" Name="Top_wrapper.rcfi"/>
  <File Type="CFI_FILE" Name="Top_wrapper.cfi"/>
  <File Type="RNPI_FILE" Name="Top_wrapper.rnpi"/>
  <File Type="RCDO-FILE" Name="Top_wrapper.rcdo"/>
  <File Type="MARKER-RNPI-FILE" Name="Top_wrapper_markers.rnpi"/>
  <File Type="MARKER-RCDO-FILE" Name="Top_wrapper_markers.rcdo"/>
  <File Type="BOOT_RNPI_FILE" Name="Top_wrapper_boot.rnpi"/>
  <File Type="BOOT_MARKER_RNPI_FILE" Name="Top_wrapper_boot_markers.rnpi"/>
  <File Type="PL_RNPI_FILE" Name="Top_wrapper_pld.rnpi"/>
  <File Type="PL_MARKER_RNPI_FILE" Name="Top_wrapper_pld_markers.rnpi"/>
  <File Type="PL_MASK_RNPI_FILE" Name="Top_wrapper_pld_mask.rnpi"/>
  <File Type="PL_SHUTDOWN_RNPI_FILE" Name="Top_wrapper_pld_shutdown.rnpi"/>
  <File Type="PL_UNMASK_RNPI_FILE" Name="Top_wrapper_pld_unmask.rnpi"/>
  <File Type="PL-RCDO-FILE" Name="Top_wrapper_pld.rcdo"/>
  <File Type="PL-CLEAR-RCDO-FILE" Name="Top_wrapper_pld_clear.rcdo"/>
  <File Type="PL_MARKER_RCDO_FILE" Name="Top_wrapper_pld_markers.rcdo"/>
  <File Type="PL_MASK_RCDO_FILE" Name="Top_wrapper_pld_mask.rcdo"/>
  <File Type="PL_UNMASK_MARKER_RCDO_FILE" Name="Top_wrapper_pld_unmask_markers.rcdo"/>
  <File Type="PL_UNMASK_RCDO_FILE" Name="Top_wrapper_pld_unmask.rcdo"/>
  <File Type="NPI_FILE" Name="Top_wrapper.npi"/>
  <File Type="RBD_FILE" Name="Top_wrapper.rbd"/>
  <File Type="MMI-FILE" Name="Top_wrapper.mmi"/>
  <File Type="BIF-FILE" Name="Top_wrapper.bif"/>
  <File Type="BOOT-BIF-FILE" Name="Top_wrapper_boot.bif"/>
  <File Type="PL-BIF-FILE" Name="Top_wrapper_pld.bif"/>
  <File Type="LTX-FILE" Name="Top_wrapper.ltx"/>
  <File Type="BOOT-LTX-FILE" Name="Top_wrapper_boot.ltx"/>
  <File Type="PL-LTX-FILE" Name="Top_wrapper_pld.ltx"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="Top_wrapper.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="Top_wrapper.sysdef"/>
  <File Type="BG-BGN" Name="Top_wrapper.bgn"/>
  <File Type="BG-DRC" Name="Top_wrapper.drc"/>
  <File Type="RDI-RDI" Name="Top_wrapper.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="ROUTE-RQS" Name="Top_wrapper_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="Top_wrapper_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/HDL/dna_reader.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Users/Jacen Li/Downloads/NiteFury-and-LiteFury-master/Sample-Projects/Project-0/FPGA/common/HDL/dna_reader.v"/>
        <Attr Name="ImportTime" Val="1659726646"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/user_efuse.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Users/Jacen Li/Downloads/NiteFury-and-LiteFury-master/Sample-Projects/Project-0/FPGA/common/HDL/user_efuse.v"/>
        <Attr Name="ImportTime" Val="1659726646"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/HDL/CodeBlinker.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Users/Jacen Li/Downloads/NiteFury-and-LiteFury-master/Sample-Projects/Project-0/FPGA/common/HDL/CodeBlinker.v"/>
        <Attr Name="ImportTime" Val="1567682594"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Top/Top.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/Top/hdl/Top_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_a.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="Top_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Top/ip/Top_mig_7series_0_0/mig_b.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="Top_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/NVMeBar.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../Users/Jacen Li/AppData/Roaming/Xilinx/ip_repo/component.xml">
      <FileInfo SFType="IPXACT"/>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Top_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/early.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Users/Jacen Li/Downloads/NiteFury-and-LiteFury-master/Sample-Projects/Project-0/FPGA/common/Constraints/early.xdc"/>
        <Attr Name="ImportTime" Val="1659726646"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="ProcessingOrder" Val="EARLY"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/normal.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Users/Jacen Li/Downloads/NiteFury-and-LiteFury-master/Sample-Projects/Project-0/FPGA/common/Constraints/normal.xdc"/>
        <Attr Name="ImportTime" Val="1659726646"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/constraints/normal.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Top_CodeBlinker_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_dna_reader_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_user_efuse_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_util_vector_logic_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_axi_interconnect_0_upgraded_ipi_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_mig_7series_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_NVMeBar_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Top_axi_interconnect_0_imp_s00_mmu_0"/>
</GenRun>
