{
	"acmid": 2485499,
	"author": ["Sandeep Miryala", "Mehrdad Montazeri", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"],
	"booktitle": "DATE",
	"crossref": "conf/date/2013",
	"dblpkey": "conf/date/MiryalaMCMP13",
	"ee": "http://dl.acm.org/citation.cfm?id=2485499",
	"pages": "877-880",
	"publisher": "EDA Consortium San Jose, CA, USA / ACM DL",
	"stemmed": ["a", "verilog", "a", "model", "for", "reconfigur", "logic", "gate", "base", "on", "graphen", "pn", "junction"],
	"tag": ["configuration management", "logic"],
	"title": "A verilog-a model for reconfigurable logic gates based on graphene pn-junctions",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2013
}