*$
* PGA281
*****************************************************************************
* (C) Copyright 2022 Texas Instruments Incorporated. All rights reserved.     
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.      
** TI and its licensors and suppliers make no warranties, either expressed   
** or implied, with respect to this model, including the warranties of       
** merchantability or fitness for a particular purpose. The model is        
** provided solely on an "as is" basis. The entire risk as to its quality   
** and performance is with the customer
*****************************************************************************
*
** Released by: Online Design Tools, Texas Instruments Inc.
* Part: PGA281
* Date: 10NOV2022
* Model Type: All IN ONE
* EVM Order Number: N/A 
* EVM Users Guide:  N/A 
* Datasheet: SBOS664A - MARCH 2013 - REVISED JUNE 2013
*
* Model Version: Final 1.1
*
*****************************************************************************
*
* Final 1.1
* Updated PSpice symbol
*
* Final 1.0
* Release to Web.
*
*****************************************************************************
.SUBCKT PGA281 DVDD EF G4 G3 G2 G1 G0 VON VOP VOCM VSOP VSON VSP INP INN VSN
*****************************************************************************
C1 VSON VSN 1.2P 
CINN 32 INN 11P 
CINP INP 32 11P 
CIO VSOP VSP 1.2P 
GOSN 26 INN_22 POLY(2) VEPS_18 0 VOS_34 0 0 1 500M
GOSP 28 INN_27 POLY(2) VEPS_18 0 VOS_34 0 0 -1 -500M
R1 INN_22 26 1 
R1_2 INN_27 28 1 
R3 VSON VSN 1G 
RDVDD DVDD VSON 42.8571428571K 
RIND INP INN 2T 
RINN 32 INN 2T 
RINP INP 32 2T 
RIO VSOP VSP 100G 
XBIAS VSN VSP VT0P_20 VM BIAS_19 VT0_21 VEPS_18 BIAS_0_PGA281
XD1 VSN INP D_DIN_1_PGA281
XD2 INP VSP D_DIN_0_PGA281
XD3 VSN INN D_DIN_3_PGA281
XD4 INN VSP D_DIN_2_PGA281
XD5 VOP VSOP D_D2_0_PGA281
XD6 VON VSOP D_D2_0_PGA281
XD7 VSON VOP D_D2_0_PGA281
XD8 VSON VON D_D2_0_PGA281
XD9 VSON VOCM D_DIN_1_PGA281
XD10 VOCM VSOP D_DIN_0_PGA281
XGAINSWS NEG_33 NEG_35 VON VSP OUT_30 28 OUT_24 26 G1 G2 G3 G4 G0 VSN DVDD VSOP 31 29 23 25 VSON VM VOP
+ GAIN_SWITCHES_0_PGA281
XINAN INN INN_22 VEPS_18 VT0_21 VT0P_20 23 VSP VM OUT_24 25 BIAS_19 VSN INPUT_AMPLIFIER_0_PGA281
XINAP INP INN_27 VEPS_18 VT0_21 VT0P_20 29 VSP VM OUT_30 31 BIAS_19 VSN INPUT_AMPLIFIER_1_PGA281
XOUTPUT NEG_33 NEG_35 VSON EF VON VOCM VOP DVDD VSOP OUTPUT_STAGE_0_PGA281
XU5 0 VOS_34 VOST_0_PGA281
.ENDS PGA281
*
.SUBCKT BIAS_0_PGA281 GND VDD VT0P VM BIAS VT0 VEPS
G8PS 0 97 100 VDD 4.870619U
G88PS 0 VEPS 97 0 10
GIB1 95 94 BIAS GND 2U
GIB2 GND BIAS VALUE = {(0.78M*V(VDD,GND)+971.7425M)}
GVM 0 VM POLY(2) GND 0 VDD 0 0 500M 500M
GVMN1 GND VT0 94 GND 1
GVMP1 VDD VT0P 95 VDD 1
L191 99 0 15.9154783937U 
L192 98 0 15.9154783937U 
R1 VDD VT0P 1 
R2 VDD 95 100MEG 
R3 94 GND 100MEG 
R4 VT0 GND 1 
R5 96 94 1MEG 
R7 VM 0 1 
R191 97 99 100M 
R192 VEPS 98 100M 
R201 99 0 99.9999K 
R202 98 0 99.9999K 
RB3 BIAS GND 1 TC=1.87M,-3.77U
RPSRR1 95 94 1G 
RSP1 VDD VT1_101 1.300469K 
VPS 100 GND 30
VS2 96 94 1.4
XD1 96 95 D_LIM1_0_PGA281
XT1 VT1_101 VT0 GND GND Q_NMOS_OUT_L1_0_PGA281 PARAMS: M=1 W=2000U L=1U
XT2 94 94 GND GND Q_NMOS_OUT_L1_0_PGA281 PARAMS: M=1 W=2U L=1U
XT3 95 95 VDD VDD Q_PMOS_OUT_L1_0_PGA281 PARAMS: M=1 W=2U L=1U
.ENDS BIAS_0_PGA281
*
.SUBCKT BIAS_1_PGA281 VDD2 GND2 BIAS VT0P VT0 VOCM
GIB1 138 137 BIAS GND2 10U
GIB2 GND2 BIAS VALUE = {79.1M*V(VDD2,GND2)+596.4M}
GVMN1 GND2 VT0 137 GND2 1
GVMP1 VDD2 VT0P 138 VDD2 1
R1 VDD2 VT0P 1 
R2 VDD2 138 10MEG 
R3 137 GND2 10MEG 
R4 VT0 GND2 1 
R6 139 137 1MEG 
RB3 BIAS GND2 1 TC=1.87M,-3.77U
RPSRR1 138 137 1G 
RSP1 VDD2 VT1_140 709.2585520214 
VS2 139 137 1.4
XD1 139 138 D_LIM1_0_PGA281
XT1 VT1_140 VT0 GND2 GND2 Q_NMOS_OUT_L1_0_PGA281 PARAMS: M=1 W=0.1U L=0.8U
XT2 138 138 VDD2 VDD2 Q_PMOS_OUT_L1_0_PGA281 PARAMS: M=1 W=10U L=4U
XT3 137 137 GND2 GND2 Q_NMOS_OUT_L1_0_PGA281 PARAMS: M=1 W=10U L=4U
.ENDS BIAS_1_PGA281
*
.SUBCKT COMP4INPNORSD_0_PGA281 IN1P IN1M IN2P IN2M IN3P IN3M IN4P IN4M OUT GND PARAMS: DELAYLH=0 DELAYHL=0 VOUTH=0
+ VOUTL=0 VTHRES1=0 VTHRES2=0 VTHRES3=0 VTHRES4=0 ROUT=1
.PARAM A1={A2*(1-EXP(TDELHL/(ROUT*COUT1)))}
.PARAM A2={-EXP(-THL_TLH/(ROUT*COUT1))}
.PARAM A22={A1*(1-EXP(TDELLH/(RDEL*COUT2)))}
.PARAM COUT1={TDEL/(-ROUT*LOG(0.5))}
.PARAM COUT2={IF(((A1-A2)<1E-6),COUT1,THLPTLH/(-RDEL*(LOG(-A2*A1/((A1-A2)*(A1-A2))))))}
.PARAM RDEL={IF(((A1-A2)<1E-6),ROUT,TDELLH/(-COUT1*LOG(A1/(A1-A2))))}
.PARAM TDEL={SQRT(TDELHL*TDELLH)}
.PARAM TDELHL={IF((DELAYHL<1E-9),1E-9,DELAYHL)}
.PARAM TDELLH={IF((DELAYLH<1E-9),1E-9,DELAYLH)}
.PARAM THL_TLH={TDELHL-TDELLH}
.PARAM THLPTLH={TDELHL+TDELLH}
COUT OUT GND {COUT2} 
GOUT OUT GND VALUE=
+ {IF((V(IN1P,IN1M)>{VTHRES1})|(V(IN2P,IN2M)>{VTHRES2})|(V(IN3P,IN3M)>{VTHRES3})|(V(IN4P,IN4M)>{VTHRES4}),{A1},{A22})}
ROUT OUT GND {RDEL} 
.ENDS COMP4INPNORSD_0_PGA281
*
.SUBCKT CONTROL_0_PGA281 G0 G1 G2 G3 G4 LG4 GOUT GSW DVDD DGND
.PARAM GSWC=4
.PARAM VH=0.3
.PARAM VLTH=0.5
.PARAM VTH=0.0
.FUNC LH(X,VDD,LV) {IF(X>=(VLTH-SG(LV)*VH)*VDD,1,-1)}
.FUNC SG(X) {IF(X>=0,1,-1)}
CG0 G0 DGND 3P 
CG1 G1 DGND 3P 
CG2 G2 DGND 3P 
CG3 G3 DGND 3P 
CG4 G4 DGND 3P 
CGG0 LG0 0 10N 
CGG1 LG1 0 10N 
CGG2 LG2 0 10N 
CGG3 LG3 0 10N 
CGG4 LG4 0 10N 
E1 GOUT DGND VALUE =
           + {IF(V(LG0)>VTH,IF(V(LG1)>VTH,IF(V(LG2)>VTH,IF(V(LG3)>VTH,0.125,16),IF(V(LG3)>VTH,0.125,1)),IF(V(LG2)>VTH,
           + IF(V(LG3)>VTH,0.125,4),IF(V(LG3)>VTH,64,0.25))),IF(V(LG1)>VTH,IF(V(LG2)>VTH,IF(V(LG3)>VTH,0.125,8),
           + IF(V(LG3)>VTH,128,0.5)),IF(V(LG2)>VTH,IF(V(LG3)>VTH,0.125,2),IF(V(LG3)>VTH,32,0.125))))}
E2 GSW DGND VALUE =
           + {IF(V(LG0)>VTH,IF(V(LG1)>VTH,IF(V(LG2)>VTH,IF(V(LG3)>VTH,1,-1),IF(V(LG3)>VTH,1,1)),IF(V(LG2)>VTH,IF(V(LG3)>VTH,1,1),
           + IF(V(LG3)>VTH,-1,1))),IF(V(LG1)>VTH,IF(V(LG2)>VTH,IF(V(LG3)>VTH,1,-1),IF(V(LG3)>VTH,-1,1)),
           + IF(V(LG2)>VTH,IF(V(LG3)>VTH,1,1),IF(V(LG3)>VTH,-1,1))))}
GG0 0 LG0 VALUE = {LH(V(G0,DGND),V(DVDD,DGND),V(LG0))}
GG1 0 LG1 VALUE = {LH(V(G1,DGND),V(DVDD,DGND),V(LG1))}
GG2 0 LG2 VALUE = {LH(V(G2,DGND),V(DVDD,DGND),V(LG2))}
GG3 0 LG3 VALUE = {LH(V(G3,DGND),V(DVDD,DGND),V(LG3))}
GG4 0 LG4 VALUE = {LH(V(G4,DGND),V(DVDD,DGND),V(LG4))}
RE1 GOUT DGND 1MEG 
RE2 GSW DGND 1MEG 
RG0 G0 DGND 50MEG 
RG1 G1 DGND 50MEG 
RG2 G2 DGND 50MEG 
RG3 G3 DGND 50MEG 
RG4 G4 DGND 50MEG 
RGG0 LG0 0 1 
RGG1 LG1 0 1 
RGG2 LG2 0 1 
RGG3 LG3 0 1 
RGG4 LG4 0 1 
.ENDS CONTROL_0_PGA281
*
.SUBCKT D_D2_0_PGA281 1 2
.MODEL D2 D (IS=1P N=1.0 XTI=0 RS=10)
D1 1 2 D2 
.ENDS D_D2_0_PGA281
*
.SUBCKT D_DIN_0_PGA281 1 2
.MODEL DNH D (IS=12.4889N N=1.0 XTI=0 RS=10 EG=0.94)
D1 1 2 DNH 
.ENDS D_DIN_0_PGA281
*
.SUBCKT D_DIN_1_PGA281 1 2
.MODEL DPH D (IS=12.7389N N=1.0 XTI=0 RS=10 EG=0.94)
D1 1 2 DPH 
.ENDS D_DIN_1_PGA281
*
.SUBCKT D_DIN_2_PGA281 1 2
.MODEL DNL D (IS=12.4389N N=1.0 XTI=0 RS=10 EG=0.94)
D1 1 2 DNL 
.ENDS D_DIN_2_PGA281
*
.SUBCKT D_DIN_3_PGA281 1 2
.MODEL DPL D (IS=12.7889N N=1.0 XTI=0 RS=10 EG=0.94)
D1 1 2 DPL 
.ENDS D_DIN_3_PGA281
*
.SUBCKT D_DNOISE_0_PGA281 1 2
.MODEL DD D (IS=0.9E-18 N=1.0)
D1 1 2 DD 
.ENDS D_DNOISE_0_PGA281
*
.SUBCKT D_LIM0_0_PGA281 1 2
.MODEL D_LIM0 D (IS=10F N=10.0 RS=1 XTI=0 AF=0 KF=0 EG=1.11)
D1 1 2 D_LIM0 
.ENDS D_LIM0_0_PGA281
*
.SUBCKT D_LIM1_0_PGA281 1 2
.MODEL D_LIM1 D (IS=10F N=1.0 RS=10 XTI=0 AF=0 KF=0 EG=1.11)
D1 1 2 D_LIM1 
.ENDS D_LIM1_0_PGA281
*
.SUBCKT D_ZR_2V_0_PGA281 1 2
.PARAM VTOHN=0.70
.MODEL D_2V D (IS=1P N=1.0 BV={2.5+VTOHN} IBV=25U RS=1 XTI=0 EG=1.11)
D1 1 2 D_2V 
.ENDS D_ZR_2V_0_PGA281
*
.SUBCKT GAIN_SWITCHES_0_PGA281 OUTP OUTN OFBN VSP INP IFBP INN IFBN G1 G2 G3 G4 G0 VSN DVDD VSOP INPP INPN INNN INNP
+ VSON VM OFBP
C1 VM 75 1P 
C2 VM 74 1P 
C3 IFBN INN 2P 
C4 IFBP INP 2P 
C200 VECM 0 99.4718394324P 
C201 79 0 99.471839P 
CP7 76 74 82.893199527P 
FIOUTNN OUTP VSON VIINNN 1
FIOUTNP VSP OUTP VIINNP 1
FIOUTPN OUTN VSON VIINPN 1
FIOUTPP VSP OUTN VIINPP 1
G88 0 VECM 79 0 10U
GCM 0 79 POLY(2) INN VM INP VM 0 500M 500M
GICMN OUTP VSON VALUE = {LIMIT(-849.071552N*V(VECM,0),-127.360733N,127.360733N)}
GICMP VSP OUTN VALUE = {LIMIT(-849.071552N*V(VECM,0),-127.360733N,127.360733N)}
L4 81 0 353.323974U 
L40 80 0 317.991576U 
LZ1 75 76 20M 
R1 75 76 200K 
R2 VM 76 1T 
R3 76 VM 1T 
R19 VECM 80 1 
R20 79 81 1 
R200 80 0 999 
R210 81 0 999 
RG8 0 0 1 
RGCM8 0 0 -849.071552N 
RGCM8L 0 0 -127.360733N 
VGS11 VSOP 90 702.201232701M
VGS12 91 VSON 702.201232701M
VGS21 VSOP 92 702.201232701M
VGS22 93 VSON 702.201232701M
VIINNN INN INNN 
VIINNP INNP INN 
VIINPN INP INPN 
VIINPP INPP INP 
XD1 93 OUTP D_LIM0_0_PGA281
XD2 OUTP 92 D_LIM0_0_PGA281
XD3 91 OUTN D_LIM0_0_PGA281
XD4 OUTN 90 D_LIM0_0_PGA281
XU1 LG4 VSON OUTP OFBP GFB_0_PGA281 PARAMS: R=3200 GF=2
XU2 G0 G1 G2 G3 G4 LG4 78 77 DVDD VSON CONTROL_0_PGA281
XU3 LG4 VSON OUTN OFBN GFB_0_PGA281 PARAMS: R=3200 GF=2
XU4 89 82 RES1_1_PGA281 PARAMS: M=1
XU5 87 86 RES1_1_PGA281 PARAMS: M=1
XU6 78 VSON 88 85 75 GDIV4_1_PGA281 PARAMS: R=3200 M=6 GF=8
XU7 78 VSON 83 84 74 GDIV4_0_PGA281 PARAMS: R=3200 M=6 GF=8
XU8 78 VSON INN 86 GDIV_0_PGA281 PARAMS: R=3200 GF=2
XU9 82 86 RES1_0_PGA281 PARAMS: M=4
XU10 IFBP 85 VSON 77 SW01_0_PGA281
XU11 78 VSON INP 82 GDIV_0_PGA281 PARAMS: R=3200 GF=2
XU12 78 VSON 89 88 83 87 GDIV2_0_PGA281 PARAMS: R=3200 M=2 GF=8
XU13 IFBN 84 VSON 77 SW01_0_PGA281
XU15 IFBN INN 77 VSON SW01_0_PGA281
XU16 IFBP INP 77 VSON SW01_0_PGA281
.ENDS GAIN_SWITCHES_0_PGA281
*
.SUBCKT GDIV_0_PGA281 C GND X Y PARAMS: R=3200 GF=2
.PARAM CMAX={128}
.PARAM CMIN={0.125}
.PARAM GMAX={1/1U}
.PARAM GMIN_={1N}
.PARAM RE={1.0003*R}
G1 X Y VALUE = {IF(V(C,GND)<=(1.1*GF),(1/((4/LIMIT(V(C,GND),CMIN,CMAX)-1)*RE)+GMIN_)*V(X,Y),GMAX*V(X,Y))}
.ENDS GDIV_0_PGA281
*
.SUBCKT GDIV2_0_PGA281 C GND X Z V Y PARAMS: R=3200 M=4 GF=8
.PARAM GMAX={128}
.PARAM GMIN_={1N}
.PARAM RT={M*R}
G1 X Z VALUE = {(2*LIMIT(V(C,GND),GF,GMAX)/(RT*MAX(V(C,GND)-GF,1U))+GMIN_)*V(X,Z)}
G2 Z V VALUE = {(LIMIT(V(C,GND),GF,GMAX)/(RT*GF)+GMIN_)*V(Z,V)}
G3 V Y VALUE = {(2*LIMIT(V(C,GND),GF,GMAX)/(RT*MAX(V(C,GND)-GF,1U))+GMIN_)*V(V,Y)}
R1 X Z 1G 
R2 Z V 1G 
R3 V Y 1G 
.ENDS GDIV2_0_PGA281
*
.SUBCKT GDIV4_0_PGA281 C GND X Z Y PARAMS: R=3200 M=4 GF=8
.PARAM GMIN_={1N}
.PARAM RT={M*R}
G1 X Z VALUE = {(2*MAX(V(C,GND)/3,GF)/(RT*MAX(V(C,GND)/3-GF,1U))+GMIN_)*V(X,Z)}
G2 Z Y VALUE = {(MAX(V(C,GND)/3,GF)/(RT*GF)+GMIN_)*V(Z,Y)}
R1 X Z 1G 
R2 Z Y 1G 
.ENDS GDIV4_0_PGA281
*
.SUBCKT GDIV4_1_PGA281 C GND X Z Y PARAMS: R=3200 M=4 GF=8

.PARAM CMAX={128/3}
.PARAM GMIN_={1N}
.PARAM RT={M*R}
G1 X Z VALUE = {(2*LIMIT(V(C,GND)/3,GF,CMAX)/(RT*LIMIT(V(C,GND)/3-GF,1U,CMAX-GF))+GMIN_)*V(X,Z)}
G2 Z Y VALUE = {(LIMIT(V(C,GND)/3,GF,CMAX)/(RT*GF)+GMIN_)*V(Z,Y)}
R1 X Z 1G 
R2 Z Y 1G 
.ENDS GDIV4_1_PGA281
*
.SUBCKT GFB_0_PGA281 C GND X Y PARAMS: R=3200 GF=2
.PARAM A=215.9091M
.PARAM B=-34.0909M
.PARAM G0={A*GT}
.PARAM GT={1/R}
.PARAM XC={B*GT}
G1 X Y VALUE = {(G0+XC*V(C,GND))*V(X,Y)}
.ENDS GFB_0_PGA281
*
.SUBCKT INPUT_AMPLIFIER_0_PGA281 INP INN VEPS VT0 VT0P OUTN AVDD VM OUT OUTP BIAS GND
C1 VV_39 GND 1P 
C4 VGP_48 53 2.5P 
C5 53 VG_46 2.5P 
C33 VV_39 52 28.1096679948P 
C200 VECM_36 0 99.4718394324P 
C201 44 0 99.471839P 
CF5 RT_38 GND 2.5P 
CIN1 INP GND 1P 
CIN2 INN GND 1P 
CP2 VAP_43 VAM_42 10.681673838P 
G88 0 VECM_36 44 0 10U
GCM 0 44 POLY(2) INN VM INP VM 0 500M 500M
GCM1 GND VV_39 VALUE = {LIMIT(-1.414907U*V(VECM_36,0),-21.2236063N,21.2236063N)}
GDN1 VT0 VG_46 VALUE = {LIMIT(47.752208U*V(VV_39,GND),-101.2189U,101.2189U)}
GDN2 VT0P VGP_48 VALUE = {LIMIT(47.752208U*V(VV_39,GND),-101.2189U,101.2189U)}
GM22 VV_39 GND VALUE = {LIMIT(268.459744U*V(VAP_43,VAM_42),-28.109668U,28.109668U)}
GVMN2 GND 45 VALUE = {LIMIT(2*V(VT0,GND),-3,V(AVDD,GND)-1.9)}
GVMP2 47 AVDD VALUE = {LIMIT(2*V(AVDD,VT0P),-3,V(AVDD,GND)-1.9)}
IEE VS_37 GND 28.109668U
L4 50 0 794.978940744U 
L40 49 0 794.978940744U 
R2 45 GND 1 
R3 AVDD 47 1 
R3G RT_38 VAP_43 3.7249532589K 
R4G RT_38 VAM_42 3.7249532589K 
R8 VV_39 GND 883.3256212878K 
R19 VECM_36 49 1 
R20 44 50 1 
R200 49 0 999 
R210 50 0 999 
RDN1 VG_46 VT0 4.7974067225MEG 
RDN2 VGP_48 VT0P 4.7974067225MEG 
REE VS_37 GND 1G 
RF1 53 OUT 1.0012523665K 
RF2 52 OUT 1.0012523665K 
RG8 0 0 1 
RGCM1 0 0 1.4149070876U 
RGCM1L 0 0 21.223606314N 
RGDN1 0 0 15.079645U 
RGDN1LH 0 0 101.218876274U 
RGDN1LL 0 0 101.218876274U 
RGM22 0 0 268.4597444603U 
RGM22L 0 0 28.1096679948U 
RP2 RT_38 GND 100MEG 
VHI VHI_41 GND 1.4196690123
VLO GND VLO_40 1.4196690123
VS4 51 GND 2.3177785673
XD1 VV_39 VHI_41 D_LIM1_0_PGA281
XD2 GND VG_46 D_LIM1_0_PGA281
XD3 GND RT_38 D_LIM1_0_PGA281
XD4 51 VS_37 D_LIM1_0_PGA281
XD5 VG_46 45 D_LIM1_0_PGA281
XD6 VLO_40 VV_39 D_LIM1_0_PGA281
XD7 VGP_48 AVDD D_LIM1_0_PGA281
XD8 47 VGP_48 D_LIM1_0_PGA281
XD10 RT_38 AVDD D_ZR_2V_0_PGA281
XT1 VAP_43 INN VS_37 Q_NMOS_0_PGA281 PARAMS: M=1 W=13.19974186U L=1U
XT2 VAM_42 INP VS_37 Q_NMOS_0_PGA281 PARAMS: M=1 W=13.19974186U L=1U
XT3 OUTN VG_46 GND GND Q_NMOS_OUT_L1_0_PGA281 PARAMS: M=1 W=60U L=1U
XT4 OUTP VGP_48 AVDD AVDD Q_PMOS_OUT_L1_0_PGA281 PARAMS: M=1 W=60U L=1U
.ENDS INPUT_AMPLIFIER_0_PGA281
*
.SUBCKT INPUT_AMPLIFIER_1_PGA281 INP INN VEPS VT0 VT0P OUTN AVDD VM OUT OUTP BIAS GND
C1 VV_57 GND 1P 
C4 VGP_66 71 2.5P 
C5 71 VG_64 2.5P 
C33 VV_57 70 28.1096679948P 
C200 VECM_54 0 99.4718394324P 
C201 62 0 99.471839P 
CF5 RT_56 GND 2.5P 
CIN1 INP GND 1P 
CIN2 INN GND 1P 
CP2 VAP_61 VAM_60 10.681673838P 
G88 0 VECM_54 62 0 10U
GCM 0 62 POLY(2) INN VM INP VM 0 500M 500M
GCM1 GND VV_57 VALUE = {LIMIT(1.414907U*V(VECM_54,0),-21.2236063N,21.2236063N)}
GDN1 VT0 VG_64 VALUE = {LIMIT(47.752208U*V(VV_57,GND),-101.2189U,101.2189U)}
GDN2 VT0P VGP_66 VALUE = {LIMIT(47.752208U*V(VV_57,GND),-101.2189U,101.2189U)}
GM22 VV_57 GND VALUE = {LIMIT(268.459744U*V(VAP_61,VAM_60),-28.109668U,28.109668U)}
GVMN2 GND 63 VALUE = {LIMIT(2*V(VT0,GND),-3,V(AVDD,GND)-1.9)}
GVMP2 65 AVDD VALUE = {LIMIT(2*V(AVDD,VT0P),-3,V(AVDD,GND)-1.9)}
IEE VS_55 GND 28.109668U
L4 68 0 794.978940744U 
L40 67 0 794.978940744U 
R2 63 GND 1 
R3 AVDD 65 1 
R3G RT_56 VAP_61 3.7249532589K 
R4G RT_56 VAM_60 3.7249532589K 
R8 VV_57 GND 883.3256212878K 
R19 VECM_54 67 1 
R20 62 68 1 
R200 67 0 999 
R210 68 0 999 
RDN1 VG_64 VT0 4.7974067225MEG 
RDN2 VGP_66 VT0P 4.7974067225MEG 
REE VS_55 GND 1G 
RF1 71 OUT 1.0012523665K 
RF2 70 OUT 1.0012523665K 
RG8 0 0 1 
RGCM1 0 0 1.4149070876U 
RGCM1L 0 0 21.223606314N 
RGDN1 0 0 15.079645U 
RGDN1LH 0 0 101.218876274U 
RGDN1LL 0 0 101.218876274U 
RGM22 0 0 268.4597444603U 
RGM22L 0 0 28.1096679948U 
RP2 RT_56 GND 100MEG 
VHI VHI_59 GND 1.4196690123
VLO GND VLO_58 1.4196690123
VS4 69 GND 2.3177785673
XD1 VV_57 VHI_59 D_LIM1_0_PGA281
XD2 GND VG_64 D_LIM1_0_PGA281
XD3 GND RT_56 D_LIM1_0_PGA281
XD4 69 VS_55 D_LIM1_0_PGA281
XD5 VG_64 63 D_LIM1_0_PGA281
XD6 VLO_58 VV_57 D_LIM1_0_PGA281
XD7 VGP_66 AVDD D_LIM1_0_PGA281
XD8 65 VGP_66 D_LIM1_0_PGA281
XD10 RT_56 AVDD D_ZR_2V_0_PGA281
XT1 VAP_61 INN VS_55 Q_NMOS_0_PGA281 PARAMS: M=1 W=13.19974186U L=1U
XT2 VAM_60 INP VS_55 Q_NMOS_0_PGA281 PARAMS: M=1 W=13.19974186U L=1U
XT3 OUTN VG_64 GND GND Q_NMOS_OUT_L1_0_PGA281 PARAMS: M=1 W=60U L=1U
XT4 OUTP VGP_66 AVDD AVDD Q_PMOS_OUT_L1_0_PGA281 PARAMS: M=1 W=60U L=1U
.ENDS INPUT_AMPLIFIER_1_PGA281
*
.SUBCKT OUTPUT_0_PGA281 NEG BIAS GPL VDD2 PLUS GND2 VT0P VT0 OUT GN GNL GP
C1 VV_123 GND2 100F 
C33 VV_123 128 5P 
CF4 GP 127 2P 
CF5 127 GN 2P 
CO22 NEG GND2 100F 
CO23 GND2 PLUS 100F 
G23 VV_123 GND2 VALUE = {LIMIT(18.84956U*V(PLUS,NEG),-5U,5U)}
GDN1 VT0 GN VALUE = {LIMIT(15.079645U*V(VV_123,GND2),-5.1271U,5.1271U)}
GDN2 VT0P GP VALUE = {LIMIT(15.079645U*V(VV_123,GND2),-5.1271U,5.1271U)}
GVMN2 GND2 GNL VALUE = {LIMIT(1.7062*V(VT0,GND2),-3,V(VDD2,GND2)-1.9)}
GVMP2 GPL VDD2 VALUE = {LIMIT(1.7062*V(VDD2,VT0P),-3,V(VDD2,GND2)-1.9)}
R2 GNL GND2 1 
R3 VDD2 GPL 1 
R83 VV_123 GND2 2.9005067262MEG 
RDN1 GN VT0 3.6256334077MEG 
RDN2 GP VT0P 3.6256334077MEG 
RF1 127 OUT 1.8987208792K 
RF2 128 OUT 1.8987208792K 
RG23 0 0 18.8495559215U 
RG23L 0 0 5U 
RGDN1 0 0 15.0796447372U 
RGDN1LH 0 0 5.1270792107U 
RGDN1LL 0 0 5.1270792107U 
RO1 129 GND2 1 
RO2 VDD2 126 1 
RO21 NEG PLUS 1G 
RO22 NEG GND2 100G 
RO23 GND2 PLUS 100G 
VOHI VHI_125 GND2 -295.6964218851M
VOLO GND2 VLO_124 -295.6964218851M
XD1 VLO_124 VV_123 D_LIM1_0_PGA281
XD2 VV_123 VHI_125 D_LIM1_0_PGA281
XD3 GND2 GN D_LIM1_0_PGA281
XD4 GN GNL D_LIM1_0_PGA281
XD5 GP VDD2 D_LIM1_0_PGA281
XD6 GPL GP D_LIM1_0_PGA281
XT1 OUT GN 129 GND2 Q_NMOS_OUT_L1_0_PGA281 PARAMS: M=3 W=20U L=0.8U
XT3 OUT GP 126 VDD2 Q_PMOS_OUT_L1_0_PGA281 PARAMS: M=3 W=20U L=0.8U
.ENDS OUTPUT_0_PGA281
*
.SUBCKT OUTPUT_1_PGA281 NEG BIAS GPL VDD2 PLUS GND2 VT0P VT0 OUT GN GNL GP
C1 VV_130 GND2 100F 
C33 VV_130 135 5P 
CF4 GP 134 2P 
CF5 134 GN 2P 
CO22 NEG GND2 100F 
CO23 GND2 PLUS 100F 
G23 VV_130 GND2 VALUE = {LIMIT(18.84956U*V(PLUS,NEG),-5U,5U)}
GDN1 VT0 GN VALUE = {LIMIT(15.079645U*V(VV_130,GND2),-5.1271U,5.1271U)}
GDN2 VT0P GP VALUE = {LIMIT(15.079645U*V(VV_130,GND2),-5.1271U,5.1271U)}
GVMN2 GND2 GNL VALUE = {LIMIT(1.7062*V(VT0,GND2),-3,V(VDD2,GND2)-1.9)}
GVMP2 GPL VDD2 VALUE = {LIMIT(1.7062*V(VDD2,VT0P),-3,V(VDD2,GND2)-1.9)}
R2 GNL GND2 1 
R3 VDD2 GPL 1 
R83 VV_130 GND2 2.9005067262MEG 
RDN1 GN VT0 3.6256334077MEG 
RDN2 GP VT0P 3.6256334077MEG 
RF1 134 OUT 1.8987208792K 
RF2 135 OUT 1.8987208792K 
RG23 0 0 18.8495559215U 
RG23L 0 0 5U 
RGDN1 0 0 15.0796447372U 
RGDN1LH 0 0 5.1270792107U 
RGDN1LL 0 0 5.1270792107U 
RO1 136 GND2 1 
RO2 VDD2 133 1 
RO21 NEG PLUS 1G 
RO22 NEG GND2 100G 
RO23 GND2 PLUS 100G 
VOHI VHI_132 GND2 -295.6964218851M
VOLO GND2 VLO_131 -295.6964218851M
XD1 VLO_131 VV_130 D_LIM1_0_PGA281
XD2 VV_130 VHI_132 D_LIM1_0_PGA281
XD3 GND2 GN D_LIM1_0_PGA281
XD4 GN GNL D_LIM1_0_PGA281
XD5 GP VDD2 D_LIM1_0_PGA281
XD6 GPL GP D_LIM1_0_PGA281
XT1 OUT GN 136 GND2 Q_NMOS_OUT_L1_0_PGA281 PARAMS: M=3 W=20U L=0.8U
XT3 OUT GP 133 VDD2 Q_PMOS_OUT_L1_0_PGA281 PARAMS: M=3 W=20U L=0.8U
.ENDS OUTPUT_1_PGA281
*
.SUBCKT OUTPUT_STAGE_0_PGA281 INP INN GND2 EF VOUTN VOCM VOUTP DVDD VDD2
G1OPS 0 VEPS_102 122 VDD2 500N
GPSN VOCM PLUS_106 POLY(3) VEPS_102 0 117 0 VOS_120 0 0 -1 1.2 500M
GPSP PLUS_107 VOCM POLY(3) VEPS_102 0 117 0 VOS_120 0 0 -1 1.2 500M
L1OPS 121 0 158.9957881488U 
R1 VOCM GND2 1G 
R1OPS VEPS_102 121 1 
R2 PLUS_106 VOCM 1 
R3 VOCM PLUS_107 1 
R11OPS 121 0 999 
VPSREF 122 GND2 5
VS1 118 0 600M
VS3 0 119 600M
XBIASOUT VDD2 GND2 BIAS_105 VT0P_103 VT0_104 VOCM BIAS_1_PGA281
XD9 117 119 D_DNOISE_0_PGA281
XD10 118 117 D_DNOISE_0_PGA281
XOUTAN INN BIAS_105 108 VDD2 PLUS_107 GND2 VT0P_103 VT0_104 VOUTN VGN_109 110 VGP_111 OUTPUT_0_PGA281
XOUTAP INP BIAS_105 113 VDD2 PLUS_106 GND2 VT0P_103 VT0_104 VOUTP VGN_115 116 VGP_114 OUTPUT_1_PGA281
XU2 113 VGP_114 VGN_115 116 108 VGP_111 VGN_109 110 112 GND2 COMP4INPNORSD_0_PGA281 PARAMS: VOUTH=1 VOUTL=-1
+ VTHRES1=100M VTHRES2=100M VTHRES3=100M VTHRES4=100M DELAYLH=1U DELAYHL=7U ROUT=1
XU3 0 VOS_120 VOST_1_PGA281
XU4 DVDD EF GND2 112 SW01R_0_PGA281 PARAMS: R=250
XU5 EF GND2 112 GND2 SW01R_0_PGA281 PARAMS: R=175
.ENDS OUTPUT_STAGE_0_PGA281
*
.SUBCKT Q_NMOS_0_PGA281 D G S PARAMS: M=1 W=10U L=1U
.MODEL Q_NMOS NMOS (LEVEL=1 L=2U W=10U KP={KPN} VTO={VTOHN} AF=0 KF=0)
*Parameters: 0.4um CMOS
.PARAM LS = 1.0U
.PARAM VTOHP = 0.70
.PARAM VTOHN = 0.70
.PARAM LAMBDA = 10M
.PARAM GAMMA = 0.00
.PARAM KAPPA = 1.0
.PARAM THETA = 0.23
.PARAM ETA = 3
.PARAM PHI = 0.6
.PARAM TOX = 80E-10
.PARAM EPSSIO2 = {3.9*8.854214871E-12}
.PARAM COX = {EPSSIO2/TOX}
.PARAM KPN = {UON*COX * 1e-4}
.PARAM KPP = {UOP*COX * 1e-4}
.PARAM LDN = 0.09U
.PARAM LDP = 0.09U
.PARAM RSW = 1810
.PARAM RSN = 1.41
.PARAM RDS = 10MEG
.PARAM VBMUL = 1E6
.PARAM RPAR = 1T
.PARAM CBDJ = 1.0 
.PARAM CBDS = 1.0
.PARAM CGBF = 1.0
.PARAM PBP = 0.7
.PARAM PBN = 0.7
.PARAM UON = 450
.PARAM UOP = 450
.PARAM CJN = {200U}
.PARAM CJP = {400U} 
.PARAM CJSWN = {1.2N}
.PARAM CJSWP = {2.4N}
.PARAM XJN = 0.15U
.PARAM CGSON = {0.6*XJN*COX} 
.PARAM CGDON = {CGSON}
.PARAM CGBON = {CGBF*CGDON}
.PARAM XJP = 0.18U
.PARAM CGSOP = {0.6*XJP*COX} 
.PARAM CGDOP = {CGSOP}
.PARAM CGBOP = {CGBF*CGDOP}
MNI1 D G S S Q_NMOS M={M} L={L} W={W}
.ENDS Q_NMOS_0_PGA281
*
.SUBCKT Q_NMOS_OUT_L1_0_PGA281 D G S B PARAMS: M=1 W=100U L=10U
.MODEL Q_NMOS_OUT_L1 NMOS (LEVEL=1 L=10U W=100U KP={KPN} VTO={VTOHN} LAMBDA={LAMBDA} CJ={CJN} CJSW={CJSWN} CGSO={CGSON}
           + CGDO={CGDON} PB={PBN} RDS={RDS} PHI={PHI} AF=0 KF=0)
*Parameters: 0.4um CMOS
.PARAM LS = 1.0U
.PARAM VTOHP = 0.70
.PARAM VTOHN = 0.70
.PARAM LAMBDA = 10M
.PARAM GAMMA = 0.00
.PARAM KAPPA = 1.0
.PARAM THETA = 0.23
.PARAM ETA = 3
.PARAM PHI = 0.6
.PARAM TOX = 80E-10
.PARAM EPSSIO2 = {3.9*8.854214871E-12}
.PARAM COX = {EPSSIO2/TOX}
.PARAM KPN = {UON*COX * 1e-4}
.PARAM KPP = {UOP*COX * 1e-4}
.PARAM LDN = 0.09U
.PARAM LDP = 0.09U
.PARAM RSW = 1810
.PARAM RSN = 1.41
.PARAM RDS = 10MEG
.PARAM VBMUL = 1E6
.PARAM RPAR = 1T
.PARAM CBDJ = 1.0 
.PARAM CBDS = 1.0
.PARAM CGBF = 1.0
.PARAM PBP = 0.7
.PARAM PBN = 0.7
.PARAM UON = 450
.PARAM UOP = 450
.PARAM CJN = {200U}
.PARAM CJP = {400U} 
.PARAM CJSWN = {1.2N}
.PARAM CJSWP = {2.4N}
.PARAM XJN = 0.15U
.PARAM CGSON = {0.6*XJN*COX} 
.PARAM CGDON = {CGSON}
.PARAM CGBON = {CGBF*CGDON}
.PARAM XJP = 0.18U
.PARAM CGSOP = {0.6*XJP*COX} 
.PARAM CGDOP = {CGSOP}
.PARAM CGBOP = {CGBF*CGDOP}
M1 D G S B Q_NMOS_OUT_L1 W = {W} L = {L} M = {M} AD={W*LS} AS={W*LS} PD={W+2*LS} PS={W+2*LS} NRD={LS/W} NRS={LS/W}
.ENDS Q_NMOS_OUT_L1_0_PGA281
*
.SUBCKT Q_PMOS_OUT_L1_0_PGA281 D G S B PARAMS: M=1 W=100U L=10U
.MODEL Q_PMOS_OUT_L1 PMOS (LEVEL=1 L=10U W=100U KP={KPP} VTO={-VTOHP} LAMBDA={LAMBDA} CJ={CJP} CJSW={CJSWP} CGSO={CGSOP}
           + CGDO={CGDOP} RSH=4 PB={PBP} RDS={RDS} PHI={PHI} AF=0 KF=0)
*Parameters: 0.4um CMOS
.PARAM LS = 1.0U
.PARAM VTOHP = 0.70
.PARAM VTOHN = 0.70
.PARAM LAMBDA = 10M
.PARAM GAMMA = 0.00
.PARAM KAPPA = 1.0
.PARAM THETA = 0.23
.PARAM ETA = 3
.PARAM PHI = 0.6
.PARAM TOX = 80E-10
.PARAM EPSSIO2 = {3.9*8.854214871E-12}
.PARAM COX = {EPSSIO2/TOX}
.PARAM KPN = {UON*COX * 1e-4}
.PARAM KPP = {UOP*COX * 1e-4}
.PARAM LDN = 0.09U
.PARAM LDP = 0.09U
.PARAM RSW = 1810
.PARAM RSN = 1.41
.PARAM RDS = 10MEG
.PARAM VBMUL = 1E6
.PARAM RPAR = 1T
.PARAM CBDJ = 1.0 
.PARAM CBDS = 1.0
.PARAM CGBF = 1.0
.PARAM PBP = 0.7
.PARAM PBN = 0.7
.PARAM UON = 450
.PARAM UOP = 450
.PARAM CJN = {200U}
.PARAM CJP = {400U} 
.PARAM CJSWN = {1.2N}
.PARAM CJSWP = {2.4N}
.PARAM XJN = 0.15U
.PARAM CGSON = {0.6*XJN*COX} 
.PARAM CGDON = {CGSON}
.PARAM CGBON = {CGBF*CGDON}
.PARAM XJP = 0.18U
.PARAM CGSOP = {0.6*XJP*COX} 
.PARAM CGDOP = {CGSOP}
.PARAM CGBOP = {CGBF*CGDOP}
M1 D G S B Q_PMOS_OUT_L1 W = {W} L = {L} M = {M} AD={W*LS} AS={W*LS} PD={W+2*LS} PS={W+2*LS} NRD={LS/W} NRS={LS/W}
.ENDS Q_PMOS_OUT_L1_0_PGA281
*
.SUBCKT RES1_0_PGA281 1 2 PARAMS: M=2
.PARAM R=3200
.PARAM RE={1.0003*R}
RS 1 2 {M*RE} 
.ENDS RES1_0_PGA281
*
.SUBCKT RES1_1_PGA281 1 2 PARAMS: M=2
.PARAM R=3200
.PARAM RE={1.00003*R}
RS 1 2 {M*RE} 
.ENDS RES1_1_PGA281
*
.SUBCKT SW01_0_PGA281 SP SM CP CM
.MODEL MSW1 VSWITCH (RON=10 ROFF=1E9 VON=0.01V VOFF=-0.01V)
S1 SP SM CP CM MSW1
.ENDS SW01_0_PGA281
*
.SUBCKT SW01R_0_PGA281 SP SM CP CM PARAMS: R=3200
.MODEL MSW2 VSWITCH (RON={R} ROFF=1E9 VON=0.1V VOFF=-0.1V)
S1 SP SM CP CM MSW2
.ENDS SW01R_0_PGA281
*
.SUBCKT VOST_0_PGA281 1 2
.PARAM DVOS_DT={0.02552U}
.PARAM I0=1M
.PARAM R0={VOFFS/I0}
.PARAM TC1={DVOS_DT/R0/I0}
.PARAM VOFFS={2.08U+2*DVOS_DT}
.MODEL RMOD2 RES (TC1={TC1} TC2=0 TCE=0)
I2 1 2 {I0}
R2 1 2 RMOD2 {R0} 
.ENDS VOST_0_PGA281
*
.SUBCKT VOST_1_PGA281 1 2
.PARAM DVOS_DT={0.5745U}
.PARAM I0=1M
.PARAM R0={VOFFS/I0}
.PARAM TC1={DVOS_DT/R0/I0}
.PARAM VOFFS={117.92U+2*DVOS_DT}
.MODEL RMOD2 RES (TC1={TC1} TC2=0 TCE=0)
I2 1 2 {I0}
R2 1 2 RMOD2 {R0} 
.ENDS VOST_1_PGA281
*
