#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55c9e22d8d40 .scope module, "test_tpu" "test_tpu" 2 6;
 .timescale -9 -10;
P_0x55c9e21d8810 .param/l "ARRAY_SIZE" 1 2 12, +C4<00000000000000000000000000001000>;
P_0x55c9e21d8850 .param/l "DATA_WIDTH" 1 2 8, +C4<00000000000000000000000000001000>;
P_0x55c9e21d8890 .param/l "OUT_DATA_WIDTH" 1 2 9, +C4<00000000000000000000000000010000>;
P_0x55c9e21d88d0 .param/l "SRAM_DATA_WIDTH" 1 2 10, +C4<00000000000000000000000000100000>;
P_0x55c9e21d8910 .param/l "WEIGHT_NUM" 1 2 11, +C4<00000000000000000000000000011001>;
P_0x55c9e21d8950 .param/l "WEIGHT_WIDTH" 1 2 11, +C4<00000000000000000000000000000100>;
v0x55c9e237c010_0 .var "clk", 0 0;
v0x55c9e237c0d0_0 .var/i "cycle_cnt", 31 0;
v0x55c9e237c1b0 .array "golden1", 7 0, 127 0;
v0x55c9e237c250 .array "golden2", 7 0, 127 0;
v0x55c9e237c310 .array "golden3", 7 0, 127 0;
v0x55c9e237c420_0 .var/i "i", 31 0;
v0x55c9e237c500_0 .var/i "j", 31 0;
v0x55c9e237c5e0 .array "mat1", 23 0, 63 0;
v0x55c9e237c6a0 .array "mat2", 23 0, 63 0;
o0x7f66ba4a5578 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55c9e237c7f0_0 .net "sram_bytemask_a", 3 0, o0x7f66ba4a5578;  0 drivers
o0x7f66ba4a5d28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55c9e237c8b0_0 .net "sram_bytemask_b", 3 0, o0x7f66ba4a5d28;  0 drivers
v0x55c9e237c9c0_0 .net "sram_raddr_a0", 9 0, v0x55c9e2368a30_0;  1 drivers
v0x55c9e237ca80_0 .net "sram_raddr_a1", 9 0, v0x55c9e2368bf0_0;  1 drivers
v0x55c9e237cb40_0 .net "sram_raddr_b0", 9 0, v0x55c9e23686b0_0;  1 drivers
v0x55c9e237cc00_0 .net "sram_raddr_b1", 9 0, v0x55c9e2368870_0;  1 drivers
o0x7f66ba4a6448 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55c9e237ccc0_0 .net "sram_raddr_c0", 5 0, o0x7f66ba4a6448;  0 drivers
o0x7f66ba4a66e8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55c9e237cd80_0 .net "sram_raddr_c1", 5 0, o0x7f66ba4a66e8;  0 drivers
o0x7f66ba4a6988 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55c9e237cf30_0 .net "sram_raddr_c2", 5 0, o0x7f66ba4a6988;  0 drivers
v0x55c9e237cfd0_0 .net "sram_rdata_a0", 31 0, v0x55c9e2373950_0;  1 drivers
v0x55c9e237d070_0 .net "sram_rdata_a1", 31 0, v0x55c9e2375080_0;  1 drivers
v0x55c9e237d130_0 .net "sram_rdata_b0", 31 0, v0x55c9e23767f0_0;  1 drivers
v0x55c9e237d1f0_0 .net "sram_rdata_b1", 31 0, v0x55c9e2378030_0;  1 drivers
v0x55c9e237d2b0_0 .net "sram_rdata_c0", 127 0, v0x55c9e2379250_0;  1 drivers
v0x55c9e237d370_0 .net "sram_rdata_c1", 127 0, v0x55c9e237a6d0_0;  1 drivers
v0x55c9e237d410_0 .net "sram_rdata_c2", 127 0, v0x55c9e237bb50_0;  1 drivers
v0x55c9e237d4b0_0 .net "sram_waddr_c0", 5 0, v0x55c9e236f770_0;  1 drivers
v0x55c9e237d550_0 .net "sram_waddr_c1", 5 0, v0x55c9e236f910_0;  1 drivers
v0x55c9e237d610_0 .net "sram_waddr_c2", 5 0, v0x55c9e236fad0_0;  1 drivers
v0x55c9e237d6d0_0 .net "sram_wdata_c0", 127 0, v0x55c9e236fc90_0;  1 drivers
v0x55c9e237d790_0 .net "sram_wdata_c1", 127 0, v0x55c9e236fe50_0;  1 drivers
v0x55c9e237d850_0 .net "sram_wdata_c2", 127 0, v0x55c9e2370010_0;  1 drivers
o0x7f66ba4a5638 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9e237d910_0 .net "sram_write_enable_a0", 0 0, o0x7f66ba4a5638;  0 drivers
o0x7f66ba4a59f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9e237d9b0_0 .net "sram_write_enable_a1", 0 0, o0x7f66ba4a59f8;  0 drivers
o0x7f66ba4a5de8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9e237dc60_0 .net "sram_write_enable_b0", 0 0, o0x7f66ba4a5de8;  0 drivers
o0x7f66ba4a61a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c9e237dd00_0 .net "sram_write_enable_b1", 0 0, o0x7f66ba4a61a8;  0 drivers
v0x55c9e237dda0_0 .net "sram_write_enable_c0", 0 0, v0x55c9e2370380_0;  1 drivers
v0x55c9e237de40_0 .net "sram_write_enable_c1", 0 0, v0x55c9e23704e0_0;  1 drivers
v0x55c9e237dee0_0 .net "sram_write_enable_c2", 0 0, v0x55c9e2370660_0;  1 drivers
v0x55c9e237df80_0 .var "srstn", 0 0;
v0x55c9e237e020 .array "tmp_c_mat1", 7 0, 191 0;
v0x55c9e237e0c0 .array "tmp_c_mat2", 7 0, 191 0;
v0x55c9e237e160 .array "tmp_mat1", 7 0, 215 0;
v0x55c9e237e200 .array "tmp_mat2", 7 0, 215 0;
v0x55c9e237e2a0_0 .net "tpu_finish", 0 0, v0x55c9e236ea60_0;  1 drivers
v0x55c9e237e340_0 .var "tpu_start", 0 0;
v0x55c9e237e430 .array "trans_golden1", 14 0, 127 0;
v0x55c9e237e4f0 .array "trans_golden2", 14 0, 127 0;
v0x55c9e237e5b0 .array "trans_golden3", 14 0, 127 0;
E_0x55c9e229d620 .event negedge, v0x55c9e23685f0_0;
S_0x55c9e21d89f0 .scope task, "data2sram" "data2sram" 2 321, 2 321 0, S_0x55c9e22d8d40;
 .timescale -9 -10;
TD_test_tpu.data2sram ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55c9e237c420_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 192;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e020, 4, 0;
    %pushi/vec4 0, 0, 192;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e0c0, 4, 0;
    %pushi/vec4 0, 0, 216;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e160, 4, 0;
    %pushi/vec4 0, 0, 216;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e200, 4, 0;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55c9e237c420_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e237c500_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x55c9e237c500_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x55c9e237c420_0;
    %pad/s 65;
    %muli 8, 0, 65;
    %load/vec4 v0x55c9e237c500_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e237c5e0, 4;
    %ix/getv/s 4, v0x55c9e237c500_0;
    %load/vec4a v0x55c9e237e020, 4;
    %parti/s 128, 64, 8;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55c9e237c500_0;
    %store/vec4a v0x55c9e237e020, 4, 0;
    %load/vec4 v0x55c9e237c420_0;
    %pad/s 65;
    %muli 8, 0, 65;
    %load/vec4 v0x55c9e237c500_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e237c6a0, 4;
    %ix/getv/s 4, v0x55c9e237c500_0;
    %load/vec4a v0x55c9e237e0c0, 4;
    %parti/s 128, 64, 8;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55c9e237c500_0;
    %store/vec4a v0x55c9e237e0c0, 4, 0;
    %load/vec4 v0x55c9e237c500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e237c500_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x55c9e237c420_0;
    %pad/s 64;
    %muli 8, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e237c5e0, 4;
    %vpi_call 2 336 "$write", "%b\012%b\012", &A<v0x55c9e237e020, 0>, S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 338 "$write", "\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
T_0.6 ;
    %load/vec4 v0x55c9e237c420_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.7, 5;
    %load/vec4 v0x55c9e237c420_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/vec4 0, 0, 216;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e160, 4, 0;
    %pushi/vec4 0, 0, 216;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e200, 4, 0;
    %jmp T_0.13;
T_0.8 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e020, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e160, 4, 0;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e0c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e200, 4, 0;
    %jmp T_0.13;
T_0.9 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e020, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e160, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e0c0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e200, 4, 0;
    %jmp T_0.13;
T_0.10 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e020, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e160, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e0c0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e200, 4, 0;
    %jmp T_0.13;
T_0.11 ;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e020, 4;
    %concati/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e160, 4, 0;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e0c0, 4;
    %concati/vec4 0, 0, 24;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %store/vec4a v0x55c9e237e200, 4, 0;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %vpi_call 2 363 "$write", "%b\012", &A<v0x55c9e237e160, 0> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x55c9e237c420_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.15, 5;
    %load/vec4 v0x55c9e237c420_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz  T_0.16, 5;
    %load/vec4 v0x55c9e237c420_0;
    %store/vec4 v0x55c9e2372ca0_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e160, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e160, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e160, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e160, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c9e2372ba0_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_a0.char2sram, S_0x55c9e23729a0;
    %join;
    %load/vec4 v0x55c9e237c420_0;
    %store/vec4 v0x55c9e2374410_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e160, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e160, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e160, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e160, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c9e2374310_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_a1.char2sram, S_0x55c9e2374110;
    %join;
    %load/vec4 v0x55c9e237c420_0;
    %store/vec4 v0x55c9e2375b40_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e200, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e200, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e200, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e200, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c9e2375a40_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_b0.char2sram, S_0x55c9e2375840;
    %join;
    %load/vec4 v0x55c9e237c420_0;
    %store/vec4 v0x55c9e23772b0_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e200, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e200, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e200, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55c9e237e200, 4;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %muli 8, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c9e23771b0_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_b1.char2sram, S_0x55c9e2376fb0;
    %join;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x55c9e237c420_0;
    %store/vec4 v0x55c9e2372ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2372ba0_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_a0.char2sram, S_0x55c9e23729a0;
    %join;
    %load/vec4 v0x55c9e237c420_0;
    %store/vec4 v0x55c9e2374410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2374310_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_a1.char2sram, S_0x55c9e2374110;
    %join;
    %load/vec4 v0x55c9e237c420_0;
    %store/vec4 v0x55c9e2375b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2375a40_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_b0.char2sram, S_0x55c9e2375840;
    %join;
    %load/vec4 v0x55c9e237c420_0;
    %store/vec4 v0x55c9e23772b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e23771b0_0, 0, 32;
    %fork TD_test_tpu.sram_128x32b_b1.char2sram, S_0x55c9e2376fb0;
    %join;
T_0.17 ;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
    %vpi_call 2 382 "$write", "SRAM a0!!!!\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
T_0.18 ;
    %load/vec4 v0x55c9e237c420_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.19, 5;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2373730, 4;
    %parti/s 8, 24, 6;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2373730, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2373730, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2373730, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 384 "$write", "SRAM at address %d is \012%d %d %d %d  \012", &PV<v0x55c9e237c420_0, 0, 8>, S<3,vec4,s8>, S<2,vec4,s8>, S<1,vec4,s8>, S<0,vec4,s8> {4 0 0};
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
    %jmp T_0.18;
T_0.19 ;
    %vpi_call 2 386 "$write", "SRAM b0!!!!\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
T_0.20 ;
    %load/vec4 v0x55c9e237c420_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.21, 5;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e23765d0, 4;
    %parti/s 8, 24, 6;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e23765d0, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e23765d0, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e23765d0, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 388 "$write", "SRAM at address %d is \012%d %d %d %d  \012", &PV<v0x55c9e237c420_0, 0, 8>, S<3,vec4,s8>, S<2,vec4,s8>, S<1,vec4,s8>, S<0,vec4,s8> {4 0 0};
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
    %jmp T_0.20;
T_0.21 ;
    %end;
S_0x55c9e21d9230 .scope task, "display_data" "display_data" 2 395, 2 395 0, S_0x55c9e22d8d40;
 .timescale -9 -10;
v0x55c9e231e4f0_0 .var/i "this_i", 31 0;
v0x55c9e2322cc0_0 .var/i "this_j", 31 0;
v0x55c9e2328580_0 .var/i "this_k", 31 0;
TD_test_tpu.display_data ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2328580_0, 0, 32;
T_1.22 ;
    %load/vec4 v0x55c9e2328580_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_1.23, 5;
    %vpi_call 2 399 "$write", "------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e231e4f0_0, 0, 32;
T_1.24 ;
    %load/vec4 v0x55c9e231e4f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.25, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2322cc0_0, 0, 32;
T_1.26 ;
    %load/vec4 v0x55c9e2322cc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.27, 5;
    %ix/getv/s 4, v0x55c9e231e4f0_0;
    %load/vec4a v0x55c9e237c5e0, 4;
    %load/vec4 v0x55c9e2322cc0_0;
    %part/s 1;
    %vpi_call 2 402 "$write", "%d", S<0,vec4,u1> {1 0 0};
    %vpi_call 2 403 "$write", " " {0 0 0};
    %load/vec4 v0x55c9e2322cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2322cc0_0, 0, 32;
    %jmp T_1.26;
T_1.27 ;
    %vpi_call 2 405 "$write", "\012" {0 0 0};
    %load/vec4 v0x55c9e231e4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e231e4f0_0, 0, 32;
    %jmp T_1.24;
T_1.25 ;
    %vpi_call 2 407 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e231e4f0_0, 0, 32;
T_1.28 ;
    %load/vec4 v0x55c9e231e4f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.29, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2322cc0_0, 0, 32;
T_1.30 ;
    %load/vec4 v0x55c9e2322cc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.31, 5;
    %ix/getv/s 4, v0x55c9e231e4f0_0;
    %load/vec4a v0x55c9e237c6a0, 4;
    %load/vec4 v0x55c9e2322cc0_0;
    %part/s 1;
    %vpi_call 2 410 "$write", "%d", S<0,vec4,u1> {1 0 0};
    %vpi_call 2 411 "$write", " " {0 0 0};
    %load/vec4 v0x55c9e2322cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2322cc0_0, 0, 32;
    %jmp T_1.30;
T_1.31 ;
    %vpi_call 2 413 "$write", "\012" {0 0 0};
    %load/vec4 v0x55c9e231e4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e231e4f0_0, 0, 32;
    %jmp T_1.28;
T_1.29 ;
    %vpi_call 2 415 "$write", "------------------------\012" {0 0 0};
    %vpi_call 2 416 "$write", "\012" {0 0 0};
    %load/vec4 v0x55c9e2328580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2328580_0, 0, 32;
    %jmp T_1.22;
T_1.23 ;
    %end;
S_0x55c9e2365520 .scope task, "golden_transform" "golden_transform" 2 421, 2 421 0, S_0x55c9e22d8d40;
 .timescale -9 -10;
v0x55c9e2317110_0 .var/i "this_i", 31 0;
v0x55c9e22f4460_0 .var/i "this_j", 31 0;
v0x55c9e22fbec0_0 .var/i "this_k", 31 0;
TD_test_tpu.golden_transform ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e22fbec0_0, 0, 32;
T_2.32 ;
    %load/vec4 v0x55c9e22fbec0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_2.33, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x55c9e22fbec0_0;
    %store/vec4a v0x55c9e237e430, 4, 0;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x55c9e22fbec0_0;
    %store/vec4a v0x55c9e237e4f0, 4, 0;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x55c9e22fbec0_0;
    %store/vec4a v0x55c9e237e5b0, 4, 0;
    %load/vec4 v0x55c9e22fbec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e22fbec0_0, 0, 32;
    %jmp T_2.32;
T_2.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e22fbec0_0, 0, 32;
T_2.34 ;
    %load/vec4 v0x55c9e22fbec0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_2.35, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2317110_0, 0, 32;
T_2.36 ;
    %load/vec4 v0x55c9e2317110_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.37, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e22f4460_0, 0, 32;
T_2.38 ;
    %load/vec4 v0x55c9e22f4460_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.39, 5;
    %load/vec4 v0x55c9e2317110_0;
    %load/vec4 v0x55c9e22f4460_0;
    %add;
    %load/vec4 v0x55c9e22fbec0_0;
    %cmp/e;
    %jmp/0xz  T_2.40, 4;
    %ix/getv/s 4, v0x55c9e2317110_0;
    %load/vec4a v0x55c9e237c1b0, 4;
    %load/vec4 v0x55c9e22f4460_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v0x55c9e22fbec0_0;
    %load/vec4a v0x55c9e237e430, 4;
    %parti/s 112, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55c9e22fbec0_0;
    %store/vec4a v0x55c9e237e430, 4, 0;
    %ix/getv/s 4, v0x55c9e2317110_0;
    %load/vec4a v0x55c9e237c250, 4;
    %load/vec4 v0x55c9e22f4460_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v0x55c9e22fbec0_0;
    %load/vec4a v0x55c9e237e4f0, 4;
    %parti/s 112, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55c9e22fbec0_0;
    %store/vec4a v0x55c9e237e4f0, 4, 0;
    %ix/getv/s 4, v0x55c9e2317110_0;
    %load/vec4a v0x55c9e237c310, 4;
    %load/vec4 v0x55c9e22f4460_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v0x55c9e22fbec0_0;
    %load/vec4a v0x55c9e237e5b0, 4;
    %parti/s 112, 16, 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x55c9e22fbec0_0;
    %store/vec4a v0x55c9e237e5b0, 4, 0;
T_2.40 ;
    %load/vec4 v0x55c9e22f4460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e22f4460_0, 0, 32;
    %jmp T_2.38;
T_2.39 ;
    %load/vec4 v0x55c9e2317110_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2317110_0, 0, 32;
    %jmp T_2.36;
T_2.37 ;
    %load/vec4 v0x55c9e22fbec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e22fbec0_0, 0, 32;
    %jmp T_2.34;
T_2.35 ;
    %vpi_call 2 440 "$write", "Here shows the trans_golden1!!!\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e22fbec0_0, 0, 32;
T_2.42 ;
    %load/vec4 v0x55c9e22fbec0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_2.43, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55c9e2317110_0, 0, 32;
T_2.44 ;
    %load/vec4 v0x55c9e2317110_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.45, 5;
    %ix/getv/s 4, v0x55c9e22fbec0_0;
    %load/vec4a v0x55c9e237e430, 4;
    %load/vec4 v0x55c9e2317110_0;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 2 443 "$write", "%d ", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x55c9e2317110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55c9e2317110_0, 0, 32;
    %jmp T_2.44;
T_2.45 ;
    %vpi_call 2 445 "$write", "\012\012" {0 0 0};
    %load/vec4 v0x55c9e22fbec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e22fbec0_0, 0, 32;
    %jmp T_2.42;
T_2.43 ;
    %end;
S_0x55c9e23657a0 .scope module, "my_tpu_top" "tpu_top" 2 86, 3 1 0, S_0x55c9e22d8d40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "tpu_start";
    .port_info 3 /INPUT 32 "sram_rdata_w0";
    .port_info 4 /INPUT 32 "sram_rdata_w1";
    .port_info 5 /INPUT 32 "sram_rdata_d0";
    .port_info 6 /INPUT 32 "sram_rdata_d1";
    .port_info 7 /OUTPUT 10 "sram_raddr_w0";
    .port_info 8 /OUTPUT 10 "sram_raddr_w1";
    .port_info 9 /OUTPUT 10 "sram_raddr_d0";
    .port_info 10 /OUTPUT 10 "sram_raddr_d1";
    .port_info 11 /OUTPUT 1 "sram_write_enable_a0";
    .port_info 12 /OUTPUT 128 "sram_wdata_a";
    .port_info 13 /OUTPUT 6 "sram_waddr_a";
    .port_info 14 /OUTPUT 1 "sram_write_enable_b0";
    .port_info 15 /OUTPUT 128 "sram_wdata_b";
    .port_info 16 /OUTPUT 6 "sram_waddr_b";
    .port_info 17 /OUTPUT 1 "sram_write_enable_c0";
    .port_info 18 /OUTPUT 128 "sram_wdata_c";
    .port_info 19 /OUTPUT 6 "sram_waddr_c";
    .port_info 20 /OUTPUT 1 "tpu_done";
P_0x55c9e2365980 .param/l "ARRAY_SIZE" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x55c9e23659c0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x55c9e2365a00 .param/l "ORI_WIDTH" 1 3 41, +C4<0000000000000000000000000000010101>;
P_0x55c9e2365a40 .param/l "OUTPUT_DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x55c9e2365a80 .param/l "SRAM_DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
v0x55c9e2370a60_0 .net "addr_serial_num", 6 0, v0x55c9e236dea0_0;  1 drivers
v0x55c9e2370b90_0 .net "alu_start", 0 0, v0x55c9e236e070_0;  1 drivers
v0x55c9e2370ca0_0 .net "clk", 0 0, v0x55c9e237c010_0;  1 drivers
v0x55c9e2370d40_0 .net "cycle_num", 8 0, v0x55c9e236e260_0;  1 drivers
v0x55c9e2370de0_0 .net "data_set", 1 0, v0x55c9e236e3f0_0;  1 drivers
v0x55c9e2370f20_0 .var/i "i", 31 0;
v0x55c9e2371000_0 .net "matrix_index", 5 0, v0x55c9e236e5b0_0;  1 drivers
v0x55c9e23710c0_0 .net/s "ori_data", 167 0, v0x55c9e236c470_0;  1 drivers
v0x55c9e23711d0_0 .net/s "quantized_data", 127 0, v0x55c9e2369680_0;  1 drivers
v0x55c9e2371290_0 .net "sram_raddr_d0", 9 0, v0x55c9e23686b0_0;  alias, 1 drivers
v0x55c9e2371350_0 .net "sram_raddr_d1", 9 0, v0x55c9e2368870_0;  alias, 1 drivers
v0x55c9e23713f0_0 .net "sram_raddr_w0", 9 0, v0x55c9e2368a30_0;  alias, 1 drivers
v0x55c9e2371490_0 .net "sram_raddr_w1", 9 0, v0x55c9e2368bf0_0;  alias, 1 drivers
v0x55c9e2371530_0 .net "sram_rdata_d0", 31 0, v0x55c9e23767f0_0;  alias, 1 drivers
v0x55c9e23715d0_0 .net "sram_rdata_d1", 31 0, v0x55c9e2378030_0;  alias, 1 drivers
v0x55c9e2371670_0 .net "sram_rdata_w0", 31 0, v0x55c9e2373950_0;  alias, 1 drivers
v0x55c9e2371710_0 .net "sram_rdata_w1", 31 0, v0x55c9e2375080_0;  alias, 1 drivers
v0x55c9e23718f0_0 .net "sram_waddr_a", 5 0, v0x55c9e236f770_0;  alias, 1 drivers
v0x55c9e23719c0_0 .net "sram_waddr_b", 5 0, v0x55c9e236f910_0;  alias, 1 drivers
v0x55c9e2371a90_0 .net "sram_waddr_c", 5 0, v0x55c9e236fad0_0;  alias, 1 drivers
v0x55c9e2371b60_0 .net "sram_wdata_a", 127 0, v0x55c9e236fc90_0;  alias, 1 drivers
v0x55c9e2371c30_0 .net "sram_wdata_b", 127 0, v0x55c9e236fe50_0;  alias, 1 drivers
v0x55c9e2371d00_0 .net "sram_wdata_c", 127 0, v0x55c9e2370010_0;  alias, 1 drivers
v0x55c9e2371dd0_0 .net "sram_write_enable", 0 0, v0x55c9e236e730_0;  1 drivers
v0x55c9e2371ec0_0 .net "sram_write_enable_a0", 0 0, v0x55c9e2370380_0;  alias, 1 drivers
v0x55c9e2371f60_0 .net "sram_write_enable_b0", 0 0, v0x55c9e23704e0_0;  alias, 1 drivers
v0x55c9e2372030_0 .net "sram_write_enable_c0", 0 0, v0x55c9e2370660_0;  alias, 1 drivers
v0x55c9e2372100_0 .net "srstn", 0 0, v0x55c9e237df80_0;  1 drivers
v0x55c9e23721a0_0 .net "tpu_done", 0 0, v0x55c9e236ea60_0;  alias, 1 drivers
v0x55c9e2372270_0 .net "tpu_start", 0 0, v0x55c9e237e340_0;  1 drivers
S_0x55c9e2365e90 .scope module, "addr_sel" "addr_sel" 3 65, 4 4 0, S_0x55c9e23657a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "addr_serial_num";
    .port_info 2 /OUTPUT 10 "sram_raddr_w0";
    .port_info 3 /OUTPUT 10 "sram_raddr_w1";
    .port_info 4 /OUTPUT 10 "sram_raddr_d0";
    .port_info 5 /OUTPUT 10 "sram_raddr_d1";
L_0x55c9e23282d0 .functor AND 1, L_0x55c9e238ed60, L_0x55c9e238efd0, C4<1>, C4<1>;
L_0x55c9e238f6b0 .functor AND 1, L_0x55c9e238fe40, L_0x55c9e2390110, C4<1>, C4<1>;
v0x55c9e23660d0_0 .net *"_ivl_0", 31 0, L_0x55c9e237e670;  1 drivers
v0x55c9e23661d0_0 .net *"_ivl_10", 9 0, L_0x55c9e238e8d0;  1 drivers
L_0x7f66ba4580f0 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x55c9e23662b0_0 .net/2u *"_ivl_12", 9 0, L_0x7f66ba4580f0;  1 drivers
v0x55c9e23663a0_0 .net *"_ivl_16", 31 0, L_0x55c9e238ec20;  1 drivers
L_0x7f66ba458138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9e2366480_0 .net *"_ivl_19", 24 0, L_0x7f66ba458138;  1 drivers
L_0x7f66ba458180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c9e23665b0_0 .net/2u *"_ivl_20", 31 0, L_0x7f66ba458180;  1 drivers
v0x55c9e2366690_0 .net *"_ivl_22", 0 0, L_0x55c9e238ed60;  1 drivers
v0x55c9e2366750_0 .net *"_ivl_24", 31 0, L_0x55c9e238eee0;  1 drivers
L_0x7f66ba4581c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9e2366830_0 .net *"_ivl_27", 24 0, L_0x7f66ba4581c8;  1 drivers
L_0x7f66ba458210 .functor BUFT 1, C4<00000000000000000000000001100110>, C4<0>, C4<0>, C4<0>;
v0x55c9e2366910_0 .net/2u *"_ivl_28", 31 0, L_0x7f66ba458210;  1 drivers
L_0x7f66ba458018 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9e23669f0_0 .net *"_ivl_3", 24 0, L_0x7f66ba458018;  1 drivers
v0x55c9e2366ad0_0 .net *"_ivl_30", 0 0, L_0x55c9e238efd0;  1 drivers
v0x55c9e2366b90_0 .net *"_ivl_33", 0 0, L_0x55c9e23282d0;  1 drivers
L_0x7f66ba458258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55c9e2366c50_0 .net/2u *"_ivl_34", 2 0, L_0x7f66ba458258;  1 drivers
L_0x7f66ba4582a0 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0x55c9e2366d30_0 .net/2u *"_ivl_36", 6 0, L_0x7f66ba4582a0;  1 drivers
v0x55c9e2366e10_0 .net *"_ivl_38", 6 0, L_0x55c9e238f290;  1 drivers
L_0x7f66ba458060 .functor BUFT 1, C4<00000000000000000000000001100010>, C4<0>, C4<0>, C4<0>;
v0x55c9e2366ef0_0 .net/2u *"_ivl_4", 31 0, L_0x7f66ba458060;  1 drivers
v0x55c9e2366fd0_0 .net *"_ivl_40", 9 0, L_0x55c9e238f330;  1 drivers
L_0x7f66ba4582e8 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x55c9e23670b0_0 .net/2u *"_ivl_42", 9 0, L_0x7f66ba4582e8;  1 drivers
v0x55c9e2367190_0 .net *"_ivl_46", 31 0, L_0x55c9e238f610;  1 drivers
L_0x7f66ba458330 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9e2367270_0 .net *"_ivl_49", 24 0, L_0x7f66ba458330;  1 drivers
L_0x7f66ba458378 .functor BUFT 1, C4<00000000000000000000000001100010>, C4<0>, C4<0>, C4<0>;
v0x55c9e2367350_0 .net/2u *"_ivl_50", 31 0, L_0x7f66ba458378;  1 drivers
v0x55c9e2367430_0 .net *"_ivl_52", 0 0, L_0x55c9e238f770;  1 drivers
L_0x7f66ba4583c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55c9e23674f0_0 .net/2u *"_ivl_54", 2 0, L_0x7f66ba4583c0;  1 drivers
v0x55c9e23675d0_0 .net *"_ivl_56", 9 0, L_0x55c9e238f8b0;  1 drivers
L_0x7f66ba458408 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x55c9e23676b0_0 .net/2u *"_ivl_58", 9 0, L_0x7f66ba458408;  1 drivers
v0x55c9e2367790_0 .net *"_ivl_6", 0 0, L_0x55c9e238e790;  1 drivers
v0x55c9e2367850_0 .net *"_ivl_62", 31 0, L_0x55c9e238fbb0;  1 drivers
L_0x7f66ba458450 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9e2367930_0 .net *"_ivl_65", 24 0, L_0x7f66ba458450;  1 drivers
L_0x7f66ba458498 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c9e2367a10_0 .net/2u *"_ivl_66", 31 0, L_0x7f66ba458498;  1 drivers
v0x55c9e2367af0_0 .net *"_ivl_68", 0 0, L_0x55c9e238fe40;  1 drivers
v0x55c9e2367bb0_0 .net *"_ivl_70", 31 0, L_0x55c9e238ff80;  1 drivers
L_0x7f66ba4584e0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c9e2367c90_0 .net *"_ivl_73", 24 0, L_0x7f66ba4584e0;  1 drivers
L_0x7f66ba458528 .functor BUFT 1, C4<00000000000000000000000001100110>, C4<0>, C4<0>, C4<0>;
v0x55c9e2367d70_0 .net/2u *"_ivl_74", 31 0, L_0x7f66ba458528;  1 drivers
v0x55c9e2367e50_0 .net *"_ivl_76", 0 0, L_0x55c9e2390110;  1 drivers
v0x55c9e2367f10_0 .net *"_ivl_79", 0 0, L_0x55c9e238f6b0;  1 drivers
L_0x7f66ba4580a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55c9e2367fd0_0 .net/2u *"_ivl_8", 2 0, L_0x7f66ba4580a8;  1 drivers
L_0x7f66ba458570 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55c9e23680b0_0 .net/2u *"_ivl_80", 2 0, L_0x7f66ba458570;  1 drivers
L_0x7f66ba4585b8 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0x55c9e2368190_0 .net/2u *"_ivl_82", 6 0, L_0x7f66ba4585b8;  1 drivers
v0x55c9e2368270_0 .net *"_ivl_84", 6 0, L_0x55c9e2390320;  1 drivers
v0x55c9e2368350_0 .net *"_ivl_86", 9 0, L_0x55c9e2390020;  1 drivers
L_0x7f66ba458600 .functor BUFT 1, C4<0001111111>, C4<0>, C4<0>, C4<0>;
v0x55c9e2368430_0 .net/2u *"_ivl_88", 9 0, L_0x7f66ba458600;  1 drivers
v0x55c9e2368510_0 .net "addr_serial_num", 6 0, v0x55c9e236dea0_0;  alias, 1 drivers
v0x55c9e23685f0_0 .net "clk", 0 0, v0x55c9e237c010_0;  alias, 1 drivers
v0x55c9e23686b0_0 .var "sram_raddr_d0", 9 0;
v0x55c9e2368790_0 .net "sram_raddr_d0_nx", 9 0, L_0x55c9e238fa20;  1 drivers
v0x55c9e2368870_0 .var "sram_raddr_d1", 9 0;
v0x55c9e2368950_0 .net "sram_raddr_d1_nx", 9 0, L_0x55c9e2390560;  1 drivers
v0x55c9e2368a30_0 .var "sram_raddr_w0", 9 0;
v0x55c9e2368b10_0 .net "sram_raddr_w0_nx", 9 0, L_0x55c9e238ea30;  1 drivers
v0x55c9e2368bf0_0 .var "sram_raddr_w1", 9 0;
v0x55c9e2368cd0_0 .net "sram_raddr_w1_nx", 9 0, L_0x55c9e238f4d0;  1 drivers
E_0x55c9e21ca9f0 .event posedge, v0x55c9e23685f0_0;
L_0x55c9e237e670 .concat [ 7 25 0 0], v0x55c9e236dea0_0, L_0x7f66ba458018;
L_0x55c9e238e790 .cmp/ge 32, L_0x7f66ba458060, L_0x55c9e237e670;
L_0x55c9e238e8d0 .concat [ 7 3 0 0], v0x55c9e236dea0_0, L_0x7f66ba4580a8;
L_0x55c9e238ea30 .functor MUXZ 10, L_0x7f66ba4580f0, L_0x55c9e238e8d0, L_0x55c9e238e790, C4<>;
L_0x55c9e238ec20 .concat [ 7 25 0 0], v0x55c9e236dea0_0, L_0x7f66ba458138;
L_0x55c9e238ed60 .cmp/ge 32, L_0x55c9e238ec20, L_0x7f66ba458180;
L_0x55c9e238eee0 .concat [ 7 25 0 0], v0x55c9e236dea0_0, L_0x7f66ba4581c8;
L_0x55c9e238efd0 .cmp/ge 32, L_0x7f66ba458210, L_0x55c9e238eee0;
L_0x55c9e238f290 .arith/sub 7, v0x55c9e236dea0_0, L_0x7f66ba4582a0;
L_0x55c9e238f330 .concat [ 7 3 0 0], L_0x55c9e238f290, L_0x7f66ba458258;
L_0x55c9e238f4d0 .functor MUXZ 10, L_0x7f66ba4582e8, L_0x55c9e238f330, L_0x55c9e23282d0, C4<>;
L_0x55c9e238f610 .concat [ 7 25 0 0], v0x55c9e236dea0_0, L_0x7f66ba458330;
L_0x55c9e238f770 .cmp/ge 32, L_0x7f66ba458378, L_0x55c9e238f610;
L_0x55c9e238f8b0 .concat [ 7 3 0 0], v0x55c9e236dea0_0, L_0x7f66ba4583c0;
L_0x55c9e238fa20 .functor MUXZ 10, L_0x7f66ba458408, L_0x55c9e238f8b0, L_0x55c9e238f770, C4<>;
L_0x55c9e238fbb0 .concat [ 7 25 0 0], v0x55c9e236dea0_0, L_0x7f66ba458450;
L_0x55c9e238fe40 .cmp/ge 32, L_0x55c9e238fbb0, L_0x7f66ba458498;
L_0x55c9e238ff80 .concat [ 7 25 0 0], v0x55c9e236dea0_0, L_0x7f66ba4584e0;
L_0x55c9e2390110 .cmp/ge 32, L_0x7f66ba458528, L_0x55c9e238ff80;
L_0x55c9e2390320 .arith/sub 7, v0x55c9e236dea0_0, L_0x7f66ba4585b8;
L_0x55c9e2390020 .concat [ 7 3 0 0], L_0x55c9e2390320, L_0x7f66ba458570;
L_0x55c9e2390560 .functor MUXZ 10, L_0x7f66ba458600, L_0x55c9e2390020, L_0x55c9e238f6b0, C4<>;
S_0x55c9e2368e70 .scope module, "quantize" "quantize" 3 85, 5 3 0, S_0x55c9e23657a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 168 "ori_data";
    .port_info 1 /OUTPUT 128 "quantized_data";
P_0x55c9e21a8c40 .param/l "ARRAY_SIZE" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x55c9e21a8c80 .param/l "DATA_WIDTH" 0 5 6, +C4<00000000000000000000000000001000>;
P_0x55c9e21a8cc0 .param/l "ORI_WIDTH" 1 5 15, +C4<0000000000000000000000000000010101>;
P_0x55c9e21a8d00 .param/l "OUTPUT_DATA_WIDTH" 0 5 7, +C4<00000000000000000000000000010000>;
P_0x55c9e21a8d40 .param/l "SRAM_DATA_WIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
P_0x55c9e21a8d80 .param/l "max_val" 1 5 14, +C4<00000000000000000111111111111111>;
P_0x55c9e21a8dc0 .param/l "min_val" 1 5 14, +C4<11111111111111111000000000000000>;
v0x55c9e23693b0_0 .var/i "i", 31 0;
v0x55c9e23694b0_0 .net/s "ori_data", 167 0, v0x55c9e236c470_0;  alias, 1 drivers
v0x55c9e2369590_0 .var/s "ori_shifted_data", 20 0;
v0x55c9e2369680_0 .var/s "quantized_data", 127 0;
E_0x55c9e234ecc0 .event edge, v0x55c9e23694b0_0, v0x55c9e2369590_0;
S_0x55c9e23697c0 .scope module, "systolic" "systolic" 3 99, 6 4 0, S_0x55c9e23657a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "alu_start";
    .port_info 3 /INPUT 9 "cycle_num";
    .port_info 4 /INPUT 32 "sram_rdata_w0";
    .port_info 5 /INPUT 32 "sram_rdata_w1";
    .port_info 6 /INPUT 32 "sram_rdata_d0";
    .port_info 7 /INPUT 32 "sram_rdata_d1";
    .port_info 8 /INPUT 6 "matrix_index";
    .port_info 9 /OUTPUT 168 "mul_outcome";
P_0x55c9e23699d0 .param/l "ARRAY_SIZE" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x55c9e2369a10 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000001000>;
P_0x55c9e2369a50 .param/l "FIRST_OUT" 1 6 26, +C4<000000000000000000000000000001001>;
P_0x55c9e2369a90 .param/l "OUTCOME_WIDTH" 1 6 28, +C4<0000000000000000000000000000010101>;
P_0x55c9e2369ad0 .param/l "PARALLEL_START" 1 6 27, +C4<0000000000000000000000000000010001>;
P_0x55c9e2369b10 .param/l "SRAM_DATA_WIDTH" 0 6 6, +C4<00000000000000000000000000100000>;
v0x55c9e236a7e0_0 .net "alu_start", 0 0, v0x55c9e236e070_0;  alias, 1 drivers
v0x55c9e236a8a0_0 .net "clk", 0 0, v0x55c9e237c010_0;  alias, 1 drivers
v0x55c9e236a990_0 .net "cycle_num", 8 0, v0x55c9e236e260_0;  alias, 1 drivers
v0x55c9e236aa60 .array/s "data_queue", 63 0, 7 0;
v0x55c9e236b510_0 .var/i "i", 31 0;
v0x55c9e236b640_0 .var/i "j", 31 0;
v0x55c9e236b720_0 .var "lower_bound", 5 0;
v0x55c9e236b800_0 .net "matrix_index", 5 0, v0x55c9e236e5b0_0;  alias, 1 drivers
v0x55c9e236b8e0 .array/s "matrix_mul_2D", 63 0, 20 0;
v0x55c9e236c3b0 .array/s "matrix_mul_2D_nx", 63 0, 20 0;
v0x55c9e236c470_0 .var/s "mul_outcome", 167 0;
v0x55c9e236c530_0 .var/s "mul_result", 15 0;
v0x55c9e236c5f0_0 .net "sram_rdata_d0", 31 0, v0x55c9e23767f0_0;  alias, 1 drivers
v0x55c9e236c6d0_0 .net "sram_rdata_d1", 31 0, v0x55c9e2378030_0;  alias, 1 drivers
v0x55c9e236c7b0_0 .net "sram_rdata_w0", 31 0, v0x55c9e2373950_0;  alias, 1 drivers
v0x55c9e236c890_0 .net "sram_rdata_w1", 31 0, v0x55c9e2375080_0;  alias, 1 drivers
v0x55c9e236c970_0 .net "srstn", 0 0, v0x55c9e237df80_0;  alias, 1 drivers
v0x55c9e236ca30_0 .var "upper_bound", 5 0;
v0x55c9e236cb10 .array/s "weight_queue", 63 0, 7 0;
v0x55c9e236b8e0_0 .array/port v0x55c9e236b8e0, 0;
v0x55c9e236b8e0_1 .array/port v0x55c9e236b8e0, 1;
E_0x55c9e234ae20/0 .event edge, v0x55c9e236b800_0, v0x55c9e236ca30_0, v0x55c9e236b8e0_0, v0x55c9e236b8e0_1;
v0x55c9e236b8e0_2 .array/port v0x55c9e236b8e0, 2;
v0x55c9e236b8e0_3 .array/port v0x55c9e236b8e0, 3;
v0x55c9e236b8e0_4 .array/port v0x55c9e236b8e0, 4;
v0x55c9e236b8e0_5 .array/port v0x55c9e236b8e0, 5;
E_0x55c9e234ae20/1 .event edge, v0x55c9e236b8e0_2, v0x55c9e236b8e0_3, v0x55c9e236b8e0_4, v0x55c9e236b8e0_5;
v0x55c9e236b8e0_6 .array/port v0x55c9e236b8e0, 6;
v0x55c9e236b8e0_7 .array/port v0x55c9e236b8e0, 7;
v0x55c9e236b8e0_8 .array/port v0x55c9e236b8e0, 8;
v0x55c9e236b8e0_9 .array/port v0x55c9e236b8e0, 9;
E_0x55c9e234ae20/2 .event edge, v0x55c9e236b8e0_6, v0x55c9e236b8e0_7, v0x55c9e236b8e0_8, v0x55c9e236b8e0_9;
v0x55c9e236b8e0_10 .array/port v0x55c9e236b8e0, 10;
v0x55c9e236b8e0_11 .array/port v0x55c9e236b8e0, 11;
v0x55c9e236b8e0_12 .array/port v0x55c9e236b8e0, 12;
v0x55c9e236b8e0_13 .array/port v0x55c9e236b8e0, 13;
E_0x55c9e234ae20/3 .event edge, v0x55c9e236b8e0_10, v0x55c9e236b8e0_11, v0x55c9e236b8e0_12, v0x55c9e236b8e0_13;
v0x55c9e236b8e0_14 .array/port v0x55c9e236b8e0, 14;
v0x55c9e236b8e0_15 .array/port v0x55c9e236b8e0, 15;
v0x55c9e236b8e0_16 .array/port v0x55c9e236b8e0, 16;
v0x55c9e236b8e0_17 .array/port v0x55c9e236b8e0, 17;
E_0x55c9e234ae20/4 .event edge, v0x55c9e236b8e0_14, v0x55c9e236b8e0_15, v0x55c9e236b8e0_16, v0x55c9e236b8e0_17;
v0x55c9e236b8e0_18 .array/port v0x55c9e236b8e0, 18;
v0x55c9e236b8e0_19 .array/port v0x55c9e236b8e0, 19;
v0x55c9e236b8e0_20 .array/port v0x55c9e236b8e0, 20;
v0x55c9e236b8e0_21 .array/port v0x55c9e236b8e0, 21;
E_0x55c9e234ae20/5 .event edge, v0x55c9e236b8e0_18, v0x55c9e236b8e0_19, v0x55c9e236b8e0_20, v0x55c9e236b8e0_21;
v0x55c9e236b8e0_22 .array/port v0x55c9e236b8e0, 22;
v0x55c9e236b8e0_23 .array/port v0x55c9e236b8e0, 23;
v0x55c9e236b8e0_24 .array/port v0x55c9e236b8e0, 24;
v0x55c9e236b8e0_25 .array/port v0x55c9e236b8e0, 25;
E_0x55c9e234ae20/6 .event edge, v0x55c9e236b8e0_22, v0x55c9e236b8e0_23, v0x55c9e236b8e0_24, v0x55c9e236b8e0_25;
v0x55c9e236b8e0_26 .array/port v0x55c9e236b8e0, 26;
v0x55c9e236b8e0_27 .array/port v0x55c9e236b8e0, 27;
v0x55c9e236b8e0_28 .array/port v0x55c9e236b8e0, 28;
v0x55c9e236b8e0_29 .array/port v0x55c9e236b8e0, 29;
E_0x55c9e234ae20/7 .event edge, v0x55c9e236b8e0_26, v0x55c9e236b8e0_27, v0x55c9e236b8e0_28, v0x55c9e236b8e0_29;
v0x55c9e236b8e0_30 .array/port v0x55c9e236b8e0, 30;
v0x55c9e236b8e0_31 .array/port v0x55c9e236b8e0, 31;
v0x55c9e236b8e0_32 .array/port v0x55c9e236b8e0, 32;
v0x55c9e236b8e0_33 .array/port v0x55c9e236b8e0, 33;
E_0x55c9e234ae20/8 .event edge, v0x55c9e236b8e0_30, v0x55c9e236b8e0_31, v0x55c9e236b8e0_32, v0x55c9e236b8e0_33;
v0x55c9e236b8e0_34 .array/port v0x55c9e236b8e0, 34;
v0x55c9e236b8e0_35 .array/port v0x55c9e236b8e0, 35;
v0x55c9e236b8e0_36 .array/port v0x55c9e236b8e0, 36;
v0x55c9e236b8e0_37 .array/port v0x55c9e236b8e0, 37;
E_0x55c9e234ae20/9 .event edge, v0x55c9e236b8e0_34, v0x55c9e236b8e0_35, v0x55c9e236b8e0_36, v0x55c9e236b8e0_37;
v0x55c9e236b8e0_38 .array/port v0x55c9e236b8e0, 38;
v0x55c9e236b8e0_39 .array/port v0x55c9e236b8e0, 39;
v0x55c9e236b8e0_40 .array/port v0x55c9e236b8e0, 40;
v0x55c9e236b8e0_41 .array/port v0x55c9e236b8e0, 41;
E_0x55c9e234ae20/10 .event edge, v0x55c9e236b8e0_38, v0x55c9e236b8e0_39, v0x55c9e236b8e0_40, v0x55c9e236b8e0_41;
v0x55c9e236b8e0_42 .array/port v0x55c9e236b8e0, 42;
v0x55c9e236b8e0_43 .array/port v0x55c9e236b8e0, 43;
v0x55c9e236b8e0_44 .array/port v0x55c9e236b8e0, 44;
v0x55c9e236b8e0_45 .array/port v0x55c9e236b8e0, 45;
E_0x55c9e234ae20/11 .event edge, v0x55c9e236b8e0_42, v0x55c9e236b8e0_43, v0x55c9e236b8e0_44, v0x55c9e236b8e0_45;
v0x55c9e236b8e0_46 .array/port v0x55c9e236b8e0, 46;
v0x55c9e236b8e0_47 .array/port v0x55c9e236b8e0, 47;
v0x55c9e236b8e0_48 .array/port v0x55c9e236b8e0, 48;
v0x55c9e236b8e0_49 .array/port v0x55c9e236b8e0, 49;
E_0x55c9e234ae20/12 .event edge, v0x55c9e236b8e0_46, v0x55c9e236b8e0_47, v0x55c9e236b8e0_48, v0x55c9e236b8e0_49;
v0x55c9e236b8e0_50 .array/port v0x55c9e236b8e0, 50;
v0x55c9e236b8e0_51 .array/port v0x55c9e236b8e0, 51;
v0x55c9e236b8e0_52 .array/port v0x55c9e236b8e0, 52;
v0x55c9e236b8e0_53 .array/port v0x55c9e236b8e0, 53;
E_0x55c9e234ae20/13 .event edge, v0x55c9e236b8e0_50, v0x55c9e236b8e0_51, v0x55c9e236b8e0_52, v0x55c9e236b8e0_53;
v0x55c9e236b8e0_54 .array/port v0x55c9e236b8e0, 54;
v0x55c9e236b8e0_55 .array/port v0x55c9e236b8e0, 55;
v0x55c9e236b8e0_56 .array/port v0x55c9e236b8e0, 56;
v0x55c9e236b8e0_57 .array/port v0x55c9e236b8e0, 57;
E_0x55c9e234ae20/14 .event edge, v0x55c9e236b8e0_54, v0x55c9e236b8e0_55, v0x55c9e236b8e0_56, v0x55c9e236b8e0_57;
v0x55c9e236b8e0_58 .array/port v0x55c9e236b8e0, 58;
v0x55c9e236b8e0_59 .array/port v0x55c9e236b8e0, 59;
v0x55c9e236b8e0_60 .array/port v0x55c9e236b8e0, 60;
v0x55c9e236b8e0_61 .array/port v0x55c9e236b8e0, 61;
E_0x55c9e234ae20/15 .event edge, v0x55c9e236b8e0_58, v0x55c9e236b8e0_59, v0x55c9e236b8e0_60, v0x55c9e236b8e0_61;
v0x55c9e236b8e0_62 .array/port v0x55c9e236b8e0, 62;
v0x55c9e236b8e0_63 .array/port v0x55c9e236b8e0, 63;
E_0x55c9e234ae20/16 .event edge, v0x55c9e236b8e0_62, v0x55c9e236b8e0_63, v0x55c9e236b720_0;
E_0x55c9e234ae20 .event/or E_0x55c9e234ae20/0, E_0x55c9e234ae20/1, E_0x55c9e234ae20/2, E_0x55c9e234ae20/3, E_0x55c9e234ae20/4, E_0x55c9e234ae20/5, E_0x55c9e234ae20/6, E_0x55c9e234ae20/7, E_0x55c9e234ae20/8, E_0x55c9e234ae20/9, E_0x55c9e234ae20/10, E_0x55c9e234ae20/11, E_0x55c9e234ae20/12, E_0x55c9e234ae20/13, E_0x55c9e234ae20/14, E_0x55c9e234ae20/15, E_0x55c9e234ae20/16;
v0x55c9e236cb10_0 .array/port v0x55c9e236cb10, 0;
v0x55c9e236cb10_1 .array/port v0x55c9e236cb10, 1;
E_0x55c9e236a180/0 .event edge, v0x55c9e236a7e0_0, v0x55c9e236a990_0, v0x55c9e236cb10_0, v0x55c9e236cb10_1;
v0x55c9e236cb10_2 .array/port v0x55c9e236cb10, 2;
v0x55c9e236cb10_3 .array/port v0x55c9e236cb10, 3;
v0x55c9e236cb10_4 .array/port v0x55c9e236cb10, 4;
v0x55c9e236cb10_5 .array/port v0x55c9e236cb10, 5;
E_0x55c9e236a180/1 .event edge, v0x55c9e236cb10_2, v0x55c9e236cb10_3, v0x55c9e236cb10_4, v0x55c9e236cb10_5;
v0x55c9e236cb10_6 .array/port v0x55c9e236cb10, 6;
v0x55c9e236cb10_7 .array/port v0x55c9e236cb10, 7;
v0x55c9e236cb10_8 .array/port v0x55c9e236cb10, 8;
v0x55c9e236cb10_9 .array/port v0x55c9e236cb10, 9;
E_0x55c9e236a180/2 .event edge, v0x55c9e236cb10_6, v0x55c9e236cb10_7, v0x55c9e236cb10_8, v0x55c9e236cb10_9;
v0x55c9e236cb10_10 .array/port v0x55c9e236cb10, 10;
v0x55c9e236cb10_11 .array/port v0x55c9e236cb10, 11;
v0x55c9e236cb10_12 .array/port v0x55c9e236cb10, 12;
v0x55c9e236cb10_13 .array/port v0x55c9e236cb10, 13;
E_0x55c9e236a180/3 .event edge, v0x55c9e236cb10_10, v0x55c9e236cb10_11, v0x55c9e236cb10_12, v0x55c9e236cb10_13;
v0x55c9e236cb10_14 .array/port v0x55c9e236cb10, 14;
v0x55c9e236cb10_15 .array/port v0x55c9e236cb10, 15;
v0x55c9e236cb10_16 .array/port v0x55c9e236cb10, 16;
v0x55c9e236cb10_17 .array/port v0x55c9e236cb10, 17;
E_0x55c9e236a180/4 .event edge, v0x55c9e236cb10_14, v0x55c9e236cb10_15, v0x55c9e236cb10_16, v0x55c9e236cb10_17;
v0x55c9e236cb10_18 .array/port v0x55c9e236cb10, 18;
v0x55c9e236cb10_19 .array/port v0x55c9e236cb10, 19;
v0x55c9e236cb10_20 .array/port v0x55c9e236cb10, 20;
v0x55c9e236cb10_21 .array/port v0x55c9e236cb10, 21;
E_0x55c9e236a180/5 .event edge, v0x55c9e236cb10_18, v0x55c9e236cb10_19, v0x55c9e236cb10_20, v0x55c9e236cb10_21;
v0x55c9e236cb10_22 .array/port v0x55c9e236cb10, 22;
v0x55c9e236cb10_23 .array/port v0x55c9e236cb10, 23;
v0x55c9e236cb10_24 .array/port v0x55c9e236cb10, 24;
v0x55c9e236cb10_25 .array/port v0x55c9e236cb10, 25;
E_0x55c9e236a180/6 .event edge, v0x55c9e236cb10_22, v0x55c9e236cb10_23, v0x55c9e236cb10_24, v0x55c9e236cb10_25;
v0x55c9e236cb10_26 .array/port v0x55c9e236cb10, 26;
v0x55c9e236cb10_27 .array/port v0x55c9e236cb10, 27;
v0x55c9e236cb10_28 .array/port v0x55c9e236cb10, 28;
v0x55c9e236cb10_29 .array/port v0x55c9e236cb10, 29;
E_0x55c9e236a180/7 .event edge, v0x55c9e236cb10_26, v0x55c9e236cb10_27, v0x55c9e236cb10_28, v0x55c9e236cb10_29;
v0x55c9e236cb10_30 .array/port v0x55c9e236cb10, 30;
v0x55c9e236cb10_31 .array/port v0x55c9e236cb10, 31;
v0x55c9e236cb10_32 .array/port v0x55c9e236cb10, 32;
v0x55c9e236cb10_33 .array/port v0x55c9e236cb10, 33;
E_0x55c9e236a180/8 .event edge, v0x55c9e236cb10_30, v0x55c9e236cb10_31, v0x55c9e236cb10_32, v0x55c9e236cb10_33;
v0x55c9e236cb10_34 .array/port v0x55c9e236cb10, 34;
v0x55c9e236cb10_35 .array/port v0x55c9e236cb10, 35;
v0x55c9e236cb10_36 .array/port v0x55c9e236cb10, 36;
v0x55c9e236cb10_37 .array/port v0x55c9e236cb10, 37;
E_0x55c9e236a180/9 .event edge, v0x55c9e236cb10_34, v0x55c9e236cb10_35, v0x55c9e236cb10_36, v0x55c9e236cb10_37;
v0x55c9e236cb10_38 .array/port v0x55c9e236cb10, 38;
v0x55c9e236cb10_39 .array/port v0x55c9e236cb10, 39;
v0x55c9e236cb10_40 .array/port v0x55c9e236cb10, 40;
v0x55c9e236cb10_41 .array/port v0x55c9e236cb10, 41;
E_0x55c9e236a180/10 .event edge, v0x55c9e236cb10_38, v0x55c9e236cb10_39, v0x55c9e236cb10_40, v0x55c9e236cb10_41;
v0x55c9e236cb10_42 .array/port v0x55c9e236cb10, 42;
v0x55c9e236cb10_43 .array/port v0x55c9e236cb10, 43;
v0x55c9e236cb10_44 .array/port v0x55c9e236cb10, 44;
v0x55c9e236cb10_45 .array/port v0x55c9e236cb10, 45;
E_0x55c9e236a180/11 .event edge, v0x55c9e236cb10_42, v0x55c9e236cb10_43, v0x55c9e236cb10_44, v0x55c9e236cb10_45;
v0x55c9e236cb10_46 .array/port v0x55c9e236cb10, 46;
v0x55c9e236cb10_47 .array/port v0x55c9e236cb10, 47;
v0x55c9e236cb10_48 .array/port v0x55c9e236cb10, 48;
v0x55c9e236cb10_49 .array/port v0x55c9e236cb10, 49;
E_0x55c9e236a180/12 .event edge, v0x55c9e236cb10_46, v0x55c9e236cb10_47, v0x55c9e236cb10_48, v0x55c9e236cb10_49;
v0x55c9e236cb10_50 .array/port v0x55c9e236cb10, 50;
v0x55c9e236cb10_51 .array/port v0x55c9e236cb10, 51;
v0x55c9e236cb10_52 .array/port v0x55c9e236cb10, 52;
v0x55c9e236cb10_53 .array/port v0x55c9e236cb10, 53;
E_0x55c9e236a180/13 .event edge, v0x55c9e236cb10_50, v0x55c9e236cb10_51, v0x55c9e236cb10_52, v0x55c9e236cb10_53;
v0x55c9e236cb10_54 .array/port v0x55c9e236cb10, 54;
v0x55c9e236cb10_55 .array/port v0x55c9e236cb10, 55;
v0x55c9e236cb10_56 .array/port v0x55c9e236cb10, 56;
v0x55c9e236cb10_57 .array/port v0x55c9e236cb10, 57;
E_0x55c9e236a180/14 .event edge, v0x55c9e236cb10_54, v0x55c9e236cb10_55, v0x55c9e236cb10_56, v0x55c9e236cb10_57;
v0x55c9e236cb10_58 .array/port v0x55c9e236cb10, 58;
v0x55c9e236cb10_59 .array/port v0x55c9e236cb10, 59;
v0x55c9e236cb10_60 .array/port v0x55c9e236cb10, 60;
v0x55c9e236cb10_61 .array/port v0x55c9e236cb10, 61;
E_0x55c9e236a180/15 .event edge, v0x55c9e236cb10_58, v0x55c9e236cb10_59, v0x55c9e236cb10_60, v0x55c9e236cb10_61;
v0x55c9e236cb10_62 .array/port v0x55c9e236cb10, 62;
v0x55c9e236cb10_63 .array/port v0x55c9e236cb10, 63;
v0x55c9e236aa60_0 .array/port v0x55c9e236aa60, 0;
v0x55c9e236aa60_1 .array/port v0x55c9e236aa60, 1;
E_0x55c9e236a180/16 .event edge, v0x55c9e236cb10_62, v0x55c9e236cb10_63, v0x55c9e236aa60_0, v0x55c9e236aa60_1;
v0x55c9e236aa60_2 .array/port v0x55c9e236aa60, 2;
v0x55c9e236aa60_3 .array/port v0x55c9e236aa60, 3;
v0x55c9e236aa60_4 .array/port v0x55c9e236aa60, 4;
v0x55c9e236aa60_5 .array/port v0x55c9e236aa60, 5;
E_0x55c9e236a180/17 .event edge, v0x55c9e236aa60_2, v0x55c9e236aa60_3, v0x55c9e236aa60_4, v0x55c9e236aa60_5;
v0x55c9e236aa60_6 .array/port v0x55c9e236aa60, 6;
v0x55c9e236aa60_7 .array/port v0x55c9e236aa60, 7;
v0x55c9e236aa60_8 .array/port v0x55c9e236aa60, 8;
v0x55c9e236aa60_9 .array/port v0x55c9e236aa60, 9;
E_0x55c9e236a180/18 .event edge, v0x55c9e236aa60_6, v0x55c9e236aa60_7, v0x55c9e236aa60_8, v0x55c9e236aa60_9;
v0x55c9e236aa60_10 .array/port v0x55c9e236aa60, 10;
v0x55c9e236aa60_11 .array/port v0x55c9e236aa60, 11;
v0x55c9e236aa60_12 .array/port v0x55c9e236aa60, 12;
v0x55c9e236aa60_13 .array/port v0x55c9e236aa60, 13;
E_0x55c9e236a180/19 .event edge, v0x55c9e236aa60_10, v0x55c9e236aa60_11, v0x55c9e236aa60_12, v0x55c9e236aa60_13;
v0x55c9e236aa60_14 .array/port v0x55c9e236aa60, 14;
v0x55c9e236aa60_15 .array/port v0x55c9e236aa60, 15;
v0x55c9e236aa60_16 .array/port v0x55c9e236aa60, 16;
v0x55c9e236aa60_17 .array/port v0x55c9e236aa60, 17;
E_0x55c9e236a180/20 .event edge, v0x55c9e236aa60_14, v0x55c9e236aa60_15, v0x55c9e236aa60_16, v0x55c9e236aa60_17;
v0x55c9e236aa60_18 .array/port v0x55c9e236aa60, 18;
v0x55c9e236aa60_19 .array/port v0x55c9e236aa60, 19;
v0x55c9e236aa60_20 .array/port v0x55c9e236aa60, 20;
v0x55c9e236aa60_21 .array/port v0x55c9e236aa60, 21;
E_0x55c9e236a180/21 .event edge, v0x55c9e236aa60_18, v0x55c9e236aa60_19, v0x55c9e236aa60_20, v0x55c9e236aa60_21;
v0x55c9e236aa60_22 .array/port v0x55c9e236aa60, 22;
v0x55c9e236aa60_23 .array/port v0x55c9e236aa60, 23;
v0x55c9e236aa60_24 .array/port v0x55c9e236aa60, 24;
v0x55c9e236aa60_25 .array/port v0x55c9e236aa60, 25;
E_0x55c9e236a180/22 .event edge, v0x55c9e236aa60_22, v0x55c9e236aa60_23, v0x55c9e236aa60_24, v0x55c9e236aa60_25;
v0x55c9e236aa60_26 .array/port v0x55c9e236aa60, 26;
v0x55c9e236aa60_27 .array/port v0x55c9e236aa60, 27;
v0x55c9e236aa60_28 .array/port v0x55c9e236aa60, 28;
v0x55c9e236aa60_29 .array/port v0x55c9e236aa60, 29;
E_0x55c9e236a180/23 .event edge, v0x55c9e236aa60_26, v0x55c9e236aa60_27, v0x55c9e236aa60_28, v0x55c9e236aa60_29;
v0x55c9e236aa60_30 .array/port v0x55c9e236aa60, 30;
v0x55c9e236aa60_31 .array/port v0x55c9e236aa60, 31;
v0x55c9e236aa60_32 .array/port v0x55c9e236aa60, 32;
v0x55c9e236aa60_33 .array/port v0x55c9e236aa60, 33;
E_0x55c9e236a180/24 .event edge, v0x55c9e236aa60_30, v0x55c9e236aa60_31, v0x55c9e236aa60_32, v0x55c9e236aa60_33;
v0x55c9e236aa60_34 .array/port v0x55c9e236aa60, 34;
v0x55c9e236aa60_35 .array/port v0x55c9e236aa60, 35;
v0x55c9e236aa60_36 .array/port v0x55c9e236aa60, 36;
v0x55c9e236aa60_37 .array/port v0x55c9e236aa60, 37;
E_0x55c9e236a180/25 .event edge, v0x55c9e236aa60_34, v0x55c9e236aa60_35, v0x55c9e236aa60_36, v0x55c9e236aa60_37;
v0x55c9e236aa60_38 .array/port v0x55c9e236aa60, 38;
v0x55c9e236aa60_39 .array/port v0x55c9e236aa60, 39;
v0x55c9e236aa60_40 .array/port v0x55c9e236aa60, 40;
v0x55c9e236aa60_41 .array/port v0x55c9e236aa60, 41;
E_0x55c9e236a180/26 .event edge, v0x55c9e236aa60_38, v0x55c9e236aa60_39, v0x55c9e236aa60_40, v0x55c9e236aa60_41;
v0x55c9e236aa60_42 .array/port v0x55c9e236aa60, 42;
v0x55c9e236aa60_43 .array/port v0x55c9e236aa60, 43;
v0x55c9e236aa60_44 .array/port v0x55c9e236aa60, 44;
v0x55c9e236aa60_45 .array/port v0x55c9e236aa60, 45;
E_0x55c9e236a180/27 .event edge, v0x55c9e236aa60_42, v0x55c9e236aa60_43, v0x55c9e236aa60_44, v0x55c9e236aa60_45;
v0x55c9e236aa60_46 .array/port v0x55c9e236aa60, 46;
v0x55c9e236aa60_47 .array/port v0x55c9e236aa60, 47;
v0x55c9e236aa60_48 .array/port v0x55c9e236aa60, 48;
v0x55c9e236aa60_49 .array/port v0x55c9e236aa60, 49;
E_0x55c9e236a180/28 .event edge, v0x55c9e236aa60_46, v0x55c9e236aa60_47, v0x55c9e236aa60_48, v0x55c9e236aa60_49;
v0x55c9e236aa60_50 .array/port v0x55c9e236aa60, 50;
v0x55c9e236aa60_51 .array/port v0x55c9e236aa60, 51;
v0x55c9e236aa60_52 .array/port v0x55c9e236aa60, 52;
v0x55c9e236aa60_53 .array/port v0x55c9e236aa60, 53;
E_0x55c9e236a180/29 .event edge, v0x55c9e236aa60_50, v0x55c9e236aa60_51, v0x55c9e236aa60_52, v0x55c9e236aa60_53;
v0x55c9e236aa60_54 .array/port v0x55c9e236aa60, 54;
v0x55c9e236aa60_55 .array/port v0x55c9e236aa60, 55;
v0x55c9e236aa60_56 .array/port v0x55c9e236aa60, 56;
v0x55c9e236aa60_57 .array/port v0x55c9e236aa60, 57;
E_0x55c9e236a180/30 .event edge, v0x55c9e236aa60_54, v0x55c9e236aa60_55, v0x55c9e236aa60_56, v0x55c9e236aa60_57;
v0x55c9e236aa60_58 .array/port v0x55c9e236aa60, 58;
v0x55c9e236aa60_59 .array/port v0x55c9e236aa60, 59;
v0x55c9e236aa60_60 .array/port v0x55c9e236aa60, 60;
v0x55c9e236aa60_61 .array/port v0x55c9e236aa60, 61;
E_0x55c9e236a180/31 .event edge, v0x55c9e236aa60_58, v0x55c9e236aa60_59, v0x55c9e236aa60_60, v0x55c9e236aa60_61;
v0x55c9e236aa60_62 .array/port v0x55c9e236aa60, 62;
v0x55c9e236aa60_63 .array/port v0x55c9e236aa60, 63;
E_0x55c9e236a180/32 .event edge, v0x55c9e236aa60_62, v0x55c9e236aa60_63, v0x55c9e236c530_0, v0x55c9e236b8e0_0;
E_0x55c9e236a180/33 .event edge, v0x55c9e236b8e0_1, v0x55c9e236b8e0_2, v0x55c9e236b8e0_3, v0x55c9e236b8e0_4;
E_0x55c9e236a180/34 .event edge, v0x55c9e236b8e0_5, v0x55c9e236b8e0_6, v0x55c9e236b8e0_7, v0x55c9e236b8e0_8;
E_0x55c9e236a180/35 .event edge, v0x55c9e236b8e0_9, v0x55c9e236b8e0_10, v0x55c9e236b8e0_11, v0x55c9e236b8e0_12;
E_0x55c9e236a180/36 .event edge, v0x55c9e236b8e0_13, v0x55c9e236b8e0_14, v0x55c9e236b8e0_15, v0x55c9e236b8e0_16;
E_0x55c9e236a180/37 .event edge, v0x55c9e236b8e0_17, v0x55c9e236b8e0_18, v0x55c9e236b8e0_19, v0x55c9e236b8e0_20;
E_0x55c9e236a180/38 .event edge, v0x55c9e236b8e0_21, v0x55c9e236b8e0_22, v0x55c9e236b8e0_23, v0x55c9e236b8e0_24;
E_0x55c9e236a180/39 .event edge, v0x55c9e236b8e0_25, v0x55c9e236b8e0_26, v0x55c9e236b8e0_27, v0x55c9e236b8e0_28;
E_0x55c9e236a180/40 .event edge, v0x55c9e236b8e0_29, v0x55c9e236b8e0_30, v0x55c9e236b8e0_31, v0x55c9e236b8e0_32;
E_0x55c9e236a180/41 .event edge, v0x55c9e236b8e0_33, v0x55c9e236b8e0_34, v0x55c9e236b8e0_35, v0x55c9e236b8e0_36;
E_0x55c9e236a180/42 .event edge, v0x55c9e236b8e0_37, v0x55c9e236b8e0_38, v0x55c9e236b8e0_39, v0x55c9e236b8e0_40;
E_0x55c9e236a180/43 .event edge, v0x55c9e236b8e0_41, v0x55c9e236b8e0_42, v0x55c9e236b8e0_43, v0x55c9e236b8e0_44;
E_0x55c9e236a180/44 .event edge, v0x55c9e236b8e0_45, v0x55c9e236b8e0_46, v0x55c9e236b8e0_47, v0x55c9e236b8e0_48;
E_0x55c9e236a180/45 .event edge, v0x55c9e236b8e0_49, v0x55c9e236b8e0_50, v0x55c9e236b8e0_51, v0x55c9e236b8e0_52;
E_0x55c9e236a180/46 .event edge, v0x55c9e236b8e0_53, v0x55c9e236b8e0_54, v0x55c9e236b8e0_55, v0x55c9e236b8e0_56;
E_0x55c9e236a180/47 .event edge, v0x55c9e236b8e0_57, v0x55c9e236b8e0_58, v0x55c9e236b8e0_59, v0x55c9e236b8e0_60;
E_0x55c9e236a180/48 .event edge, v0x55c9e236b8e0_61, v0x55c9e236b8e0_62, v0x55c9e236b8e0_63;
E_0x55c9e236a180 .event/or E_0x55c9e236a180/0, E_0x55c9e236a180/1, E_0x55c9e236a180/2, E_0x55c9e236a180/3, E_0x55c9e236a180/4, E_0x55c9e236a180/5, E_0x55c9e236a180/6, E_0x55c9e236a180/7, E_0x55c9e236a180/8, E_0x55c9e236a180/9, E_0x55c9e236a180/10, E_0x55c9e236a180/11, E_0x55c9e236a180/12, E_0x55c9e236a180/13, E_0x55c9e236a180/14, E_0x55c9e236a180/15, E_0x55c9e236a180/16, E_0x55c9e236a180/17, E_0x55c9e236a180/18, E_0x55c9e236a180/19, E_0x55c9e236a180/20, E_0x55c9e236a180/21, E_0x55c9e236a180/22, E_0x55c9e236a180/23, E_0x55c9e236a180/24, E_0x55c9e236a180/25, E_0x55c9e236a180/26, E_0x55c9e236a180/27, E_0x55c9e236a180/28, E_0x55c9e236a180/29, E_0x55c9e236a180/30, E_0x55c9e236a180/31, E_0x55c9e236a180/32, E_0x55c9e236a180/33, E_0x55c9e236a180/34, E_0x55c9e236a180/35, E_0x55c9e236a180/36, E_0x55c9e236a180/37, E_0x55c9e236a180/38, E_0x55c9e236a180/39, E_0x55c9e236a180/40, E_0x55c9e236a180/41, E_0x55c9e236a180/42, E_0x55c9e236a180/43, E_0x55c9e236a180/44, E_0x55c9e236a180/45, E_0x55c9e236a180/46, E_0x55c9e236a180/47, E_0x55c9e236a180/48;
S_0x55c9e236d720 .scope module, "systolic_controll" "systolic_controll" 3 122, 7 3 0, S_0x55c9e23657a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "tpu_start";
    .port_info 3 /OUTPUT 1 "sram_write_enable";
    .port_info 4 /OUTPUT 7 "addr_serial_num";
    .port_info 5 /OUTPUT 1 "alu_start";
    .port_info 6 /OUTPUT 9 "cycle_num";
    .port_info 7 /OUTPUT 6 "matrix_index";
    .port_info 8 /OUTPUT 2 "data_set";
    .port_info 9 /OUTPUT 1 "tpu_done";
P_0x55c9e236d8b0 .param/l "ARRAY_SIZE" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x55c9e236d8f0 .param/l "IDLE" 1 7 25, C4<000>;
P_0x55c9e236d930 .param/l "LOAD_DATA" 1 7 25, C4<001>;
P_0x55c9e236d970 .param/l "ROLLING" 1 7 25, C4<011>;
P_0x55c9e236d9b0 .param/l "WAIT1" 1 7 25, C4<010>;
v0x55c9e236dea0_0 .var "addr_serial_num", 6 0;
v0x55c9e236dfb0_0 .var "addr_serial_num_nx", 6 0;
v0x55c9e236e070_0 .var "alu_start", 0 0;
v0x55c9e236e170_0 .net "clk", 0 0, v0x55c9e237c010_0;  alias, 1 drivers
v0x55c9e236e260_0 .var "cycle_num", 8 0;
v0x55c9e236e350_0 .var "cycle_num_nx", 8 0;
v0x55c9e236e3f0_0 .var "data_set", 1 0;
v0x55c9e236e4d0_0 .var "data_set_nx", 1 0;
v0x55c9e236e5b0_0 .var "matrix_index", 5 0;
v0x55c9e236e670_0 .var "matrix_index_nx", 5 0;
v0x55c9e236e730_0 .var "sram_write_enable", 0 0;
v0x55c9e236e7f0_0 .net "srstn", 0 0, v0x55c9e237df80_0;  alias, 1 drivers
v0x55c9e236e8c0_0 .var "state", 2 0;
v0x55c9e236e980_0 .var "state_nx", 2 0;
v0x55c9e236ea60_0 .var "tpu_done", 0 0;
v0x55c9e236eb20_0 .var "tpu_done_nx", 0 0;
v0x55c9e236ebe0_0 .net "tpu_start", 0 0, v0x55c9e237e340_0;  alias, 1 drivers
E_0x55c9e236dd60 .event edge, v0x55c9e236e8c0_0, v0x55c9e236a990_0, v0x55c9e236b800_0, v0x55c9e236e3f0_0;
E_0x55c9e236ddd0 .event edge, v0x55c9e236e8c0_0, v0x55c9e236ebe0_0, v0x55c9e2368510_0;
E_0x55c9e236de30 .event edge, v0x55c9e236e8c0_0, v0x55c9e236ebe0_0, v0x55c9e236b800_0, v0x55c9e236e3f0_0;
S_0x55c9e236ee40 .scope module, "write_out" "write_out" 3 143, 8 3 0, S_0x55c9e23657a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "srstn";
    .port_info 2 /INPUT 1 "sram_write_enable";
    .port_info 3 /INPUT 2 "data_set";
    .port_info 4 /INPUT 6 "matrix_index";
    .port_info 5 /INPUT 128 "quantized_data";
    .port_info 6 /OUTPUT 1 "sram_write_enable_a0";
    .port_info 7 /OUTPUT 128 "sram_wdata_a";
    .port_info 8 /OUTPUT 6 "sram_waddr_a";
    .port_info 9 /OUTPUT 1 "sram_write_enable_b0";
    .port_info 10 /OUTPUT 128 "sram_wdata_b";
    .port_info 11 /OUTPUT 6 "sram_waddr_b";
    .port_info 12 /OUTPUT 1 "sram_write_enable_c0";
    .port_info 13 /OUTPUT 128 "sram_wdata_c";
    .port_info 14 /OUTPUT 6 "sram_waddr_c";
P_0x55c9e236f020 .param/l "ARRAY_SIZE" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x55c9e236f060 .param/l "MAX_INDEX" 1 8 31, +C4<000000000000000000000000000000111>;
P_0x55c9e236f0a0 .param/l "OUTPUT_DATA_WIDTH" 0 8 5, +C4<00000000000000000000000000010000>;
v0x55c9e236f2d0_0 .net "clk", 0 0, v0x55c9e237c010_0;  alias, 1 drivers
v0x55c9e236f390_0 .net "data_set", 1 0, v0x55c9e236e3f0_0;  alias, 1 drivers
v0x55c9e236f480_0 .var/i "i", 31 0;
v0x55c9e236f550_0 .net "matrix_index", 5 0, v0x55c9e236e5b0_0;  alias, 1 drivers
v0x55c9e236f660_0 .net/s "quantized_data", 127 0, v0x55c9e2369680_0;  alias, 1 drivers
v0x55c9e236f770_0 .var "sram_waddr_a", 5 0;
v0x55c9e236f830_0 .var "sram_waddr_a_nx", 5 0;
v0x55c9e236f910_0 .var "sram_waddr_b", 5 0;
v0x55c9e236f9f0_0 .var "sram_waddr_b_nx", 5 0;
v0x55c9e236fad0_0 .var "sram_waddr_c", 5 0;
v0x55c9e236fbb0_0 .var "sram_waddr_c_nx", 5 0;
v0x55c9e236fc90_0 .var "sram_wdata_a", 127 0;
v0x55c9e236fd70_0 .var "sram_wdata_a_nx", 127 0;
v0x55c9e236fe50_0 .var "sram_wdata_b", 127 0;
v0x55c9e236ff30_0 .var "sram_wdata_b_nx", 127 0;
v0x55c9e2370010_0 .var "sram_wdata_c", 127 0;
v0x55c9e23700f0_0 .var "sram_wdata_c_nx", 127 0;
v0x55c9e23702e0_0 .net "sram_write_enable", 0 0, v0x55c9e236e730_0;  alias, 1 drivers
v0x55c9e2370380_0 .var "sram_write_enable_a0", 0 0;
v0x55c9e2370420_0 .var "sram_write_enable_a0_nx", 0 0;
v0x55c9e23704e0_0 .var "sram_write_enable_b0", 0 0;
v0x55c9e23705a0_0 .var "sram_write_enable_b0_nx", 0 0;
v0x55c9e2370660_0 .var "sram_write_enable_c0", 0 0;
v0x55c9e2370720_0 .var "sram_write_enable_c0_nx", 0 0;
v0x55c9e23707e0_0 .net "srstn", 0 0, v0x55c9e237df80_0;  alias, 1 drivers
E_0x55c9e236f240 .event edge, v0x55c9e236e730_0, v0x55c9e236e3f0_0, v0x55c9e236b800_0, v0x55c9e2369680_0;
S_0x55c9e23725d0 .scope module, "sram_128x32b_a0" "sram_128x32b" 2 121, 9 2 0, S_0x55c9e22d8d40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "bytemask";
    .port_info 2 /INPUT 1 "csb";
    .port_info 3 /INPUT 1 "wsb";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /INPUT 10 "waddr";
    .port_info 6 /INPUT 10 "raddr";
    .port_info 7 /OUTPUT 32 "rdata";
v0x55c9e2373410_0 .var "_rdata", 31 0;
v0x55c9e2373510_0 .net "bytemask", 3 0, o0x7f66ba4a5578;  alias, 0 drivers
v0x55c9e23735f0_0 .net "clk", 0 0, v0x55c9e237c010_0;  alias, 1 drivers
L_0x7f66ba458648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9e2373690_0 .net "csb", 0 0, L_0x7f66ba458648;  1 drivers
v0x55c9e2373730 .array "mem", 255 0, 31 0;
v0x55c9e2373840_0 .net "raddr", 9 0, v0x55c9e2368a30_0;  alias, 1 drivers
v0x55c9e2373950_0 .var "rdata", 31 0;
o0x7f66ba4a55d8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55c9e2373a60_0 .net "waddr", 9 0, o0x7f66ba4a55d8;  0 drivers
o0x7f66ba4a5608 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c9e2373b40_0 .net "wdata", 7 0, o0x7f66ba4a5608;  0 drivers
v0x55c9e2373c20_0 .net "wsb", 0 0, o0x7f66ba4a5638;  alias, 0 drivers
E_0x55c9e2372920 .event edge, v0x55c9e2373410_0;
S_0x55c9e23729a0 .scope task, "char2sram" "char2sram" 9 45, 9 45 0, S_0x55c9e23725d0;
 .timescale -9 -10;
v0x55c9e2372ba0_0 .var "char_in", 31 0;
v0x55c9e2372ca0_0 .var "index", 31 0;
TD_test_tpu.sram_128x32b_a0.char2sram ;
    %load/vec4 v0x55c9e2372ba0_0;
    %ix/getv 4, v0x55c9e2372ca0_0;
    %store/vec4a v0x55c9e2373730, 4, 0;
    %end;
S_0x55c9e2372d80 .scope task, "display" "display" 9 55, 9 55 0, S_0x55c9e23725d0;
 .timescale -9 -10;
v0x55c9e2372f80_0 .var/s "index_0", 7 0;
v0x55c9e2373060_0 .var/s "index_1", 7 0;
v0x55c9e2373140_0 .var/s "index_2", 7 0;
v0x55c9e2373200_0 .var/s "index_3", 7 0;
v0x55c9e23732e0_0 .var/i "this_i", 31 0;
TD_test_tpu.sram_128x32b_a0.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e23732e0_0, 0, 32;
T_4.46 ;
    %load/vec4 v0x55c9e23732e0_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_4.47, 5;
    %ix/getv/s 4, v0x55c9e23732e0_0;
    %load/vec4a v0x55c9e2373730, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55c9e2372f80_0, 0, 8;
    %ix/getv/s 4, v0x55c9e23732e0_0;
    %load/vec4a v0x55c9e2373730, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55c9e2373060_0, 0, 8;
    %ix/getv/s 4, v0x55c9e23732e0_0;
    %load/vec4a v0x55c9e2373730, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55c9e2373140_0, 0, 8;
    %ix/getv/s 4, v0x55c9e23732e0_0;
    %load/vec4a v0x55c9e2373730, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55c9e2373200_0, 0, 8;
    %vpi_call 9 65 "$write", "%d %d %d %d \012", v0x55c9e2372f80_0, v0x55c9e2373060_0, v0x55c9e2373140_0, v0x55c9e2373200_0 {0 0 0};
    %load/vec4 v0x55c9e23732e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e23732e0_0, 0, 32;
    %jmp T_4.46;
T_4.47 ;
    %end;
S_0x55c9e2373de0 .scope module, "sram_128x32b_a1" "sram_128x32b" 2 132, 9 2 0, S_0x55c9e22d8d40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "bytemask";
    .port_info 2 /INPUT 1 "csb";
    .port_info 3 /INPUT 1 "wsb";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /INPUT 10 "waddr";
    .port_info 6 /INPUT 10 "raddr";
    .port_info 7 /OUTPUT 32 "rdata";
v0x55c9e2374b80_0 .var "_rdata", 31 0;
v0x55c9e2374c80_0 .net "bytemask", 3 0, o0x7f66ba4a5578;  alias, 0 drivers
v0x55c9e2374d40_0 .net "clk", 0 0, v0x55c9e237c010_0;  alias, 1 drivers
L_0x7f66ba458690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9e2374de0_0 .net "csb", 0 0, L_0x7f66ba458690;  1 drivers
v0x55c9e2374e80 .array "mem", 255 0, 31 0;
v0x55c9e2374f70_0 .net "raddr", 9 0, v0x55c9e2368bf0_0;  alias, 1 drivers
v0x55c9e2375080_0 .var "rdata", 31 0;
o0x7f66ba4a5998 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55c9e2375190_0 .net "waddr", 9 0, o0x7f66ba4a5998;  0 drivers
o0x7f66ba4a59c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c9e2375270_0 .net "wdata", 7 0, o0x7f66ba4a59c8;  0 drivers
v0x55c9e2375350_0 .net "wsb", 0 0, o0x7f66ba4a59f8;  alias, 0 drivers
E_0x55c9e2374090 .event edge, v0x55c9e2374b80_0;
S_0x55c9e2374110 .scope task, "char2sram" "char2sram" 9 45, 9 45 0, S_0x55c9e2373de0;
 .timescale -9 -10;
v0x55c9e2374310_0 .var "char_in", 31 0;
v0x55c9e2374410_0 .var "index", 31 0;
TD_test_tpu.sram_128x32b_a1.char2sram ;
    %load/vec4 v0x55c9e2374310_0;
    %ix/getv 4, v0x55c9e2374410_0;
    %store/vec4a v0x55c9e2374e80, 4, 0;
    %end;
S_0x55c9e23744f0 .scope task, "display" "display" 9 55, 9 55 0, S_0x55c9e2373de0;
 .timescale -9 -10;
v0x55c9e23746f0_0 .var/s "index_0", 7 0;
v0x55c9e23747d0_0 .var/s "index_1", 7 0;
v0x55c9e23748b0_0 .var/s "index_2", 7 0;
v0x55c9e2374970_0 .var/s "index_3", 7 0;
v0x55c9e2374a50_0 .var/i "this_i", 31 0;
TD_test_tpu.sram_128x32b_a1.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2374a50_0, 0, 32;
T_6.48 ;
    %load/vec4 v0x55c9e2374a50_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_6.49, 5;
    %ix/getv/s 4, v0x55c9e2374a50_0;
    %load/vec4a v0x55c9e2374e80, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55c9e23746f0_0, 0, 8;
    %ix/getv/s 4, v0x55c9e2374a50_0;
    %load/vec4a v0x55c9e2374e80, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55c9e23747d0_0, 0, 8;
    %ix/getv/s 4, v0x55c9e2374a50_0;
    %load/vec4a v0x55c9e2374e80, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55c9e23748b0_0, 0, 8;
    %ix/getv/s 4, v0x55c9e2374a50_0;
    %load/vec4a v0x55c9e2374e80, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55c9e2374970_0, 0, 8;
    %vpi_call 9 65 "$write", "%d %d %d %d \012", v0x55c9e23746f0_0, v0x55c9e23747d0_0, v0x55c9e23748b0_0, v0x55c9e2374970_0 {0 0 0};
    %load/vec4 v0x55c9e2374a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2374a50_0, 0, 32;
    %jmp T_6.48;
T_6.49 ;
    %end;
S_0x55c9e2375510 .scope module, "sram_128x32b_b0" "sram_128x32b" 2 145, 9 2 0, S_0x55c9e22d8d40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "bytemask";
    .port_info 2 /INPUT 1 "csb";
    .port_info 3 /INPUT 1 "wsb";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /INPUT 10 "waddr";
    .port_info 6 /INPUT 10 "raddr";
    .port_info 7 /OUTPUT 32 "rdata";
v0x55c9e23762b0_0 .var "_rdata", 31 0;
v0x55c9e23763b0_0 .net "bytemask", 3 0, o0x7f66ba4a5d28;  alias, 0 drivers
v0x55c9e2376490_0 .net "clk", 0 0, v0x55c9e237c010_0;  alias, 1 drivers
L_0x7f66ba4586d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9e2376530_0 .net "csb", 0 0, L_0x7f66ba4586d8;  1 drivers
v0x55c9e23765d0 .array "mem", 255 0, 31 0;
v0x55c9e23766e0_0 .net "raddr", 9 0, v0x55c9e23686b0_0;  alias, 1 drivers
v0x55c9e23767f0_0 .var "rdata", 31 0;
o0x7f66ba4a5d88 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55c9e2376900_0 .net "waddr", 9 0, o0x7f66ba4a5d88;  0 drivers
o0x7f66ba4a5db8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c9e23769e0_0 .net "wdata", 7 0, o0x7f66ba4a5db8;  0 drivers
v0x55c9e2376ac0_0 .net "wsb", 0 0, o0x7f66ba4a5de8;  alias, 0 drivers
E_0x55c9e23757c0 .event edge, v0x55c9e23762b0_0;
S_0x55c9e2375840 .scope task, "char2sram" "char2sram" 9 45, 9 45 0, S_0x55c9e2375510;
 .timescale -9 -10;
v0x55c9e2375a40_0 .var "char_in", 31 0;
v0x55c9e2375b40_0 .var "index", 31 0;
TD_test_tpu.sram_128x32b_b0.char2sram ;
    %load/vec4 v0x55c9e2375a40_0;
    %ix/getv 4, v0x55c9e2375b40_0;
    %store/vec4a v0x55c9e23765d0, 4, 0;
    %end;
S_0x55c9e2375c20 .scope task, "display" "display" 9 55, 9 55 0, S_0x55c9e2375510;
 .timescale -9 -10;
v0x55c9e2375e20_0 .var/s "index_0", 7 0;
v0x55c9e2375f00_0 .var/s "index_1", 7 0;
v0x55c9e2375fe0_0 .var/s "index_2", 7 0;
v0x55c9e23760a0_0 .var/s "index_3", 7 0;
v0x55c9e2376180_0 .var/i "this_i", 31 0;
TD_test_tpu.sram_128x32b_b0.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2376180_0, 0, 32;
T_8.50 ;
    %load/vec4 v0x55c9e2376180_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_8.51, 5;
    %ix/getv/s 4, v0x55c9e2376180_0;
    %load/vec4a v0x55c9e23765d0, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55c9e2375e20_0, 0, 8;
    %ix/getv/s 4, v0x55c9e2376180_0;
    %load/vec4a v0x55c9e23765d0, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55c9e2375f00_0, 0, 8;
    %ix/getv/s 4, v0x55c9e2376180_0;
    %load/vec4a v0x55c9e23765d0, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55c9e2375fe0_0, 0, 8;
    %ix/getv/s 4, v0x55c9e2376180_0;
    %load/vec4a v0x55c9e23765d0, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55c9e23760a0_0, 0, 8;
    %vpi_call 9 65 "$write", "%d %d %d %d \012", v0x55c9e2375e20_0, v0x55c9e2375f00_0, v0x55c9e2375fe0_0, v0x55c9e23760a0_0 {0 0 0};
    %load/vec4 v0x55c9e2376180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2376180_0, 0, 32;
    %jmp T_8.50;
T_8.51 ;
    %end;
S_0x55c9e2376c80 .scope module, "sram_128x32b_b1" "sram_128x32b" 2 156, 9 2 0, S_0x55c9e22d8d40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "bytemask";
    .port_info 2 /INPUT 1 "csb";
    .port_info 3 /INPUT 1 "wsb";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /INPUT 10 "waddr";
    .port_info 6 /INPUT 10 "raddr";
    .port_info 7 /OUTPUT 32 "rdata";
v0x55c9e2377a20_0 .var "_rdata", 31 0;
v0x55c9e2377b20_0 .net "bytemask", 3 0, o0x7f66ba4a5d28;  alias, 0 drivers
v0x55c9e2377be0_0 .net "clk", 0 0, v0x55c9e237c010_0;  alias, 1 drivers
L_0x7f66ba458720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9e2377d90_0 .net "csb", 0 0, L_0x7f66ba458720;  1 drivers
v0x55c9e2377e30 .array "mem", 255 0, 31 0;
v0x55c9e2377f20_0 .net "raddr", 9 0, v0x55c9e2368870_0;  alias, 1 drivers
v0x55c9e2378030_0 .var "rdata", 31 0;
o0x7f66ba4a6148 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x55c9e2378140_0 .net "waddr", 9 0, o0x7f66ba4a6148;  0 drivers
o0x7f66ba4a6178 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c9e2378220_0 .net "wdata", 7 0, o0x7f66ba4a6178;  0 drivers
v0x55c9e2378300_0 .net "wsb", 0 0, o0x7f66ba4a61a8;  alias, 0 drivers
E_0x55c9e2376f30 .event edge, v0x55c9e2377a20_0;
S_0x55c9e2376fb0 .scope task, "char2sram" "char2sram" 9 45, 9 45 0, S_0x55c9e2376c80;
 .timescale -9 -10;
v0x55c9e23771b0_0 .var "char_in", 31 0;
v0x55c9e23772b0_0 .var "index", 31 0;
TD_test_tpu.sram_128x32b_b1.char2sram ;
    %load/vec4 v0x55c9e23771b0_0;
    %ix/getv 4, v0x55c9e23772b0_0;
    %store/vec4a v0x55c9e2377e30, 4, 0;
    %end;
S_0x55c9e2377390 .scope task, "display" "display" 9 55, 9 55 0, S_0x55c9e2376c80;
 .timescale -9 -10;
v0x55c9e2377590_0 .var/s "index_0", 7 0;
v0x55c9e2377670_0 .var/s "index_1", 7 0;
v0x55c9e2377750_0 .var/s "index_2", 7 0;
v0x55c9e2377810_0 .var/s "index_3", 7 0;
v0x55c9e23778f0_0 .var/i "this_i", 31 0;
TD_test_tpu.sram_128x32b_b1.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e23778f0_0, 0, 32;
T_10.52 ;
    %load/vec4 v0x55c9e23778f0_0;
    %cmpi/s 80, 0, 32;
    %jmp/0xz T_10.53, 5;
    %ix/getv/s 4, v0x55c9e23778f0_0;
    %load/vec4a v0x55c9e2377e30, 4;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55c9e2377590_0, 0, 8;
    %ix/getv/s 4, v0x55c9e23778f0_0;
    %load/vec4a v0x55c9e2377e30, 4;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55c9e2377670_0, 0, 8;
    %ix/getv/s 4, v0x55c9e23778f0_0;
    %load/vec4a v0x55c9e2377e30, 4;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55c9e2377750_0, 0, 8;
    %ix/getv/s 4, v0x55c9e23778f0_0;
    %load/vec4a v0x55c9e2377e30, 4;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55c9e2377810_0, 0, 8;
    %vpi_call 9 65 "$write", "%d %d %d %d \012", v0x55c9e2377590_0, v0x55c9e2377670_0, v0x55c9e2377750_0, v0x55c9e2377810_0 {0 0 0};
    %load/vec4 v0x55c9e23778f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e23778f0_0, 0, 32;
    %jmp T_10.52;
T_10.53 ;
    %end;
S_0x55c9e23784c0 .scope module, "sram_16x128b_c0" "sram_16x128b" 2 169, 10 3 0, S_0x55c9e22d8d40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "csb";
    .port_info 2 /INPUT 1 "wsb";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 6 "waddr";
    .port_info 5 /INPUT 6 "raddr";
    .port_info 6 /OUTPUT 128 "rdata";
P_0x55c9e2350ab0 .param/l "WEIGHT_PIXEL_NUM" 1 10 15, +C4<00000000000000000000000000001000>;
P_0x55c9e2350af0 .param/l "WEIGHT_WIDTH" 1 10 14, +C4<00000000000000000000000000010000>;
v0x55c9e2378e20_0 .var "_rdata", 127 0;
v0x55c9e2378f20_0 .net "clk", 0 0, v0x55c9e237c010_0;  alias, 1 drivers
L_0x7f66ba458768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9e2378fe0_0 .net "csb", 0 0, L_0x7f66ba458768;  1 drivers
v0x55c9e2379080 .array "mem", 15 0, 127 0;
v0x55c9e2379120_0 .net "raddr", 5 0, o0x7f66ba4a6448;  alias, 0 drivers
v0x55c9e2379250_0 .var "rdata", 127 0;
v0x55c9e2379330_0 .net "waddr", 5 0, v0x55c9e236f770_0;  alias, 1 drivers
v0x55c9e2379440_0 .net "wdata", 127 0, v0x55c9e236fc90_0;  alias, 1 drivers
v0x55c9e2379550_0 .net "wsb", 0 0, v0x55c9e2370380_0;  alias, 1 drivers
E_0x55c9e2378730 .event edge, v0x55c9e2378e20_0;
S_0x55c9e23787b0 .scope task, "dis" "dis" 10 56, 10 56 0, S_0x55c9e23784c0;
 .timescale -9 -10;
v0x55c9e2378960_0 .var/i "i", 31 0;
TD_test_tpu.sram_16x128b_c0.dis ;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x55c9e2378960_0, 0, 32;
T_11.54 ;
    %load/vec4 v0x55c9e2378960_0;
    %cmpi/s 41, 0, 32;
    %jmp/0xz T_11.55, 5;
    %vpi_call 10 59 "$display", "%b", &A<v0x55c9e2379080, v0x55c9e2378960_0 > {0 0 0};
    %load/vec4 v0x55c9e2378960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2378960_0, 0, 32;
    %jmp T_11.54;
T_11.55 ;
    %end;
S_0x55c9e2378a60 .scope task, "load_w" "load_w" 10 49, 10 49 0, S_0x55c9e23784c0;
 .timescale -9 -10;
v0x55c9e2378c60_0 .var/i "index", 31 0;
v0x55c9e2378d40_0 .var "weight_input", 127 0;
TD_test_tpu.sram_16x128b_c0.load_w ;
    %load/vec4 v0x55c9e2378d40_0;
    %ix/getv/s 4, v0x55c9e2378c60_0;
    %store/vec4a v0x55c9e2379080, 4, 0;
    %end;
S_0x55c9e2379710 .scope module, "sram_16x128b_c1" "sram_16x128b" 2 178, 10 3 0, S_0x55c9e22d8d40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "csb";
    .port_info 2 /INPUT 1 "wsb";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 6 "waddr";
    .port_info 5 /INPUT 6 "raddr";
    .port_info 6 /OUTPUT 128 "rdata";
P_0x55c9e23798f0 .param/l "WEIGHT_PIXEL_NUM" 1 10 15, +C4<00000000000000000000000000001000>;
P_0x55c9e2379930 .param/l "WEIGHT_WIDTH" 1 10 14, +C4<00000000000000000000000000010000>;
v0x55c9e237a2a0_0 .var "_rdata", 127 0;
v0x55c9e237a3a0_0 .net "clk", 0 0, v0x55c9e237c010_0;  alias, 1 drivers
L_0x7f66ba4587b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9e237a460_0 .net "csb", 0 0, L_0x7f66ba4587b0;  1 drivers
v0x55c9e237a500 .array "mem", 15 0, 127 0;
v0x55c9e237a5a0_0 .net "raddr", 5 0, o0x7f66ba4a66e8;  alias, 0 drivers
v0x55c9e237a6d0_0 .var "rdata", 127 0;
v0x55c9e237a7b0_0 .net "waddr", 5 0, v0x55c9e236f910_0;  alias, 1 drivers
v0x55c9e237a8c0_0 .net "wdata", 127 0, v0x55c9e236fe50_0;  alias, 1 drivers
v0x55c9e237a9d0_0 .net "wsb", 0 0, v0x55c9e23704e0_0;  alias, 1 drivers
E_0x55c9e2379b60 .event edge, v0x55c9e237a2a0_0;
S_0x55c9e2379be0 .scope task, "dis" "dis" 10 56, 10 56 0, S_0x55c9e2379710;
 .timescale -9 -10;
v0x55c9e2379de0_0 .var/i "i", 31 0;
TD_test_tpu.sram_16x128b_c1.dis ;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x55c9e2379de0_0, 0, 32;
T_13.56 ;
    %load/vec4 v0x55c9e2379de0_0;
    %cmpi/s 41, 0, 32;
    %jmp/0xz T_13.57, 5;
    %vpi_call 10 59 "$display", "%b", &A<v0x55c9e237a500, v0x55c9e2379de0_0 > {0 0 0};
    %load/vec4 v0x55c9e2379de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2379de0_0, 0, 32;
    %jmp T_13.56;
T_13.57 ;
    %end;
S_0x55c9e2379ee0 .scope task, "load_w" "load_w" 10 49, 10 49 0, S_0x55c9e2379710;
 .timescale -9 -10;
v0x55c9e237a0e0_0 .var/i "index", 31 0;
v0x55c9e237a1c0_0 .var "weight_input", 127 0;
TD_test_tpu.sram_16x128b_c1.load_w ;
    %load/vec4 v0x55c9e237a1c0_0;
    %ix/getv/s 4, v0x55c9e237a0e0_0;
    %store/vec4a v0x55c9e237a500, 4, 0;
    %end;
S_0x55c9e237ab90 .scope module, "sram_16x128b_c2" "sram_16x128b" 2 187, 10 3 0, S_0x55c9e22d8d40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "csb";
    .port_info 2 /INPUT 1 "wsb";
    .port_info 3 /INPUT 128 "wdata";
    .port_info 4 /INPUT 6 "waddr";
    .port_info 5 /INPUT 6 "raddr";
    .port_info 6 /OUTPUT 128 "rdata";
P_0x55c9e237ad70 .param/l "WEIGHT_PIXEL_NUM" 1 10 15, +C4<00000000000000000000000000001000>;
P_0x55c9e237adb0 .param/l "WEIGHT_WIDTH" 1 10 14, +C4<00000000000000000000000000010000>;
v0x55c9e237b720_0 .var "_rdata", 127 0;
v0x55c9e237b820_0 .net "clk", 0 0, v0x55c9e237c010_0;  alias, 1 drivers
L_0x7f66ba4587f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9e237b8e0_0 .net "csb", 0 0, L_0x7f66ba4587f8;  1 drivers
v0x55c9e237b980 .array "mem", 15 0, 127 0;
v0x55c9e237ba20_0 .net "raddr", 5 0, o0x7f66ba4a6988;  alias, 0 drivers
v0x55c9e237bb50_0 .var "rdata", 127 0;
v0x55c9e237bc30_0 .net "waddr", 5 0, v0x55c9e236fad0_0;  alias, 1 drivers
v0x55c9e237bd40_0 .net "wdata", 127 0, v0x55c9e2370010_0;  alias, 1 drivers
v0x55c9e237be50_0 .net "wsb", 0 0, v0x55c9e2370660_0;  alias, 1 drivers
E_0x55c9e237afe0 .event edge, v0x55c9e237b720_0;
S_0x55c9e237b060 .scope task, "dis" "dis" 10 56, 10 56 0, S_0x55c9e237ab90;
 .timescale -9 -10;
v0x55c9e237b260_0 .var/i "i", 31 0;
TD_test_tpu.sram_16x128b_c2.dis ;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x55c9e237b260_0, 0, 32;
T_15.58 ;
    %load/vec4 v0x55c9e237b260_0;
    %cmpi/s 41, 0, 32;
    %jmp/0xz T_15.59, 5;
    %vpi_call 10 59 "$display", "%b", &A<v0x55c9e237b980, v0x55c9e237b260_0 > {0 0 0};
    %load/vec4 v0x55c9e237b260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e237b260_0, 0, 32;
    %jmp T_15.58;
T_15.59 ;
    %end;
S_0x55c9e237b360 .scope task, "load_w" "load_w" 10 49, 10 49 0, S_0x55c9e237ab90;
 .timescale -9 -10;
v0x55c9e237b560_0 .var/i "index", 31 0;
v0x55c9e237b640_0 .var "weight_input", 127 0;
TD_test_tpu.sram_16x128b_c2.load_w ;
    %load/vec4 v0x55c9e237b640_0;
    %ix/getv/s 4, v0x55c9e237b560_0;
    %store/vec4a v0x55c9e237b980, 4, 0;
    %end;
    .scope S_0x55c9e2365e90;
T_17 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e2368b10_0;
    %assign/vec4 v0x55c9e2368a30_0, 0;
    %load/vec4 v0x55c9e2368cd0_0;
    %assign/vec4 v0x55c9e2368bf0_0, 0;
    %load/vec4 v0x55c9e2368790_0;
    %assign/vec4 v0x55c9e23686b0_0, 0;
    %load/vec4 v0x55c9e2368950_0;
    %assign/vec4 v0x55c9e2368870_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55c9e2368e70;
T_18 ;
    %wait E_0x55c9e234ecc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e23693b0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x55c9e23693b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.1, 5;
    %load/vec4 v0x55c9e23694b0_0;
    %load/vec4 v0x55c9e23693b0_0;
    %pad/s 34;
    %muli 21, 0, 34;
    %part/s 21;
    %store/vec4 v0x55c9e2369590_0, 0, 21;
    %load/vec4 v0x55c9e2369590_0;
    %pad/s 32;
    %cmpi/s 32767, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.2, 5;
    %pushi/vec4 32767, 0, 16;
    %load/vec4 v0x55c9e23693b0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e2369680_0, 4, 16;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55c9e2369590_0;
    %pad/s 32;
    %cmpi/s 4294934528, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_18.4, 5;
    %pushi/vec4 32768, 0, 16;
    %load/vec4 v0x55c9e23693b0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e2369680_0, 4, 16;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x55c9e2369590_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55c9e23693b0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e2369680_0, 4, 16;
T_18.5 ;
T_18.3 ;
    %load/vec4 v0x55c9e23693b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e23693b0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55c9e23697c0;
T_19 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e236c970_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x55c9e236b640_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e236cb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e236aa60, 0, 4;
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55c9e236a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_19.8 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.9, 5;
    %load/vec4 v0x55c9e236c7b0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55c9e236b510_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %ix/getv/s 3, v0x55c9e236b510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e236cb10, 0, 4;
    %load/vec4 v0x55c9e236c890_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55c9e236b510_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e236cb10, 0, 4;
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_19.8;
T_19.9 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_19.10 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_19.12 ;
    %load/vec4 v0x55c9e236b640_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.13, 5;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %pad/s 37;
    %pad/s 40;
    %muli 8, 0, 40;
    %pad/s 41;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 41;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236cb10, 4;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e236cb10, 0, 4;
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_19.12;
T_19.13 ;
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_19.10;
T_19.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_19.14 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_19.15, 5;
    %load/vec4 v0x55c9e236c5f0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55c9e236b510_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e236aa60, 0, 4;
    %load/vec4 v0x55c9e236c6d0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55c9e236b510_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %pad/s 37;
    %pad/s 40;
    %muli 8, 0, 40;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e236aa60, 0, 4;
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_19.14;
T_19.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_19.16 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_19.18 ;
    %load/vec4 v0x55c9e236b640_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.19, 5;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236aa60, 4;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e236aa60, 0, 4;
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_19.18;
T_19.19 ;
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_19.16;
T_19.17 ;
T_19.6 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55c9e23697c0;
T_20 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e236c970_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x55c9e236b640_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.5, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e236b8e0, 0, 4;
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_20.6 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_20.8 ;
    %load/vec4 v0x55c9e236b640_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_20.9, 5;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236c3b0, 4;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e236b8e0, 0, 4;
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_20.8;
T_20.9 ;
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_20.6;
T_20.7 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55c9e23697c0;
T_21 ;
    %wait E_0x55c9e236a180;
    %load/vec4 v0x55c9e236a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x55c9e236b640_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.5, 5;
    %pushi/vec4 9, 0, 33;
    %load/vec4 v0x55c9e236a990_0;
    %pad/u 33;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55c9e236b510_0;
    %pad/u 33;
    %load/vec4 v0x55c9e236b640_0;
    %pad/u 33;
    %add;
    %load/vec4 v0x55c9e236a990_0;
    %pad/u 33;
    %subi 9, 0, 33;
    %pushi/vec4 16, 0, 33;
    %mod;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 17, 0, 34;
    %load/vec4 v0x55c9e236a990_0;
    %pad/u 34;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55c9e236b510_0;
    %pad/u 34;
    %load/vec4 v0x55c9e236b640_0;
    %pad/u 34;
    %add;
    %load/vec4 v0x55c9e236a990_0;
    %pad/u 34;
    %subi 17, 0, 34;
    %pushi/vec4 16, 0, 34;
    %mod;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_21.6, 9;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236cb10, 4;
    %pad/s 16;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236aa60, 4;
    %pad/s 16;
    %mul;
    %store/vec4 v0x55c9e236c530_0, 0, 16;
    %load/vec4 v0x55c9e236c530_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x55c9e236c530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55c9e236c3b0, 4, 0;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55c9e236a990_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55c9e236b510_0;
    %load/vec4 v0x55c9e236b640_0;
    %add;
    %load/vec4 v0x55c9e236a990_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236cb10, 4;
    %pad/s 16;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236aa60, 4;
    %pad/s 16;
    %mul;
    %store/vec4 v0x55c9e236c530_0, 0, 16;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236b8e0, 4;
    %load/vec4 v0x55c9e236c530_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x55c9e236c530_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55c9e236c3b0, 4, 0;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c9e236c530_0, 0, 16;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236b8e0, 4;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55c9e236c3b0, 4, 0;
T_21.9 ;
T_21.7 ;
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c9e236c530_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_21.10 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.11, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_21.12 ;
    %load/vec4 v0x55c9e236b640_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.13, 5;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236b8e0, 4;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x55c9e236c3b0, 4, 0;
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_21.12;
T_21.13 ;
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_21.10;
T_21.11 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55c9e23697c0;
T_22 ;
    %wait E_0x55c9e234ae20;
    %load/vec4 v0x55c9e236b800_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_22.0, 5;
    %load/vec4 v0x55c9e236b800_0;
    %store/vec4 v0x55c9e236ca30_0, 0, 6;
    %load/vec4 v0x55c9e236b800_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x55c9e236b720_0, 0, 6;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55c9e236b800_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x55c9e236ca30_0, 0, 6;
    %load/vec4 v0x55c9e236b800_0;
    %store/vec4 v0x55c9e236b720_0, 0, 6;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 34;
    %cmpi/s 168, 0, 34;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c9e236b510_0;
    %store/vec4 v0x55c9e236c470_0, 4, 1;
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_22.6 ;
    %load/vec4 v0x55c9e236b640_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55c9e236b510_0;
    %sub;
    %cmp/s;
    %jmp/0xz T_22.7, 5;
    %load/vec4 v0x55c9e236b510_0;
    %load/vec4 v0x55c9e236b640_0;
    %add;
    %load/vec4 v0x55c9e236ca30_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_22.8, 4;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236b8e0, 4;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 34;
    %muli 21, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e236c470_0, 4, 21;
T_22.8 ;
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_22.10 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.11, 5;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55c9e236b510_0;
    %sub;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_22.12 ;
    %load/vec4 v0x55c9e236b640_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_22.13, 5;
    %load/vec4 v0x55c9e236b510_0;
    %load/vec4 v0x55c9e236b640_0;
    %add;
    %load/vec4 v0x55c9e236b720_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_22.14, 4;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236b8e0, 4;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 34;
    %muli 21, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e236c470_0, 4, 21;
T_22.14 ;
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_22.12;
T_22.13 ;
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_22.10;
T_22.11 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55c9e23697c0;
T_23 ;
    %wait E_0x55c9e21ca9f0;
    %pushi/vec4 8, 0, 33;
    %load/vec4 v0x55c9e236a990_0;
    %pad/u 33;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55c9e236a990_0;
    %pad/u 33;
    %cmpi/u 14, 0, 33;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %vpi_call 6 161 "$write", "systolic: %d\012", v0x55c9e236a990_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_23.3, 5;
    %load/vec4 v0x55c9e236c7b0_0;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x55c9e236b510_0;
    %muli 8, 0, 32;
    %sub;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %vpi_call 6 163 "$write", "%d", S<0,vec4,s8> {1 0 0};
    %vpi_call 6 164 "$write", " " {0 0 0};
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %vpi_call 6 166 "$write", "\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_23.4 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_23.6 ;
    %load/vec4 v0x55c9e236b640_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.7, 5;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236cb10, 4;
    %vpi_call 6 178 "$write", "%d", S<0,vec4,s8> {1 0 0};
    %vpi_call 6 179 "$write", " " {0 0 0};
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_23.6;
T_23.7 ;
    %vpi_call 6 181 "$write", "\012" {0 0 0};
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %vpi_call 6 183 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_23.8 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_23.10 ;
    %load/vec4 v0x55c9e236b640_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.11, 5;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236aa60, 4;
    %vpi_call 6 186 "$write", "%d", S<0,vec4,s8> {1 0 0};
    %vpi_call 6 187 "$write", " " {0 0 0};
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_23.10;
T_23.11 ;
    %vpi_call 6 189 "$write", "\012" {0 0 0};
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_23.8;
T_23.9 ;
    %vpi_call 6 191 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_23.12 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.13, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_23.14 ;
    %load/vec4 v0x55c9e236b640_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.15, 5;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236c3b0, 4;
    %vpi_call 6 194 "$write", "%d", S<0,vec4,s21> {1 0 0};
    %vpi_call 6 195 "$write", " " {0 0 0};
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_23.14;
T_23.15 ;
    %vpi_call 6 197 "$write", "\012" {0 0 0};
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_23.12;
T_23.13 ;
    %vpi_call 6 199 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_23.16 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.17, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
T_23.18 ;
    %load/vec4 v0x55c9e236b640_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.19, 5;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x55c9e236b640_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55c9e236b8e0, 4;
    %vpi_call 6 202 "$write", "%d", S<0,vec4,s21> {1 0 0};
    %vpi_call 6 203 "$write", " " {0 0 0};
    %load/vec4 v0x55c9e236b640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b640_0, 0, 32;
    %jmp T_23.18;
T_23.19 ;
    %vpi_call 6 205 "$write", "\012" {0 0 0};
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_23.16;
T_23.17 ;
    %vpi_call 6 207 "$write", "\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55c9e236b800_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55c9e236b800_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %vpi_call 6 209 "$write", "%d\012", v0x55c9e236b800_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
T_23.22 ;
    %load/vec4 v0x55c9e236b510_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.23, 5;
    %load/vec4 v0x55c9e236c470_0;
    %pushi/vec4 8, 0, 34;
    %load/vec4 v0x55c9e236b510_0;
    %pad/s 34;
    %sub;
    %muli 21, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 20, 0, 36;
    %part/s 21;
    %vpi_call 6 210 "$write", "%d", S<0,vec4,s21> {1 0 0};
    %load/vec4 v0x55c9e236b510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236b510_0, 0, 32;
    %jmp T_23.22;
T_23.23 ;
    %vpi_call 6 211 "$write", "\012\012" {0 0 0};
T_23.20 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55c9e236d720;
T_24 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e236e7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c9e236e8c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c9e236e3f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55c9e236e260_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55c9e236e5b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55c9e236dea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c9e236ea60_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55c9e236e980_0;
    %assign/vec4 v0x55c9e236e8c0_0, 0;
    %load/vec4 v0x55c9e236e4d0_0;
    %assign/vec4 v0x55c9e236e3f0_0, 0;
    %load/vec4 v0x55c9e236e350_0;
    %assign/vec4 v0x55c9e236e260_0, 0;
    %load/vec4 v0x55c9e236e670_0;
    %assign/vec4 v0x55c9e236e5b0_0, 0;
    %load/vec4 v0x55c9e236dfb0_0;
    %assign/vec4 v0x55c9e236dea0_0, 0;
    %load/vec4 v0x55c9e236eb20_0;
    %assign/vec4 v0x55c9e236ea60_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55c9e236d720;
T_25 ;
    %wait E_0x55c9e236de30;
    %load/vec4 v0x55c9e236e8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c9e236e980_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236eb20_0, 0, 1;
    %jmp T_25.5;
T_25.0 ;
    %load/vec4 v0x55c9e236ebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c9e236e980_0, 0, 3;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c9e236e980_0, 0, 3;
T_25.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236eb20_0, 0, 1;
    %jmp T_25.5;
T_25.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c9e236e980_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236eb20_0, 0, 1;
    %jmp T_25.5;
T_25.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c9e236e980_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236eb20_0, 0, 1;
    %jmp T_25.5;
T_25.3 ;
    %load/vec4 v0x55c9e236e5b0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c9e236e3f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c9e236e980_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e236eb20_0, 0, 1;
    %jmp T_25.9;
T_25.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c9e236e980_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236eb20_0, 0, 1;
T_25.9 ;
    %jmp T_25.5;
T_25.5 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55c9e236d720;
T_26 ;
    %wait E_0x55c9e236ddd0;
    %load/vec4 v0x55c9e236e8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c9e236dfb0_0, 0, 7;
    %jmp T_26.5;
T_26.0 ;
    %load/vec4 v0x55c9e236ebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55c9e236dfb0_0, 0, 7;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x55c9e236dea0_0;
    %store/vec4 v0x55c9e236dfb0_0, 0, 7;
T_26.7 ;
    %jmp T_26.5;
T_26.1 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x55c9e236dfb0_0, 0, 7;
    %jmp T_26.5;
T_26.2 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55c9e236dfb0_0, 0, 7;
    %jmp T_26.5;
T_26.3 ;
    %load/vec4 v0x55c9e236dea0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_26.8, 4;
    %load/vec4 v0x55c9e236dea0_0;
    %store/vec4 v0x55c9e236dfb0_0, 0, 7;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v0x55c9e236dea0_0;
    %addi 1, 0, 7;
    %store/vec4 v0x55c9e236dfb0_0, 0, 7;
T_26.9 ;
    %jmp T_26.5;
T_26.5 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55c9e236d720;
T_27 ;
    %wait E_0x55c9e236dd60;
    %load/vec4 v0x55c9e236e8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236e070_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55c9e236e350_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236e670_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9e236e4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236e730_0, 0, 1;
    %jmp T_27.5;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236e070_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55c9e236e350_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236e670_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9e236e4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236e730_0, 0, 1;
    %jmp T_27.5;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236e070_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55c9e236e350_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236e670_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9e236e4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236e730_0, 0, 1;
    %jmp T_27.5;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236e070_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55c9e236e350_0, 0, 9;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236e670_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9e236e4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236e730_0, 0, 1;
    %jmp T_27.5;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e236e070_0, 0, 1;
    %load/vec4 v0x55c9e236e260_0;
    %addi 1, 0, 9;
    %store/vec4 v0x55c9e236e350_0, 0, 9;
    %load/vec4 v0x55c9e236e260_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.6, 5;
    %load/vec4 v0x55c9e236e5b0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236e670_0, 0, 6;
    %load/vec4 v0x55c9e236e3f0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x55c9e236e4d0_0, 0, 2;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x55c9e236e5b0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55c9e236e670_0, 0, 6;
    %load/vec4 v0x55c9e236e3f0_0;
    %store/vec4 v0x55c9e236e4d0_0, 0, 2;
T_27.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e236e730_0, 0, 1;
    %jmp T_27.7;
T_27.6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236e670_0, 0, 6;
    %load/vec4 v0x55c9e236e3f0_0;
    %store/vec4 v0x55c9e236e4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e236e730_0, 0, 1;
T_27.7 ;
    %jmp T_27.5;
T_27.5 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55c9e236ee40;
T_28 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e23707e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9e2370380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9e23704e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c9e2370660_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x55c9e236fc90_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x55c9e236fe50_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x55c9e2370010_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55c9e236f770_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55c9e236f910_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55c9e236fad0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55c9e2370420_0;
    %assign/vec4 v0x55c9e2370380_0, 0;
    %load/vec4 v0x55c9e23705a0_0;
    %assign/vec4 v0x55c9e23704e0_0, 0;
    %load/vec4 v0x55c9e2370720_0;
    %assign/vec4 v0x55c9e2370660_0, 0;
    %load/vec4 v0x55c9e236fd70_0;
    %assign/vec4 v0x55c9e236fc90_0, 0;
    %load/vec4 v0x55c9e236ff30_0;
    %assign/vec4 v0x55c9e236fe50_0, 0;
    %load/vec4 v0x55c9e23700f0_0;
    %assign/vec4 v0x55c9e2370010_0, 0;
    %load/vec4 v0x55c9e236f830_0;
    %assign/vec4 v0x55c9e236f770_0, 0;
    %load/vec4 v0x55c9e236f9f0_0;
    %assign/vec4 v0x55c9e236f910_0, 0;
    %load/vec4 v0x55c9e236fbb0_0;
    %assign/vec4 v0x55c9e236fad0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55c9e236ee40;
T_29 ;
    %wait E_0x55c9e236f240;
    %load/vec4 v0x55c9e23702e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x55c9e236f390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e2370420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_29.5 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_29.6, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c9e236f480_0;
    %store/vec4 v0x55c9e236fd70_0, 4, 1;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_29.5;
T_29.6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236f830_0, 0, 6;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_29.7, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e2370420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_29.9 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_29.10, 5;
    %load/vec4 v0x55c9e236f480_0;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_29.11, 5;
    %load/vec4 v0x55c9e236f660_0;
    %load/vec4 v0x55c9e236f480_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55c9e236f480_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e236fd70_0, 4, 16;
    %jmp T_29.12;
T_29.11 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55c9e236f480_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e236fd70_0, 4, 16;
T_29.12 ;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_29.9;
T_29.10 ;
    %load/vec4 v0x55c9e236f550_0;
    %store/vec4 v0x55c9e236f830_0, 0, 6;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e2370420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_29.13 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_29.14, 5;
    %load/vec4 v0x55c9e236f480_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_29.15, 5;
    %load/vec4 v0x55c9e236f660_0;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %add;
    %muli 16, 0, 32;
    %part/u 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55c9e236f480_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e236fd70_0, 4, 16;
    %jmp T_29.16;
T_29.15 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55c9e236f480_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e236fd70_0, 4, 16;
T_29.16 ;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_29.13;
T_29.14 ;
    %load/vec4 v0x55c9e236f550_0;
    %store/vec4 v0x55c9e236f830_0, 0, 6;
T_29.8 ;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e2370420_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_29.17 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_29.18, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c9e236f480_0;
    %store/vec4 v0x55c9e236fd70_0, 4, 1;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_29.17;
T_29.18 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236f830_0, 0, 6;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55c9e236ee40;
T_30 ;
    %wait E_0x55c9e236f240;
    %load/vec4 v0x55c9e23702e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x55c9e236f390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e23705a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_30.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c9e236f480_0;
    %store/vec4 v0x55c9e236ff30_0, 4, 1;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236f9f0_0, 0, 6;
    %jmp T_30.5;
T_30.2 ;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_30.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e23705a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_30.10 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_30.11, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c9e236f480_0;
    %store/vec4 v0x55c9e236ff30_0, 4, 1;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_30.10;
T_30.11 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236f9f0_0, 0, 6;
    %jmp T_30.9;
T_30.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e23705a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_30.12 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_30.13, 5;
    %load/vec4 v0x55c9e236f480_0;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.14, 5;
    %load/vec4 v0x55c9e236f660_0;
    %load/vec4 v0x55c9e236f480_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55c9e236f480_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e236ff30_0, 4, 16;
    %jmp T_30.15;
T_30.14 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55c9e236f480_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e236ff30_0, 4, 16;
T_30.15 ;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_30.12;
T_30.13 ;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x55c9e236f9f0_0, 0, 6;
T_30.9 ;
    %jmp T_30.5;
T_30.3 ;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_30.16, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e23705a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_30.18 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_30.19, 5;
    %load/vec4 v0x55c9e236f480_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_30.20, 5;
    %load/vec4 v0x55c9e236f660_0;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %add;
    %muli 16, 0, 32;
    %part/u 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55c9e236f480_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e236ff30_0, 4, 16;
    %jmp T_30.21;
T_30.20 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55c9e236f480_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e236ff30_0, 4, 16;
T_30.21 ;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_30.18;
T_30.19 ;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %addi 8, 0, 32;
    %pad/u 6;
    %store/vec4 v0x55c9e236f9f0_0, 0, 6;
    %jmp T_30.17;
T_30.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e23705a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_30.22 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_30.23, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c9e236f480_0;
    %store/vec4 v0x55c9e236ff30_0, 4, 1;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_30.22;
T_30.23 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236f9f0_0, 0, 6;
T_30.17 ;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e23705a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_30.24 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_30.25, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c9e236f480_0;
    %store/vec4 v0x55c9e236ff30_0, 4, 1;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_30.24;
T_30.25 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236f9f0_0, 0, 6;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55c9e236ee40;
T_31 ;
    %wait E_0x55c9e236f240;
    %load/vec4 v0x55c9e23702e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x55c9e236f390_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e2370720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_31.5 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_31.6, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c9e236f480_0;
    %store/vec4 v0x55c9e23700f0_0, 4, 1;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_31.5;
T_31.6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236fbb0_0, 0, 6;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_31.7, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e2370720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_31.9 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_31.10, 5;
    %load/vec4 v0x55c9e236f480_0;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.11, 5;
    %load/vec4 v0x55c9e236f660_0;
    %load/vec4 v0x55c9e236f480_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55c9e236f480_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e23700f0_0, 4, 16;
    %jmp T_31.12;
T_31.11 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55c9e236f480_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e23700f0_0, 4, 16;
T_31.12 ;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_31.9;
T_31.10 ;
    %load/vec4 v0x55c9e236f550_0;
    %store/vec4 v0x55c9e236fbb0_0, 0, 6;
    %jmp T_31.8;
T_31.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e2370720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_31.13 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_31.14, 5;
    %load/vec4 v0x55c9e236f480_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz  T_31.15, 5;
    %load/vec4 v0x55c9e236f660_0;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %load/vec4 v0x55c9e236f550_0;
    %pad/u 32;
    %subi 8, 0, 32;
    %add;
    %muli 16, 0, 32;
    %part/u 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55c9e236f480_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e23700f0_0, 4, 16;
    %jmp T_31.16;
T_31.15 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 7, 0, 33;
    %load/vec4 v0x55c9e236f480_0;
    %pad/s 33;
    %sub;
    %muli 16, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0x55c9e23700f0_0, 4, 16;
T_31.16 ;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_31.13;
T_31.14 ;
    %load/vec4 v0x55c9e236f550_0;
    %store/vec4 v0x55c9e236fbb0_0, 0, 6;
T_31.8 ;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e2370720_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
T_31.17 ;
    %load/vec4 v0x55c9e236f480_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_31.18, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x55c9e236f480_0;
    %store/vec4 v0x55c9e23700f0_0, 4, 1;
    %load/vec4 v0x55c9e236f480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e236f480_0, 0, 32;
    %jmp T_31.17;
T_31.18 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55c9e236fbb0_0, 0, 6;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55c9e23657a0;
T_32 ;
    %wait E_0x55c9e21ca9f0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55c9e2370d40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55c9e2370d40_0;
    %pad/u 32;
    %cmpi/u 12, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %vpi_call 3 170 "$write", "top: %d\012", v0x55c9e2370d40_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2370f20_0, 0, 32;
T_32.2 ;
    %load/vec4 v0x55c9e2370f20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.3, 5;
    %load/vec4 v0x55c9e23710c0_0;
    %pushi/vec4 8, 0, 34;
    %load/vec4 v0x55c9e2370f20_0;
    %pad/s 34;
    %sub;
    %muli 21, 0, 34;
    %subi 1, 0, 34;
    %pad/s 36;
    %subi 20, 0, 36;
    %part/s 21;
    %vpi_call 3 171 "$write", "%d", S<0,vec4,s21> {1 0 0};
    %load/vec4 v0x55c9e2370f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2370f20_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %vpi_call 3 172 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2370f20_0, 0, 32;
T_32.4 ;
    %load/vec4 v0x55c9e2370f20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.5, 5;
    %load/vec4 v0x55c9e23711d0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55c9e2370f20_0;
    %sub;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 3 173 "$write", "%d", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x55c9e2370f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2370f20_0, 0, 32;
    %jmp T_32.4;
T_32.5 ;
    %vpi_call 3 174 "$write", "\012" {0 0 0};
    %vpi_call 3 175 "$write", "%b %d", v0x55c9e2371ec0_0, v0x55c9e23718f0_0 {0 0 0};
    %vpi_call 3 176 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2370f20_0, 0, 32;
T_32.6 ;
    %load/vec4 v0x55c9e2370f20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.7, 5;
    %load/vec4 v0x55c9e2371b60_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55c9e2370f20_0;
    %sub;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 3 177 "$write", "%d", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x55c9e2370f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2370f20_0, 0, 32;
    %jmp T_32.6;
T_32.7 ;
    %vpi_call 3 178 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2370f20_0, 0, 32;
T_32.8 ;
    %load/vec4 v0x55c9e2370f20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.9, 5;
    %load/vec4 v0x55c9e2371c30_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55c9e2370f20_0;
    %sub;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 3 179 "$write", "%d", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x55c9e2370f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2370f20_0, 0, 32;
    %jmp T_32.8;
T_32.9 ;
    %vpi_call 3 180 "$write", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e2370f20_0, 0, 32;
T_32.10 ;
    %load/vec4 v0x55c9e2370f20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_32.11, 5;
    %load/vec4 v0x55c9e2371d00_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55c9e2370f20_0;
    %sub;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 3 181 "$write", "%d", S<0,vec4,s16> {1 0 0};
    %load/vec4 v0x55c9e2370f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e2370f20_0, 0, 32;
    %jmp T_32.10;
T_32.11 ;
    %vpi_call 3 182 "$write", "\012" {0 0 0};
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55c9e23725d0;
T_33 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e2373690_0;
    %inv;
    %load/vec4 v0x55c9e2373c20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x55c9e2373510_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x55c9e2373a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2373730, 0, 4;
    %jmp T_33.7;
T_33.2 ;
    %load/vec4 v0x55c9e2373b40_0;
    %ix/getv 3, v0x55c9e2373a60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2373730, 0, 4;
    %jmp T_33.7;
T_33.3 ;
    %load/vec4 v0x55c9e2373b40_0;
    %ix/getv 3, v0x55c9e2373a60_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2373730, 4, 5;
    %jmp T_33.7;
T_33.4 ;
    %load/vec4 v0x55c9e2373b40_0;
    %ix/getv 3, v0x55c9e2373a60_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2373730, 4, 5;
    %jmp T_33.7;
T_33.5 ;
    %load/vec4 v0x55c9e2373b40_0;
    %ix/getv 3, v0x55c9e2373a60_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2373730, 4, 5;
    %jmp T_33.7;
T_33.7 ;
    %pop/vec4 1;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55c9e23725d0;
T_34 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e2373690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %ix/getv 4, v0x55c9e2373840_0;
    %load/vec4a v0x55c9e2373730, 4;
    %assign/vec4 v0x55c9e2373410_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55c9e23725d0;
T_35 ;
    %wait E_0x55c9e2372920;
    %load/vec4 v0x55c9e2373410_0;
    %store/vec4 v0x55c9e2373950_0, 0, 32;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55c9e2373de0;
T_36 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e2374de0_0;
    %inv;
    %load/vec4 v0x55c9e2375350_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x55c9e2374c80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x55c9e2375190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2374e80, 0, 4;
    %jmp T_36.7;
T_36.2 ;
    %load/vec4 v0x55c9e2375270_0;
    %ix/getv 3, v0x55c9e2375190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2374e80, 0, 4;
    %jmp T_36.7;
T_36.3 ;
    %load/vec4 v0x55c9e2375270_0;
    %ix/getv 3, v0x55c9e2375190_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2374e80, 4, 5;
    %jmp T_36.7;
T_36.4 ;
    %load/vec4 v0x55c9e2375270_0;
    %ix/getv 3, v0x55c9e2375190_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2374e80, 4, 5;
    %jmp T_36.7;
T_36.5 ;
    %load/vec4 v0x55c9e2375270_0;
    %ix/getv 3, v0x55c9e2375190_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2374e80, 4, 5;
    %jmp T_36.7;
T_36.7 ;
    %pop/vec4 1;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55c9e2373de0;
T_37 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e2374de0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %ix/getv 4, v0x55c9e2374f70_0;
    %load/vec4a v0x55c9e2374e80, 4;
    %assign/vec4 v0x55c9e2374b80_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55c9e2373de0;
T_38 ;
    %wait E_0x55c9e2374090;
    %load/vec4 v0x55c9e2374b80_0;
    %store/vec4 v0x55c9e2375080_0, 0, 32;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55c9e2375510;
T_39 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e2376530_0;
    %inv;
    %load/vec4 v0x55c9e2376ac0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x55c9e23763b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x55c9e2376900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e23765d0, 0, 4;
    %jmp T_39.7;
T_39.2 ;
    %load/vec4 v0x55c9e23769e0_0;
    %ix/getv 3, v0x55c9e2376900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e23765d0, 0, 4;
    %jmp T_39.7;
T_39.3 ;
    %load/vec4 v0x55c9e23769e0_0;
    %ix/getv 3, v0x55c9e2376900_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e23765d0, 4, 5;
    %jmp T_39.7;
T_39.4 ;
    %load/vec4 v0x55c9e23769e0_0;
    %ix/getv 3, v0x55c9e2376900_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e23765d0, 4, 5;
    %jmp T_39.7;
T_39.5 ;
    %load/vec4 v0x55c9e23769e0_0;
    %ix/getv 3, v0x55c9e2376900_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e23765d0, 4, 5;
    %jmp T_39.7;
T_39.7 ;
    %pop/vec4 1;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55c9e2375510;
T_40 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e2376530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %ix/getv 4, v0x55c9e23766e0_0;
    %load/vec4a v0x55c9e23765d0, 4;
    %assign/vec4 v0x55c9e23762b0_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55c9e2375510;
T_41 ;
    %wait E_0x55c9e23757c0;
    %load/vec4 v0x55c9e23762b0_0;
    %store/vec4 v0x55c9e23767f0_0, 0, 32;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55c9e2376c80;
T_42 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e2377d90_0;
    %inv;
    %load/vec4 v0x55c9e2378300_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x55c9e2377b20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x55c9e2378140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2377e30, 0, 4;
    %jmp T_42.7;
T_42.2 ;
    %load/vec4 v0x55c9e2378220_0;
    %ix/getv 3, v0x55c9e2378140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2377e30, 0, 4;
    %jmp T_42.7;
T_42.3 ;
    %load/vec4 v0x55c9e2378220_0;
    %ix/getv 3, v0x55c9e2378140_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2377e30, 4, 5;
    %jmp T_42.7;
T_42.4 ;
    %load/vec4 v0x55c9e2378220_0;
    %ix/getv 3, v0x55c9e2378140_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2377e30, 4, 5;
    %jmp T_42.7;
T_42.5 ;
    %load/vec4 v0x55c9e2378220_0;
    %ix/getv 3, v0x55c9e2378140_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2377e30, 4, 5;
    %jmp T_42.7;
T_42.7 ;
    %pop/vec4 1;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55c9e2376c80;
T_43 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e2377d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %ix/getv 4, v0x55c9e2377f20_0;
    %load/vec4a v0x55c9e2377e30, 4;
    %assign/vec4 v0x55c9e2377a20_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55c9e2376c80;
T_44 ;
    %wait E_0x55c9e2376f30;
    %load/vec4 v0x55c9e2377a20_0;
    %store/vec4 v0x55c9e2378030_0, 0, 32;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x55c9e23784c0;
T_45 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e2378fe0_0;
    %inv;
    %load/vec4 v0x55c9e2379550_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x55c9e2379440_0;
    %ix/getv 3, v0x55c9e2379330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e2379080, 0, 4;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55c9e23784c0;
T_46 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e2378fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %ix/getv 4, v0x55c9e2379120_0;
    %load/vec4a v0x55c9e2379080, 4;
    %assign/vec4 v0x55c9e2378e20_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55c9e23784c0;
T_47 ;
    %wait E_0x55c9e2378730;
    %load/vec4 v0x55c9e2378e20_0;
    %store/vec4 v0x55c9e2379250_0, 0, 128;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x55c9e2379710;
T_48 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e237a460_0;
    %inv;
    %load/vec4 v0x55c9e237a9d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x55c9e237a8c0_0;
    %ix/getv 3, v0x55c9e237a7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e237a500, 0, 4;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x55c9e2379710;
T_49 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e237a460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %ix/getv 4, v0x55c9e237a5a0_0;
    %load/vec4a v0x55c9e237a500, 4;
    %assign/vec4 v0x55c9e237a2a0_0, 0;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55c9e2379710;
T_50 ;
    %wait E_0x55c9e2379b60;
    %load/vec4 v0x55c9e237a2a0_0;
    %store/vec4 v0x55c9e237a6d0_0, 0, 128;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x55c9e237ab90;
T_51 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e237b8e0_0;
    %inv;
    %load/vec4 v0x55c9e237be50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x55c9e237bd40_0;
    %ix/getv 3, v0x55c9e237bc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c9e237b980, 0, 4;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x55c9e237ab90;
T_52 ;
    %wait E_0x55c9e21ca9f0;
    %load/vec4 v0x55c9e237b8e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %ix/getv 4, v0x55c9e237ba20_0;
    %load/vec4a v0x55c9e237b980, 4;
    %assign/vec4 v0x55c9e237b720_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x55c9e237ab90;
T_53 ;
    %wait E_0x55c9e237afe0;
    %load/vec4 v0x55c9e237b720_0;
    %store/vec4 v0x55c9e237bb50_0, 0, 128;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x55c9e22d8d40;
T_54 ;
    %vpi_call 2 201 "$dumpfile", "tpu.vcd" {0 0 0};
    %vpi_call 2 202 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c9e22d8d40 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x55c9e22d8d40;
T_55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e237df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e237c010_0, 0, 1;
    %delay 50, 0;
T_55.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_55.1, 8;
    %delay 50, 0;
    %load/vec4 v0x55c9e237c010_0;
    %inv;
    %store/vec4 v0x55c9e237c010_0, 0, 1;
    %jmp T_55.0;
T_55.1 ;
    %end;
    .thread T_55;
    .scope S_0x55c9e22d8d40;
T_56 ;
    %vpi_call 2 245 "$readmemb", "mat1.txt", v0x55c9e237c5e0 {0 0 0};
    %vpi_call 2 246 "$readmemb", "mat2.txt", v0x55c9e237c6a0 {0 0 0};
    %vpi_call 2 247 "$readmemb", "golden1.txt", v0x55c9e237c1b0 {0 0 0};
    %vpi_call 2 248 "$readmemb", "golden2.txt", v0x55c9e237c250 {0 0 0};
    %vpi_call 2 249 "$readmemb", "golden3.txt", v0x55c9e237c310 {0 0 0};
    %delay 100, 0;
    %fork TD_test_tpu.data2sram, S_0x55c9e21d89f0;
    %join;
    %fork TD_test_tpu.golden_transform, S_0x55c9e2365520;
    %join;
    %vpi_call 2 255 "$write", "|\012" {0 0 0};
    %vpi_call 2 256 "$write", "Three input groups of matrix\012" {0 0 0};
    %vpi_call 2 257 "$write", "|\012" {0 0 0};
    %fork TD_test_tpu.display_data, S_0x55c9e21d9230;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e237e340_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e237c0d0_0, 0, 32;
    %wait E_0x55c9e229d620;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e237df80_0, 0, 1;
    %wait E_0x55c9e229d620;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e237df80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c9e237e340_0, 0, 1;
    %wait E_0x55c9e229d620;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9e237e340_0, 0, 1;
T_56.0 ;
    %load/vec4 v0x55c9e237e2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_56.1, 8;
    %wait E_0x55c9e229d620;
    %load/vec4 v0x55c9e237c0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e237c0d0_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
T_56.2 ;
    %load/vec4 v0x55c9e237c420_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_56.3, 5;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e430, 4;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2379080, 4;
    %cmp/e;
    %jmp/0xz  T_56.4, 4;
    %vpi_call 2 287 "$write", "sram #c0 address: %d PASS!!\012", &PV<v0x55c9e237c420_0, 0, 6> {0 0 0};
    %jmp T_56.5;
T_56.4 ;
    %vpi_call 2 289 "$write", "You have wrong answer in the sram #c0 !!!\012\012" {0 0 0};
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2379080, 4;
    %parti/s 16, 112, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2379080, 4;
    %parti/s 16, 96, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2379080, 4;
    %parti/s 16, 80, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2379080, 4;
    %parti/s 16, 64, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2379080, 4;
    %parti/s 16, 48, 7;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2379080, 4;
    %parti/s 16, 32, 7;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2379080, 4;
    %parti/s 16, 16, 6;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e2379080, 4;
    %parti/s 16, 0, 2;
    %vpi_call 2 290 "$write", "Your answer at address %d is \012%d %d %d %d %d %d %d %d \012", &PV<v0x55c9e237c420_0, 0, 6>, S<7,vec4,s16>, S<6,vec4,s16>, S<5,vec4,s16>, S<4,vec4,s16>, S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {8 0 0};
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e430, 4;
    %parti/s 16, 112, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e430, 4;
    %parti/s 16, 96, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e430, 4;
    %parti/s 16, 80, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e430, 4;
    %parti/s 16, 64, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e430, 4;
    %parti/s 16, 48, 7;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e430, 4;
    %parti/s 16, 32, 7;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e430, 4;
    %parti/s 16, 16, 6;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e430, 4;
    %parti/s 16, 0, 2;
    %vpi_call 2 291 "$write", "But the golden answer is  \012%d %d %d %d %d %d %d %d \012", S<7,vec4,s16>, S<6,vec4,s16>, S<5,vec4,s16>, S<4,vec4,s16>, S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {8 0 0};
    %vpi_call 2 292 "$finish" {0 0 0};
T_56.5 ;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
    %jmp T_56.2;
T_56.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
T_56.6 ;
    %load/vec4 v0x55c9e237c420_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_56.7, 5;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e4f0, 4;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237a500, 4;
    %cmp/e;
    %jmp/0xz  T_56.8, 4;
    %vpi_call 2 297 "$write", "sram #c1 address: %d PASS!!\012", &PV<v0x55c9e237c420_0, 0, 6> {0 0 0};
    %jmp T_56.9;
T_56.8 ;
    %vpi_call 2 299 "$write", "You have wrong answer in the sram #c1 !!!\012\012" {0 0 0};
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237a500, 4;
    %parti/s 16, 112, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237a500, 4;
    %parti/s 16, 96, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237a500, 4;
    %parti/s 16, 80, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237a500, 4;
    %parti/s 16, 64, 8;
    %vpi_call 2 300 "$write", "Your answer at address %d is \012%d %d %d %d  \012", &PV<v0x55c9e237c420_0, 0, 6>, S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e4f0, 4;
    %parti/s 16, 112, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e4f0, 4;
    %parti/s 16, 96, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e4f0, 4;
    %parti/s 16, 80, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e4f0, 4;
    %parti/s 16, 64, 8;
    %vpi_call 2 301 "$write", "But the golden answer is  \012%d %d %d %d \012", S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %vpi_call 2 302 "$finish" {0 0 0};
T_56.9 ;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
    %jmp T_56.6;
T_56.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
T_56.10 ;
    %load/vec4 v0x55c9e237c420_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_56.11, 5;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e5b0, 4;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237b980, 4;
    %cmp/e;
    %jmp/0xz  T_56.12, 4;
    %vpi_call 2 307 "$write", "sram #c1 address: %d PASS!!\012", &PV<v0x55c9e237c420_0, 0, 6> {0 0 0};
    %jmp T_56.13;
T_56.12 ;
    %vpi_call 2 309 "$write", "You have wrong answer in the sram #c2 !!!\012\012" {0 0 0};
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237b980, 4;
    %parti/s 16, 112, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237b980, 4;
    %parti/s 16, 96, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237b980, 4;
    %parti/s 16, 80, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237b980, 4;
    %parti/s 16, 64, 8;
    %vpi_call 2 310 "$write", "Your answer at address %d is \012%d %d %d %d  \012", &PV<v0x55c9e237c420_0, 0, 6>, S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e5b0, 4;
    %parti/s 16, 112, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e5b0, 4;
    %parti/s 16, 96, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e5b0, 4;
    %parti/s 16, 80, 8;
    %ix/getv/s 4, v0x55c9e237c420_0;
    %load/vec4a v0x55c9e237e5b0, 4;
    %parti/s 16, 64, 8;
    %vpi_call 2 311 "$write", "But the golden answer is  \012%d %d %d %d \012", S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
    %vpi_call 2 312 "$finish" {0 0 0};
T_56.13 ;
    %load/vec4 v0x55c9e237c420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9e237c420_0, 0, 32;
    %jmp T_56.10;
T_56.11 ;
    %vpi_call 2 317 "$display", "Total cycle count C after three matrix evaluation = %d.", v0x55c9e237c0d0_0 {0 0 0};
    %delay 50, 0;
    %vpi_call 2 318 "$finish" {0 0 0};
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "test_tpu.v";
    "tpu_top.v";
    "addr_sel.v";
    "quantize.v";
    "systolic.v";
    "systolic_controll.v";
    "write_out.v";
    "sram_256x32b.v";
    "sram_16x128b.v";
