#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                                                                                                 0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                                                  1.705    17.934
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q.QDI[0] (Q_FRAG)                                                                                                                                 0.000    17.934
data arrival time                                                                                                                                                                                             17.934

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q.QCK[0] (Q_FRAG)                                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.934
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.829


#Path 2
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                                               1.705    17.934
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.934
data arrival time                                                                                                                                                                                             17.934

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.934
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.829


#Path 3
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                                               1.705    17.934
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.934
data arrival time                                                                                                                                                                                             17.934

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.934
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.829


#Path 4
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                                                                                               0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                                                1.705    17.934
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2.QDI[0] (Q_FRAG)                                                                                                                               0.000    17.934
data arrival time                                                                                                                                                                                             17.934

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.934
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.829


#Path 5
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                                                                                               0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                                                1.705    17.934
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5.QDI[0] (Q_FRAG)                                                                                                                               0.000    17.934
data arrival time                                                                                                                                                                                             17.934

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.934
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.829


#Path 6
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                                               1.705    17.934
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.934
data arrival time                                                                                                                                                                                             17.934

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.934
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.829


#Path 7
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 8
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 9
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 10
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 11
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 12
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 13
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 14
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 15
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 16
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 17
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 18
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 19
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 20
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 21
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                               0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1.QDI[0] (Q_FRAG)                                                                                                                               0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 22
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                               0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9.QDI[0] (Q_FRAG)                                                                                                                               0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 23
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 24
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                               0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8.QDI[0] (Q_FRAG)                                                                                                                               0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 25
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                               0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7.QDI[0] (Q_FRAG)                                                                                                                               0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 26
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                               0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6.QDI[0] (Q_FRAG)                                                                                                                               0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 27
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                               0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3.QDI[0] (Q_FRAG)                                                                                                                               0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 28
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 29
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 30
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 31
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                                               0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                1.605    17.834
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4.QDI[0] (Q_FRAG)                                                                                                                               0.000    17.835
data arrival time                                                                                                                                                                                             17.835

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4.QCK[0] (Q_FRAG)                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.835
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.729


#Path 32
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                                              0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                                               1.462    17.691
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QDI[0] (Q_FRAG)                                                                                                                              0.000    17.691
data arrival time                                                                                                                                                                                             17.691

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.691
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.586


#Path 33
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                                             1.701     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     1.701
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     3.423
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                           0.000     4.885
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.593     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.478
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.783
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     9.089
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                   0.000    10.694
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.305    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                                       0.000    13.462
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                        1.305    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                                                 0.000    14.767
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                                                  1.462    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                                                                           0.000    16.229
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                                                            1.305    17.534
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QDI[0] (Q_FRAG)                                                                                                                                   0.000    17.534
data arrival time                                                                                                                                                                                             17.534

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QCK[0] (Q_FRAG)                                                                                                                                   0.000     0.000
clock uncertainty                                                                                                                                                                                    0.000     0.000
cell setup time                                                                                                                                                                                      0.105     0.105
data required time                                                                                                                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                             0.105
data arrival time                                                                                                                                                                                            -17.534
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                             -17.429


#Path 34
Startpoint: u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : out:arnold_clk_o.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                               0.000     0.000
clock source latency                                                                     0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                         0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QCK[0] (Q_FRAG)                       0.000     0.000
u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]      1.701     1.701
$iopadmap$AL4S3B_FPGA_top.arnold_clk_o.O_DAT[0] (BIDIR_CELL)                             0.000     1.701
$iopadmap$AL4S3B_FPGA_top.arnold_clk_o.O_PAD_$out[0] (BIDIR_CELL)                        9.809    11.510
out:arnold_clk_o.outpad[0] (.output)                                                     0.000    11.510
data arrival time                                                                                 11.510

clock virtual_io_clock (rise edge)                                                       0.000     0.000
clock source latency                                                                     0.000     0.000
clock uncertainty                                                                        0.000     0.000
output external delay                                                                    0.000     0.000
data required time                                                                                 0.000
--------------------------------------------------------------------------------------------------------
data required time                                                                                 0.000
data arrival time                                                                                -11.510
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -11.510


#Path 35
Startpoint: arnold_rst_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : out:arnold_rst_o.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                              0.000     0.000
clock source latency                                                                    0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                        0.000     0.000
arnold_rst_o_dffc_Q.QCK[0] (Q_FRAG)                                                     0.000     0.000
arnold_rst_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$AL4S3B_FPGA_top.arnold_rst_o.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$AL4S3B_FPGA_top.arnold_rst_o.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:arnold_rst_o.outpad[0] (.output)                                                    0.000    11.510
data arrival time                                                                                11.510

clock virtual_io_clock (rise edge)                                                      0.000     0.000
clock source latency                                                                    0.000     0.000
clock uncertainty                                                                       0.000     0.000
output external delay                                                                   0.000     0.000
data required time                                                                                0.000
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.000
data arrival time                                                                               -11.510
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -11.510


#Path 36
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26.QDI[0] (Q_FRAG)                                                0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26.QCK[0] (Q_FRAG)                                                0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 37
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25.QDI[0] (Q_FRAG)                                                0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25.QCK[0] (Q_FRAG)                                                0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 38
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24.QDI[0] (Q_FRAG)                                                0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24.QCK[0] (Q_FRAG)                                                0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 39
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      0.000     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q.QDI[0] (Q_FRAG)                                         0.000     6.913
data arrival time                                                                                                            6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                    0.105     0.105
data required time                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.105
data arrival time                                                                                                           -6.913
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -6.808


#Path 40
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      0.000     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                            6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                    0.105     0.105
data required time                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.105
data arrival time                                                                                                           -6.913
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -6.808


#Path 41
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      0.000     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                            6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                    0.105     0.105
data required time                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.105
data arrival time                                                                                                           -6.913
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -6.808


#Path 42
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      0.000     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                            6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                    0.105     0.105
data required time                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.105
data arrival time                                                                                                           -6.913
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -6.808


#Path 43
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      0.000     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                            6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                    0.105     0.105
data required time                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.105
data arrival time                                                                                                           -6.913
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -6.808


#Path 44
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      0.000     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                            6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                    0.105     0.105
data required time                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.105
data arrival time                                                                                                           -6.913
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -6.808


#Path 45
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      0.000     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                            6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                    0.105     0.105
data required time                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.105
data arrival time                                                                                                           -6.913
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -6.808


#Path 46
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XAB[0] (T_FRAG)                                                                      0.000     4.002
WBs_BYTE_STB_LUT2_I0_3.t_frag.XZ[0] (T_FRAG)                                                                       1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                            6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                    0.105     0.105
data required time                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.105
data arrival time                                                                                                           -6.913
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -6.808


#Path 47
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                      0.000     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                       1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                            6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                    0.105     0.105
data required time                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.105
data arrival time                                                                                                           -6.913
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -6.808


#Path 48
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                          0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                   0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                    0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                      0.000     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                       1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                            6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                         0.000     0.000
clock source latency                                                                                               0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                   0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                  0.000     0.000
cell setup time                                                                                                    0.105     0.105
data required time                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           0.105
data arrival time                                                                                                           -6.913
----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                            -6.808


#Path 49
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27.QDI[0] (Q_FRAG)                                                0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27.QCK[0] (Q_FRAG)                                                0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 50
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QDI[0] (Q_FRAG)                                                0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                                0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 51
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29.QDI[0] (Q_FRAG)                                                0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29.QCK[0] (Q_FRAG)                                                0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 52
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30.QDI[0] (Q_FRAG)                                                0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30.QCK[0] (Q_FRAG)                                                0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 53
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31.QDI[0] (Q_FRAG)                                                0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31.QCK[0] (Q_FRAG)                                                0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 54
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16.QDI[0] (Q_FRAG)                                                  0.000     6.913
data arrival time                                                                                                                        6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                       -6.913
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -6.808


#Path 55
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17.QDI[0] (Q_FRAG)                                                  0.000     6.913
data arrival time                                                                                                                        6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                       -6.913
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -6.808


#Path 56
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18.QDI[0] (Q_FRAG)                                                  0.000     6.913
data arrival time                                                                                                                        6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                       -6.913
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -6.808


#Path 57
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19.QDI[0] (Q_FRAG)                                                  0.000     6.913
data arrival time                                                                                                                        6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                       -6.913
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -6.808


#Path 58
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20.QDI[0] (Q_FRAG)                                                  0.000     6.913
data arrival time                                                                                                                        6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                       -6.913
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -6.808


#Path 59
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21.QDI[0] (Q_FRAG)                                                  0.000     6.913
data arrival time                                                                                                                        6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                       -6.913
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -6.808


#Path 60
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22.QDI[0] (Q_FRAG)                                                  0.000     6.913
data arrival time                                                                                                                        6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                       -6.913
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -6.808


#Path 61
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                      0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                               0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                                0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23.QDI[0] (Q_FRAG)                                                  0.000     6.913
data arrival time                                                                                                                        6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                               0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                                0.105     0.105
data required time                                                                                                                       0.105
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       0.105
data arrival time                                                                                                                       -6.913
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -6.808


#Path 62
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                        0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                         1.305     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 63
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.305     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 64
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24.QDI[0] (Q_FRAG)                                             0.000     6.913
data arrival time                                                                                                                    6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
cell setup time                                                                                                            0.105     0.105
data required time                                                                                                                   0.105
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.105
data arrival time                                                                                                                   -6.913
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -6.808


#Path 65
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : arnold_rst_o_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
arnold_rst_o_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                        0.000     5.308
arnold_rst_o_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                         1.605     6.913
arnold_rst_o_dffc_Q.QDI[0] (Q_FRAG)                                                                                        0.000     6.913
data arrival time                                                                                                                    6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
arnold_rst_o_dffc_Q.QCK[0] (Q_FRAG)                                                                                        0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
cell setup time                                                                                                            0.105     0.105
data required time                                                                                                                   0.105
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.105
data arrival time                                                                                                                   -6.913
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -6.808


#Path 66
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                        0.000     0.000
clock source latency                                                                                              0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                  0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                   0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                        0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                         1.305     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                     0.000     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                      1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                           6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                        0.000     0.000
clock source latency                                                                                              0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell setup time                                                                                                   0.105     0.105
data required time                                                                                                          0.105
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                          0.105
data arrival time                                                                                                          -6.913
---------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                           -6.808


#Path 67
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.305     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 68
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.305     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 69
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.305     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 70
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.305     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 71
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.305     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 72
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.305     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 73
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                        0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                         1.305     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 74
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.305     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                         0.000     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                          1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 75
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                          0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                           1.305     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                         0.000     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                          1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 76
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                     0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                           0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                            1.305     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                          0.000     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                              6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                             -6.913
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -6.808


#Path 77
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                     0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                           0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                            1.305     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                          0.000     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                              6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                             -6.913
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -6.808


#Path 78
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                     0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                           0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                            1.305     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                          0.000     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                              6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                             -6.913
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -6.808


#Path 79
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                     0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                           0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                            1.305     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                          0.000     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                              6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                             -6.913
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -6.808


#Path 80
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                     0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                           0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                            1.305     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                          0.000     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                              6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                             -6.913
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -6.808


#Path 81
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                            0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                           1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                     0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                      0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                           0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                            1.305     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                                                          0.000     4.002
WBs_BYTE_STB_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                           1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                              6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                           0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
cell setup time                                                                                                      0.105     0.105
data required time                                                                                                             0.105
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.105
data arrival time                                                                                                             -6.913
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -6.808


#Path 82
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26.QDI[0] (Q_FRAG)                                             0.000     6.913
data arrival time                                                                                                                    6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
cell setup time                                                                                                            0.105     0.105
data required time                                                                                                                   0.105
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.105
data arrival time                                                                                                                   -6.913
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -6.808


#Path 83
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25.QDI[0] (Q_FRAG)                                             0.000     6.913
data arrival time                                                                                                                    6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
cell setup time                                                                                                            0.105     0.105
data required time                                                                                                                   0.105
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.105
data arrival time                                                                                                                   -6.913
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -6.808


#Path 84
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                        0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                         1.305     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 85
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                        0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                         1.305     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 86
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                        0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                         1.305     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 87
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                    0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                     0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                        0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                         1.305     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XAB[0] (T_FRAG)                                                                       0.000     4.002
WBs_BYTE_STB_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                       0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10.QDI[0] (Q_FRAG)                                       0.000     6.913
data arrival time                                                                                                             6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10.QCK[0] (Q_FRAG)                                       0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.913
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.808


#Path 88
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23.QDI[0] (Q_FRAG)                                               0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 89
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22.QDI[0] (Q_FRAG)                                               0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 90
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21.QDI[0] (Q_FRAG)                                               0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 91
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20.QDI[0] (Q_FRAG)                                               0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 92
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18.QDI[0] (Q_FRAG)                                               0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 93
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17.QDI[0] (Q_FRAG)                                               0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 94
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16.QDI[0] (Q_FRAG)                                               0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 95
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30.QDI[0] (Q_FRAG)                                             0.000     6.913
data arrival time                                                                                                                    6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
cell setup time                                                                                                            0.105     0.105
data required time                                                                                                                   0.105
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.105
data arrival time                                                                                                                   -6.913
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -6.808


#Path 96
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29.QDI[0] (Q_FRAG)                                             0.000     6.913
data arrival time                                                                                                                    6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
cell setup time                                                                                                            0.105     0.105
data required time                                                                                                                   0.105
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.105
data arrival time                                                                                                                   -6.913
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -6.808


#Path 97
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28.QDI[0] (Q_FRAG)                                             0.000     6.913
data arrival time                                                                                                                    6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
cell setup time                                                                                                            0.105     0.105
data required time                                                                                                                   0.105
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.105
data arrival time                                                                                                                   -6.913
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -6.808


#Path 98
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                  0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                           0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                 0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                  1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                             0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27.QDI[0] (Q_FRAG)                                             0.000     6.913
data arrival time                                                                                                                    6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                                                       0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                           0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
cell setup time                                                                                                            0.105     0.105
data required time                                                                                                                   0.105
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   0.105
data arrival time                                                                                                                   -6.913
------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                    -6.808


#Path 99
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.TBS[0] (C_FRAG)                                             0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                              0.996     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                   0.000     2.697
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                    1.305     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.002
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag.XZ[0] (T_FRAG)                        1.305     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                               0.000     5.308
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                1.605     6.913
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19.QDI[0] (Q_FRAG)                                               0.000     6.913
data arrival time                                                                                                                      6.913

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                                         0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                             0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19.QCK[0] (Q_FRAG)                                               0.000     0.000
clock uncertainty                                                                                                            0.000     0.000
cell setup time                                                                                                              0.105     0.105
data required time                                                                                                                     0.105
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     0.105
data arrival time                                                                                                                     -6.913
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -6.808


#Path 100
Startpoint: u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Endpoint  : u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QDI[0] (Q_FRAG clocked by u_AL4S3B_FPGA_IP.u_arnold_controller.clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QCK[0] (Q_FRAG)                                     0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q.QZ[0] (Q_FRAG) [clock-to-output]                    1.701     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XSL[0] (T_FRAG)                           0.000     1.701
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag.XZ[0] (T_FRAG)                            1.462     3.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.164
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.469
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag.TA1[0] (C_FRAG)                                 0.000     4.469
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  1.721     6.190
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QDI[0] (Q_FRAG)                                         0.000     6.190
data arrival time                                                                                                             6.190

clock u_AL4S3B_FPGA_IP.u_arnold_controller.clk (rise edge)                                                          0.000     0.000
clock source latency                                                                                                0.000     0.000
u_gclkbuff_clock.IZ[0] (GMUX_IC)                                                                                    0.000     0.000
u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell setup time                                                                                                     0.105     0.105
data required time                                                                                                            0.105
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.105
data arrival time                                                                                                            -6.190
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -6.085


#End of timing report
