# CALAB
Computer Architecture Lab
In this project, we created a MIPS pipeline (Verilog),

