Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Sun May  1 15:20:45 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              43.00
  Critical Path Length:          1.70
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.88
  Total Negative Slack:         -0.00
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              19331
  Buf/Inv Cell Count:            1616
  Buf Cell Count:                 553
  Inv Cell Count:                1063
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     18855
  Sequential Cell Count:          476
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    34181.909814
  Noncombinational Area:  1991.203216
  Buf/Inv Area:           1377.860443
  Total Buffer Area:           722.89
  Total Inverter Area:         654.97
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      144686.31
  Net YLength        :      168817.02
  -----------------------------------
  Cell Area:             36173.113029
  Design Area:           36173.113029
  Net Length        :       313503.31


  Design Rules
  -----------------------------------
  Total Number of Nets:         23752
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-144

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               33.11
  -----------------------------------------
  Overall Compile Time:               34.15
  Overall Compile Wall Clock Time:    34.22

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 2


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
