INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Task_In_Verilog/Task_In_Verilog.srcs/sources_1/new/Task_In_Verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Task_In_Verilog/Task_In_Verilog.srcs/sim_1/new/Task_In_Verilog_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Task_In_Verilog_Tb
