@E: CG103 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v":168:22:168:22|Expecting expression
@E: CS187 :"E:\GIT\my_projects\FPGA\Verilog\tester_module\tester_module.v":219:0:219:8|Expecting endmodule

