
---------- Begin Simulation Statistics ----------
simSeconds                                   0.058284                       # Number of seconds simulated (Second)
simTicks                                  58284116500                       # Number of ticks simulated (Tick)
finalTick                                 58284116500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    613.44                       # Real time elapsed on the host (Second)
hostTickRate                                 95011159                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   22014540                       # Number of bytes of host memory used (Byte)
simInsts                                     50000001                       # Number of instructions simulated (Count)
simOps                                       50000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    81507                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      81507                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        116568234                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50012492                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       50600548                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    471                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                12416                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              9036                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples           116566457                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.434092                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.214902                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  96474865     82.76%     82.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8353629      7.17%     89.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4411875      3.78%     93.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2209024      1.90%     95.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1830894      1.57%     97.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1453586      1.25%     98.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1027662      0.88%     99.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    400757      0.34%     99.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    404165      0.35%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             116566457                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     289      0.02%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     3      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult              1051001     61.66%     61.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc            247060     14.49%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     76.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 238786     14.01%     90.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   277      0.02%     90.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            167170      9.81%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      14504506     28.66%     28.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        45283      0.09%     28.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     28.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      3311519      6.54%     35.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     35.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     35.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      8278864     16.36%     51.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      6623040     13.09%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2409477      4.76%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       580835      1.15%     70.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     11535447     22.80%     93.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3311545      6.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50600548                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.434085                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1704586                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.033687                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                151886500                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                17549916                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        17536283                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  67586107                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 32475654                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         32470278                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    17779453                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     34525649                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50008265                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      13352937                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       942                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           17245198                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         682849                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3892261                       # Number of stores executed (Count)
system.cpu.numRate                           0.429004                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              23                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1777                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000001                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.331365                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.331365                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.428933                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.428933                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   42226122                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  16272887                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    46361343                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   29158764                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                1001570876                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 29157447                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 58284116500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       13353906                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3893330                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2093704                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1830973                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                64                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples      5920153                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     0.796426                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     2.366193                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      4383899     74.05%     74.05% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1       988365     16.69%     90.75% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2        90129      1.52%     92.27% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3         2262      0.04%     92.31% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       179538      3.03%     95.34% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5         4047      0.07%     95.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6        88667      1.50%     96.90% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7         9930      0.17%     97.07% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8         2219      0.04%     97.11% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9        24401      0.41%     97.52% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10          480      0.01%     97.53% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11        51505      0.87%     98.40% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12         2185      0.04%     98.44% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13         9988      0.17%     98.61% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14         3193      0.05%     98.66% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15        79345      1.34%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total      5920153                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts           12601                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                65                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    116564235                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.428948                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.686502                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       108191251     92.82%     92.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          851178      0.73%     93.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          465799      0.40%     93.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          550593      0.47%     94.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          748810      0.64%     95.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          263858      0.23%     95.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          286310      0.25%     95.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1118432      0.96%     96.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4088004      3.51%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    116564235                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000001                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    17239955                       # Number of memory references committed (Count)
system.cpu.commit.loads                      13348256                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     682667                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   32468848                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    31786699                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     0                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     14501974     29.00%     29.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        45203      0.09%     29.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     29.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      3311425      6.62%     35.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     35.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     35.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      8278561     16.56%     52.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      6622851     13.25%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2403671      4.81%     70.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       580273      1.16%     71.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     10944585     21.89%     93.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3311426      6.62%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000001                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4088004                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       15018860                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          15018860                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      15018860                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         15018860                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1879023                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1879023                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1879023                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1879023                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 165439725000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 165439725000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 165439725000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 165439725000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     16897883                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      16897883                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     16897883                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     16897883                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.111199                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.111199                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.111199                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.111199                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 88045.609341                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 88045.609341                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 88045.609341                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 88045.609341                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        27901                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          855                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      32.632749                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       646023                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            646023                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       563815                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        563815                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       563815                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       563815                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1315208                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1315208                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1315208                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1315208                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 121423500000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 121423500000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 121423500000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 121423500000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.077833                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.077833                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.077833                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.077833                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 92322.659230                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 92322.659230                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 92322.659230                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 92322.659230                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1313160                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     11127189                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        11127189                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1878998                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1878998                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 165438248500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 165438248500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13006187                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13006187                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.144470                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.144470                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 88045.994993                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 88045.994993                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       563802                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       563802                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1315196                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1315196                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 121422814000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 121422814000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.101121                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.101121                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 92322.979997                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 92322.979997                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3891671                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3891671                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           25                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           25                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      1476500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      1476500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3891696                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3891696                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000006                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000006                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data        59060                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total        59060                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           13                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           13                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           12                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           12                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       686000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       686000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000003                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000003                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 57166.666667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 57166.666667                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2045.596885                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             11549905                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1313160                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               8.795505                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2045.596885                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998827                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998827                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          197                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1734                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          136498272                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         136498272                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   968401                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             109178412                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3978319                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2440692                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    633                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               591963                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    25                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               50017791                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   112                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      1360051                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      1360051                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      1360051                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      1360051                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       413753                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       413753                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       413753                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       413753                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  33164734000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  33164734000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  33164734000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  33164734000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      1773804                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      1773804                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      1773804                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      1773804                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.233257                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.233257                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.233257                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.233257                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 80155.875607                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 80155.875607                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 80155.875607                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 80155.875607                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       413753                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       413753                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       413753                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       413753                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  32750981000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  32750981000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  32750981000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  32750981000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.233257                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.233257                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.233257                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.233257                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 79155.875607                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 79155.875607                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 79155.875607                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 79155.875607                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       413737                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      1360051                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      1360051                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       413753                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       413753                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  33164734000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  33164734000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      1773804                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      1773804                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.233257                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.233257                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 80155.875607                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 80155.875607                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       413753                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       413753                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  32750981000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  32750981000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.233257                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.233257                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 79155.875607                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 79155.875607                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.998792                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      1723210                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       413737                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.164989                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1548500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.998792                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999924                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999924                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      3961361                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      3961361                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               6922                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50039528                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      592008                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             592008                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     116558436                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1314                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        412                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                   10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3017192                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    27                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          116566457                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.429279                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.677323                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                107693859     92.39%     92.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1224888      1.05%     93.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   431000      0.37%     93.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1062181      0.91%     94.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   669963      0.57%     95.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   264473      0.23%     95.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   228842      0.20%     95.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   539180      0.46%     96.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4452071      3.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            116566457                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.005079                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.429272                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3017093                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3017093                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3017093                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3017093                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           98                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              98                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           98                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             98                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      5560000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      5560000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      5560000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      5560000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3017191                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3017191                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3017191                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3017191                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000032                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000032                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 56734.693878                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 56734.693878                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 56734.693878                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 56734.693878                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          347                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      69.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            15                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           15                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           83                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           83                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           83                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           83                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      4952000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      4952000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      4952000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      4952000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 59662.650602                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 59662.650602                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 59662.650602                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 59662.650602                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3017093                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3017093                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           98                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            98                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      5560000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      5560000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3017191                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3017191                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000032                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000032                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 56734.693878                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 56734.693878                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           83                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           83                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      4952000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      4952000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 59662.650602                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 59662.650602                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            75.924378                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    75.924378                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.037072                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.037072                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           83                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.040527                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           24137611                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          24137611                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       633                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   31710051                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 17723357                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50012525                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  134                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 13353906                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3893330                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    33                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    211245                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 17283383                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            644                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             14                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           53                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                   67                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50006791                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50006561                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  34159711                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  38526283                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.428990                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.886660                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker            6                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total            6                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker            6                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total            6                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            3                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            3                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       204000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       204000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       204000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       204000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            9                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            9                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            9                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            9                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.333333                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.333333                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.333333                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.333333                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        68000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        68000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        68000                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        68000                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            3                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            3                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       201000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       201000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       201000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       201000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.333333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.333333                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.333333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.333333                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        67000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker            6                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total            6                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            3                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       204000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       204000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            9                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            9                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.333333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.333333                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        68000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        68000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            3                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       201000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       201000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.333333                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.333333                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        67000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        67000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     2.999930                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     2.999930                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.187496                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.187496                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           21                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           21                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      346113                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5624                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  120                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 644                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1625                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    477                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           13348252                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             79.391373                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           327.637973                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11260349     84.36%     84.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                13967      0.10%     84.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 9009      0.07%     84.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                14868      0.11%     84.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                11008      0.08%     84.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 7226      0.05%     84.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 7139      0.05%     84.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                14346      0.11%     84.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                27114      0.20%     85.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                36208      0.27%     85.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             122118      0.91%     86.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              85878      0.64%     86.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              51195      0.38%     87.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              55600      0.42%     87.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              67545      0.51%     88.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              79355      0.59%     88.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             213105      1.60%     90.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             139078      1.04%     91.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              79927      0.60%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              46995      0.35%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              35472      0.27%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              33714      0.25%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              36454      0.27%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              52400      0.39%     93.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              72491      0.54%     94.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             107241      0.80%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              32872      0.25%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              22325      0.17%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              13099      0.10%     95.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               9815      0.07%     95.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           590339      4.42%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             6591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             13348252                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  13352224                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  591334                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              13943558                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3892259                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      4                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3892263                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      17244483                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      591338                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  17835821                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   3017165                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       3                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               3017168                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       3017165                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           3                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   3017168                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    633                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1937297                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                52880851                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1833                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   5294287                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              56451556                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50014115                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   469                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               11033892                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               53149410                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                     78                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            45437727                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    88006700                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 41641710                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  46364245                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              45425627                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    11991                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  14859540                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        162488832                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100027584                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000001                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                    805                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       805                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                   805                       # number of overall hits (Count)
system.l2.overallHits::total                      805                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       413753                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   83                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1314403                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1728242                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       413753                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            3                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  83                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1314403                       # number of overall misses (Count)
system.l2.overallMisses::total                1728242                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  32122412000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       196500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         4868500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    119881156500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       152008633500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  32122412000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       196500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        4868500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   119881156500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      152008633500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       413753                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 83                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1315208                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1729047                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       413753                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                83                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1315208                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1729047                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999388                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999534                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999388                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999534                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 77636.686622                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        65500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58656.626506                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 91205.784299                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    87955.641340                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 77636.686622                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        65500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58656.626506                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 91205.784299                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   87955.641340                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               628836                       # number of writebacks (Count)
system.l2.writebacks::total                    628836                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       413753                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               83                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1314403                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1728242                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       413753                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              83                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1314403                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1728242                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  31294906000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       190500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      4702500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 117252350500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   148552149500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  31294906000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       190500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      4702500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 117252350500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  148552149500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999388                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999534                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999388                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999534                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 75636.686622                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        63500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 56656.626506                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 89205.784299                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 85955.641340                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 75636.686622                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        63500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 56656.626506                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 89205.784299                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 85955.641340                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         628836                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1077544                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1077544                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            83                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               83                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      4868500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      4868500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           83                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             83                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58656.626506                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58656.626506                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           83                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           83                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      4702500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      4702500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 56656.626506                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 56656.626506                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  4                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     4                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                8                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   8                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       663500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         663500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             12                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                12                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.666667                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.666667                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 82937.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 82937.500000                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            8                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               8                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       647500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       647500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.666667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.666667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 80937.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 80937.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            801                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               801                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       413753                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      1314395                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1728151                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  32122412000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       196500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data 119880493000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 152003101500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       413753                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      1315196                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1728952                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.999391                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999537                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 77636.686622                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        65500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 91205.834624                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 87957.071749                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       413753                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1314395                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1728151                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  31294906000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       190500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 117251703000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 148546799500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.999391                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999537                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 75636.686622                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        63500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 89205.834624                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 85957.071749                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks       646023                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           646023                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       646023                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       646023                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16107.044109                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       630446                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     629641                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.001279                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    74989500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16107.044109                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.983096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.983096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16382                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   95                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1055                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                10639                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 4593                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.999878                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   28266935                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  28266935                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    628836.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    413753.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        83.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1314403.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000499005652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        36552                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        36552                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3278689                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             593107                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1728242                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     628836                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1728242                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   628836                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1728242                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               628836                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  564075                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  439285                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  263709                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  145742                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  111977                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   75521                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   41373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   32988                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   21419                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   13962                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   9278                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   4942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   2533                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    938                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    379                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  12950                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  14988                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  28856                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  33788                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  35855                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  36761                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  37168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  37745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  38907                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  39480                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  40037                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  41092                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  40589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  37178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  37090                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  37082                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  37156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  37181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   1930                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    179                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                     56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        36552                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      47.281188                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     44.279834                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    205.032041                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        36551    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38912-39935            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         36552                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        36552                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.202533                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.126652                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.676626                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            21477     58.76%     58.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1097      3.00%     61.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             6028     16.49%     78.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             4046     11.07%     89.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             2120      5.80%     95.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             1024      2.80%     97.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              441      1.21%     99.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              199      0.54%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               74      0.20%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               32      0.09%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               10      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         36552                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               110607488                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             40245504                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1897729512.63660336                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              690505517.05626357                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   58284043000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      24727.24                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     26480192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         5312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     84121792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     40242368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 454329474.137263476849                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 3294.207951149092                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 91139.753315124894                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1443305604.538073539734                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 690451711.659728169441                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       413753                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           83                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1314403                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       628836                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker  17842819568                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        94956                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      2002382                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  72852757252                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3229532838164                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     43124.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     24125.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     55426.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5135731.48                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     26480192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         5312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     84121792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      110607488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         5312                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         5312                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     40245504                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     40245504                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       413753                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           83                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1314403                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1728242                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       628836                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         628836                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    454329474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         3294                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst          91140                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1443305605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1897729513                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        91140                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         91140                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    690505517                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        690505517                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    690505517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    454329474                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         3294                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         91140                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1443305605                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2588235030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1728242                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              628787                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        57122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        53031                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        49884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        51525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        52756                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        52287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        51397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        49868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       158610                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        65870                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        50760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        50728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        49090                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        50262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        48413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        46909                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        46793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        45769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        46939                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        47036                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        48145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        48143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        47509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        46626                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        48693                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        47629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        54730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        48690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        51589                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        56204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        55776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        49459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        19600                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        19492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        19447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        19450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        19419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        19473                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        19605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        19615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        19729                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        19752                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        19819                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        19728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        19835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        19851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        19734                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        19606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        19596                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        19560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        19536                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        19516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        19585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        19682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        19744                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        19816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        19825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        19874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        19800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        19629                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        19645                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        19616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        19562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        19646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             60467265094                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            5758502344                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        90697674158                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                34987.73                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           52479.73                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              882703                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             225702                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            51.08                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           35.89                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1248598                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   120.812675                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    94.127925                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   122.282559                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       813690     65.17%     65.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       293579     23.51%     88.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        81059      6.49%     95.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        28498      2.28%     97.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        13771      1.10%     98.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7731      0.62%     99.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         4580      0.37%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1837      0.15%     99.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3853      0.31%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1248598                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             110607488                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           40242368                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1897.729513                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              690.451712                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   13.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.88                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               3.59                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    2023471247.616004                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    2690125179.336020                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   3947678792.601613                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1180750310.879995                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 10369551539.591446                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 49133638699.992104                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 295471236.211203                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  69640687006.228867                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1194.848463                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    233857140                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2619750000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55430509360                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    1870677349.631999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    2486987650.862416                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   3321854566.463991                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1182543113.471996                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 10369551539.591446                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 48917781537.408318                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 461327587.123178                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  68610723344.553490                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1177.177033                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    482466220                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2619750000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55181900280                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1728234                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        628836                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1077544                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  8                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 8                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1728234                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5162864                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      5162868                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5162868                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    150852992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    150853008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                150853008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1728244                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1728244    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1728244                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          6543688500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         8961984838                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3434622                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1709710                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1729035                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1274859                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1080874                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                12                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               12                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             83                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1728952                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          166                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3943580                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            6                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1241243                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                5184995                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    125518800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     26480192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               152004496                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          628836                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  40245504                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2357885                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001412                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.037554                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2354555     99.86%     99.86% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    3330      0.14%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2357885                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2050985500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             83000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1315209000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              3000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         413753000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       3455944                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1726897                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         3330                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  58284116500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.034797                       # Number of seconds simulated (Second)
simTicks                                  34796977500                       # Number of ticks simulated (Tick)
finalTick                                 93081094000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    552.07                       # Real time elapsed on the host (Second)
hostTickRate                                 63030531                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   27142732                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   181138                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     181138                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         69593955                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        50011627                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                       50109677                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    253                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                11606                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              6589                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            69592836                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.720041                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.527666                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  50939234     73.20%     73.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   6645060      9.55%     82.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4596939      6.61%     89.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2034656      2.92%     92.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1832003      2.63%     94.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1594327      2.29%     97.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1103470      1.59%     98.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    530872      0.76%     99.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    316275      0.45%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              69592836                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1677      0.11%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     2      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult               847200     53.70%     53.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc            269907     17.11%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     70.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  98076      6.22%     77.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   114      0.01%     77.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            360580     22.86%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      14468619     28.87%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        13049      0.03%     28.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     28.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      3532103      7.05%     35.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     35.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     35.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      8830259     17.62%     53.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      7064195     14.10%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1112908      2.22%     69.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       160402      0.32%     70.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     11396038     22.74%     92.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3532104      7.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       50109677                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.720029                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1577556                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.031482                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                101202895                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                15764707                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        15753588                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  70187101                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 34259103                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         34253339                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    15854845                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     35832388                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50007805                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      12407361                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       781                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           16099802                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         618422                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3692441                       # Number of stores executed (Count)
system.cpu.numRate                           0.718565                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1119                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    49999999                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      49999999                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.391879                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.391879                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.718453                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.718453                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   39890727                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  14975006                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    49449234                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   30721274                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 719101014                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 30719416                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 93081094000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       12408747                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3693168                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2384634                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2114601                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                39                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples      5994098                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     1.951128                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     4.469881                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      4706447     78.52%     78.52% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1       264285      4.41%     82.93% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2        37973      0.63%     83.56% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3         4093      0.07%     83.63% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4        53453      0.89%     84.52% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5          464      0.01%     84.53% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6        51780      0.86%     85.39% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7         8138      0.14%     85.53% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       100497      1.68%     87.20% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9           92      0.00%     87.21% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       198745      3.32%     90.52% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11         8748      0.15%     90.67% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12       137351      2.29%     92.96% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        13684      0.23%     93.19% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        80842      1.35%     94.54% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15       327506      5.46%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           15                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total      5994098                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts           11776                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts                39                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     69590915                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.718485                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.156608                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        61647880     88.59%     88.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          653119      0.94%     89.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          370172      0.53%     90.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          252092      0.36%     90.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          742084      1.07%     91.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          244455      0.35%     91.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          224488      0.32%     92.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1340279      1.93%     94.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4116346      5.92%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     69590915                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999999                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               49999999                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    16094838                       # Number of memory references committed (Count)
system.cpu.commit.loads                      12402928                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     618258                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   34251388                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    30574135                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     0                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     14466349     28.93%     28.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12948      0.03%     28.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     28.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      3531975      7.06%     36.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     36.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     36.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      8829939     17.66%     53.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      7063950     14.13%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1109376      2.22%     70.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       159938      0.32%     70.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     11293552     22.59%     92.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3531972      7.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     49999999                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4116346                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       14591772                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          14591772                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      14591772                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         14591772                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1416872                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1416872                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1416872                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1416872                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 122517560500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 122517560500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 122517560500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 122517560500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     16008644                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      16008644                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     16008644                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     16008644                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.088507                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.088507                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.088507                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.088507                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 86470.450753                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 86470.450753                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 86470.450753                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 86470.450753                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           63                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           63                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       479521                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            479521                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       500615                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        500615                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       500615                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       500615                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       916257                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       916257                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       916257                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       916257                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  83786491500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  83786491500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  83786491500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  83786491500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.057235                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.057235                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.057235                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.057235                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 91444.312567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 91444.312567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 91444.312567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 91444.312567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 916255                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10899880                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10899880                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      1416853                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       1416853                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 122516600000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 122516600000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     12316733                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     12316733                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.115035                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.115035                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 86470.932411                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 86470.932411                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       500599                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       500599                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       916254                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       916254                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  83786367000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  83786367000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.074391                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.074391                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 91444.476095                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 91444.476095                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3691892                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3691892                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           19                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           19                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       960500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       960500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3691911                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3691911                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000005                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000005                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 50552.631579                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 50552.631579                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           16                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           16                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data            3                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total            3                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       124500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       124500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000001                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000001                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data        41500                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total        41500                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             20292190                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             918303                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              22.097489                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          292                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1632                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          113                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          128985407                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         128985407                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   937749                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              62329200                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4059744                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2265591                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    552                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               592507                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     5                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               50017283                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    37                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       213842                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       213842                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       213842                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       213842                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        89395                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        89395                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        89395                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        89395                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   7128718000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   7128718000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   7128718000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   7128718000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       303237                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       303237                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       303237                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       303237                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.294802                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.294802                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.294802                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.294802                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 79744.034901                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 79744.034901                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 79744.034901                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 79744.034901                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        89395                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        89395                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        89395                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        89395                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   7039323000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   7039323000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   7039323000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   7039323000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.294802                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.294802                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.294802                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.294802                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 78744.034901                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 78744.034901                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 78744.034901                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 78744.034901                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        89395                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       213842                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       213842                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        89395                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        89395                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   7128718000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   7128718000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       303237                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       303237                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.294802                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.294802                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 79744.034901                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 79744.034901                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        89395                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        89395                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   7039323000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   7039323000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.294802                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.294802                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 78744.034901                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 78744.034901                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       353831                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        89411                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     3.957354                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       695869                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       695869                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               2403                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       50036956                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      592570                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             592570                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      69589871                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1114                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                          5                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.cacheLines                   3465443                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    23                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           69592836                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.718996                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.117942                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 60851049     87.44%     87.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1012177      1.45%     88.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   740571      1.06%     89.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   446512      0.64%     90.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   755056      1.08%     91.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   531471      0.76%     92.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   612460      0.88%     93.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   296558      0.43%     93.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4346982      6.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             69592836                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.008515                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.718984                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        3465392                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3465392                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3465392                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3465392                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           51                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              51                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           51                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             51                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      3111000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      3111000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      3111000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      3111000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3465443                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3465443                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3465443                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3465443                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000015                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        61000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        61000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        61000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        61000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            16                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           16                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           35                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           35                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           35                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           35                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2259000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2259000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2259000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2259000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000010                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000010                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000010                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000010                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 64542.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 64542.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 64542.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 64542.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3465392                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3465392                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           51                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            51                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      3111000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      3111000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3465443                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3465443                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        61000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        61000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           16                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           35                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           35                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2259000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2259000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000010                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 64542.857143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 64542.857143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           107.083491                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              6482603                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                118                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           54937.313559                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   107.083491                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.052287                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.052287                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          118                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          118                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.057617                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           27723579                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          27723579                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       552                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    6685977                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 14507281                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               50011627                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  100                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 12408747                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3693168                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     45282                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 14401896                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            586                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             11                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           29                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                   40                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50007143                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50006927                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  34911809                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  39209684                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.718553                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.890387                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker            3                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total            3                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker            3                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total            3                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            3                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            3                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker            3                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total            3                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            3                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           12                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            3                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs            4                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.187500                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            3                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.187500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses            6                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            6                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       90613                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5815                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   65                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 586                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1252                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      1                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12402931                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             29.827700                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           130.284874                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               10950218     88.29%     88.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 6035      0.05%     88.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3122      0.03%     88.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                11536      0.09%     88.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                12229      0.10%     88.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 6632      0.05%     88.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 4987      0.04%     88.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                16265      0.13%     88.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                34470      0.28%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                37945      0.31%     89.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             122947      0.99%     90.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              86280      0.70%     91.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              35656      0.29%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              70408      0.57%     91.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              87028      0.70%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              57194      0.46%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             194239      1.57%     94.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             122442      0.99%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              54434      0.44%     96.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              31106      0.25%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              19970      0.16%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              19089      0.15%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              38362      0.31%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              54609      0.44%     97.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              52870      0.43%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             100043      0.81%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              18993      0.15%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              11946      0.10%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               6290      0.05%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               4079      0.03%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           131507      1.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             5718                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12402931                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  12407379                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  101088                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              12508467                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3692441                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3692441                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      16099820                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      101088                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  16200908                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   3465443                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       1                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               3465444                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       3465443                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           1                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   3465444                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    552                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1930582                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                22427204                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   5281458                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              39953040                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               50013174                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   944                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                5435129                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               37847743                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                     15                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            45701322                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    89252189                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 39795488                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  49451700                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              45689831                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    11475                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  13834972                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        115486344                       # The number of ROB reads (Count)
system.cpu.rob.writes                       100025510                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999999                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   49999999                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                    990                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       990                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                   990                       # number of overall hits (Count)
system.l2.overallHits::total                      990                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        89395                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   35                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               915265                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1004695                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        89395                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  35                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              915265                       # number of overall misses (Count)
system.l2.overallMisses::total                1004695                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   6904041000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         2223000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     82731950500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        89638214500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   6904041000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        2223000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    82731950500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       89638214500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        89395                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 35                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             916255                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1005685                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        89395                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                35                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            916255                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1005685                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.998920                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999016                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.998920                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999016                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 77230.728788                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 63514.285714                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 90391.253353                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    89219.329747                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 77230.728788                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 63514.285714                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 90391.253353                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   89219.329747                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               478533                       # number of writebacks (Count)
system.l2.writebacks::total                    478533                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        89395                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               35                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           915265                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1004695                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        89395                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              35                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          915265                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1004695                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   6725251000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      2153000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  80901420500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    87628824500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   6725251000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2153000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  80901420500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   87628824500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.998920                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999016                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.998920                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999016                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 75230.728788                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 61514.285714                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 88391.253353                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 87219.329747                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 75230.728788                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 61514.285714                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 88391.253353                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 87219.329747                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         478533                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       525713                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         525713                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            35                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               35                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      2223000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2223000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           35                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             35                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 63514.285714                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 63514.285714                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           35                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           35                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2153000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2153000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 61514.285714                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 61514.285714                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                2                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   2                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       117500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         117500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data              3                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                 3                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.666667                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.666667                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data        58750                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total        58750                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            2                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               2                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       113500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       113500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.666667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.666667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        56750                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        56750                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data            989                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total               989                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        89395                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       915263                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1004658                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   6904041000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  82731833000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  89635874000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        89395                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       916252                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1005647                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.998921                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999017                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 77230.728788                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 90391.322494                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 89220.285908                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        89395                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       915263                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1004658                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   6725251000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  80901307000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  87626558000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.998921                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999017                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 75230.728788                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 88391.322494                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 87220.285908                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks       479521                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           479521                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       479521                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       479521                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16382.580735                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       496893                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     495903                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.001996                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16382.580735                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.999913                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999913                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16380                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  150                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1333                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                12852                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2045                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.999756                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   16566873                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  16566873                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    478532.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     89395.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        35.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    915265.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000088974126                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        27432                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        27432                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2004013                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             451777                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1004695                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     478532                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1004695                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   478532                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1004695                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               478532                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  291006                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  253889                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  187724                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  110382                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   86863                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   42583                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   15835                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    9898                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    3687                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    1619                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    824                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    281                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    104                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  12834                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  14660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  22770                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  26159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  27613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  28116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  28358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  29302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  29626                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  29859                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  29776                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  30548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  29287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  27696                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  27606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  27589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  27670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  27775                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    915                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    268                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        27432                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      36.624891                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     35.289877                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     10.257407                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10-11             1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13             7      0.03%      0.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15            21      0.08%      0.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17            70      0.26%      0.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19            87      0.32%      0.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21           194      0.71%      1.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23          1580      5.76%      7.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25          1270      4.63%     11.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27          1785      6.51%     18.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29          1814      6.61%     24.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31          2124      7.74%     32.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33          4271     15.57%     48.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35          1450      5.29%     53.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37          1701      6.20%     59.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39          2162      7.88%     67.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-41          1356      4.94%     72.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::42-43          1145      4.17%     76.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-45          1466      5.34%     82.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::46-47           940      3.43%     85.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-49           759      2.77%     88.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::50-51           656      2.39%     90.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-53           591      2.15%     92.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::54-55           540      1.97%     94.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-57           331      1.21%     95.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::58-59           289      1.05%     97.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-61           218      0.79%     97.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::62-63           163      0.59%     98.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-65           137      0.50%     98.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::66-67            93      0.34%     99.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-69            55      0.20%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::70-71            52      0.19%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-73            32      0.12%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::74-75            22      0.08%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-77             8      0.03%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::78-79            11      0.04%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-81             6      0.02%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::82-83             6      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-85             2      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::86-87             3      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-89             3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::90-91             2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-93             2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::94-95             1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::98-99             2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::100-101            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-105            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-121            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         27432                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        27432                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.444043                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.374224                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.593159                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            12941     47.17%     47.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              967      3.53%     50.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             6487     23.65%     74.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             4052     14.77%     89.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             1902      6.93%     96.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              754      2.75%     98.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              226      0.82%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               64      0.23%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               25      0.09%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                8      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         27432                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                64300480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             30626048                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1847875436.88241315                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              880135293.35989022                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   34796924000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      23460.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      5721280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         2240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     58576960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     30625600                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 164418878.047669529915                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 64373.407144341778                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1683392185.427599191666                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 880122418.678461432457                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        89395                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           35                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       915265                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       478532                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   3828488174                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1016286                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  50208291956                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1964319226724                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     42826.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29036.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     54856.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   4104885.83                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      5721280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         2240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     58576960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       64300480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2240                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     30626048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     30626048                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        89395                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           35                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       915265                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1004695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       478532                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         478532                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    164418878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst          64373                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1683392185                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1847875437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        64373                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         64373                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    880135293                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        880135293                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    880135293                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    164418878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         64373                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1683392185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2728010730                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1004695                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              478525                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        32908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        28025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        27378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        27883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        26462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        30379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        31242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        31701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        56588                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        35585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        32390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        30515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        25560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        27647                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        28569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        31110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        34655                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        33293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        33770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        32498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        28325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        30732                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        29617                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        28674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        31467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        29540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        33215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        32184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        28405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        32435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        32605                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        29338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        15468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        13903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        14728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        15795                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        13370                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        15867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        15559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        13481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        15916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        14140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        14814                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        15812                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        13267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        15843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        15780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        13756                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        16028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        14433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        15091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        16019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        13301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        16030                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        15881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        13724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        16206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        14572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        15210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        16198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        13445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        15996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        15643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        13249                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             36463671476                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3347643740                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        54037796416                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                36293.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           53785.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              511364                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             299941                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            50.90                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           62.68                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       671928                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   141.275899                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    97.991650                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   178.827966                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       452748     67.38%     67.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       122729     18.27%     85.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        40851      6.08%     91.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        19826      2.95%     94.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        10303      1.53%     96.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         6371      0.95%     97.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         4177      0.62%     97.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2860      0.43%     98.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12063      1.80%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       671928                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              64300480                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           30625600                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1847.875437                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              880.122419                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.20                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.62                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.58                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               54.70                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1048393434.815999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1393842216.009600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   2119739700.825602                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  892639041.503997                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 6192637993.584289                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 29310380020.454071                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 194496826.137604                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  41152129233.331169                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1182.635165                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    165643100                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1564500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  33066834400                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    1047142815.263999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1392200265.052802                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   2106325756.550405                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  905895256.896000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 6192637993.584289                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 29295158447.519669                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 206192497.996804                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  41145553032.863914                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1182.446177                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    184757174                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1564500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  33047720326                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1004693                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        478532                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            525713                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  2                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1004693                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      3013635                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      3013635                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3013635                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     94926528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     94926528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 94926528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1004695                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1004695    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1004695                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          4352727500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5211598096                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2008940                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1004661                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1005682                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       958054                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           526129                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                 3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp                3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             35                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1005647                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           70                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2748765                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       268185                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                3017020                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     89329664                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      5721280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                95053184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          478533                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  30626112                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1484218                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000280                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.016739                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1483802     99.97%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     416      0.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1484218                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1245428000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             35000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         916255000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          89395000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       2011335                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1005650                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          416                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  34796977500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
