{"sha": "655c54442de3358d0880de6d23b17223775eccd6", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjU1YzU0NDQyZGUzMzU4ZDA4ODBkZTZkMjNiMTcyMjM3NzVlY2NkNg==", "commit": {"author": {"name": "Walter Lee", "email": "walt@tilera.com", "date": "2012-08-27T18:51:07Z"}, "committer": {"name": "Walter Lee", "email": "walt@gcc.gnu.org", "date": "2012-08-27T18:51:07Z"}, "message": "Fix doc typo.\n\n\t* doc/md.texi (TILE-Gx): Fix typo.\n\nFrom-SVN: r190729", "tree": {"sha": "45107894b9dca05abdf5565cb4e77652207fca38", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/45107894b9dca05abdf5565cb4e77652207fca38"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/655c54442de3358d0880de6d23b17223775eccd6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/655c54442de3358d0880de6d23b17223775eccd6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/655c54442de3358d0880de6d23b17223775eccd6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/655c54442de3358d0880de6d23b17223775eccd6/comments", "author": {"login": "walt-tilera", "id": 6602917, "node_id": "MDQ6VXNlcjY2MDI5MTc=", "avatar_url": "https://avatars.githubusercontent.com/u/6602917?v=4", "gravatar_id": "", "url": "https://api.github.com/users/walt-tilera", "html_url": "https://github.com/walt-tilera", "followers_url": "https://api.github.com/users/walt-tilera/followers", "following_url": "https://api.github.com/users/walt-tilera/following{/other_user}", "gists_url": "https://api.github.com/users/walt-tilera/gists{/gist_id}", "starred_url": "https://api.github.com/users/walt-tilera/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/walt-tilera/subscriptions", "organizations_url": "https://api.github.com/users/walt-tilera/orgs", "repos_url": "https://api.github.com/users/walt-tilera/repos", "events_url": "https://api.github.com/users/walt-tilera/events{/privacy}", "received_events_url": "https://api.github.com/users/walt-tilera/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "15a611c06490183fd8a4fcf91978068256d329a5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/15a611c06490183fd8a4fcf91978068256d329a5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/15a611c06490183fd8a4fcf91978068256d329a5"}], "stats": {"total": 8, "additions": 6, "deletions": 2}, "files": [{"sha": "13813df5b3645a14771c2ee15b50642b6f6f31ea", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/655c54442de3358d0880de6d23b17223775eccd6/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/655c54442de3358d0880de6d23b17223775eccd6/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=655c54442de3358d0880de6d23b17223775eccd6", "patch": "@@ -1,3 +1,7 @@\n+2012-08-27  Walter Lee  <walt@tilera.com>\n+\n+\t* doc/md.texi (TILE-Gx): Fix typo.\n+\n 2012-08-27  Walter Lee  <walt@tilera.com>\n \n \t* config/tilegx/tilegx.c (tilegx_function_profiler): Fix typo."}, {"sha": "bcc9bb62b44faa3f4da8dcd52d6daa7b8f85846a", "filename": "gcc/doc/md.texi", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/655c54442de3358d0880de6d23b17223775eccd6/gcc%2Fdoc%2Fmd.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/655c54442de3358d0880de6d23b17223775eccd6/gcc%2Fdoc%2Fmd.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fmd.texi?ref=655c54442de3358d0880de6d23b17223775eccd6", "patch": "@@ -3580,7 +3580,7 @@ Register B14 (aka DP).\n @itemx R07\n @itemx R08\n @itemx R09\n-@itemx R010\n+@itemx R10\n Each of these represents a register constraint for an individual\n register, from r0 to r10.\n \n@@ -3658,7 +3658,7 @@ The integer constant 0xffffffff00000000.\n @itemx R07\n @itemx R08\n @itemx R09\n-@itemx R010\n+@itemx R10\n Each of these represents a register constraint for an individual\n register, from r0 to r10.\n "}]}