#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Dec 25 00:52:38 2016
# Process ID: 7920
# Current directory: C:/Users/Administrator/Desktop/simulation_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1092 C:\Users\Administrator\Desktop\simulation_test\simulation_test.xpr
# Log file: C:/Users/Administrator/Desktop/simulation_test/vivado.log
# Journal file: C:/Users/Administrator/Desktop/simulation_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/simulation_test/simulation_test.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 741.488 ; gain = 80.293
remove_files  C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/dividor.v
update_compile_order -fileset sources_1
remove_files  -fileset sim_1 C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/test194.v
update_compile_order -fileset sim_1
close [ open C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/LED_igniting.v w ]
add_files C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/LED_igniting.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/LED_igniting.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/LED_igniting.v:1]
[Sun Dec 25 00:58:04 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/teat.v w ]
add_files -fileset sim_1 C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/teat.v
remove_files  -fileset sim_1 C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sim_1/new/teat.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/LED_igniting.v
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LED_igniting' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj LED_igniting_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/LED_igniting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_igniting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 23a66ab716ba40bd8269e3d7b1d730d4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LED_igniting_behav xil_defaultlib.LED_igniting xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LED_igniting
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_igniting_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xsim.dir/LED_igniting_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 25 01:09:28 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 842.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_igniting_behav -key {Behavioral:sim_1:Functional:LED_igniting} -tclbatch {LED_igniting.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source LED_igniting.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_igniting_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 842.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'LED_igniting' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
"xvlog -m64 --relax -prj LED_igniting_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/LED_igniting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_igniting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 23a66ab716ba40bd8269e3d7b1d730d4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LED_igniting_behav xil_defaultlib.LED_igniting xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LED_igniting
Compiling module xil_defaultlib.glbl
Built simulation snapshot LED_igniting_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav/xsim.dir/LED_igniting_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 25 01:12:00 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/simulation_test/simulation_test.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_igniting_behav -key {Behavioral:sim_1:Functional:LED_igniting} -tclbatch {LED_igniting.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source LED_igniting.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_igniting_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 842.402 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1

launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/LED_igniting.v" into library work [C:/Users/Administrator/Desktop/simulation_test/simulation_test.srcs/sources_1/new/LED_igniting.v:1]
[Sun Dec 25 01:17:07 2016] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/simulation_test/simulation_test.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticpg236-1L
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1147.277 ; gain = 304.875
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1568.836 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 25 11:38:35 2016...
