{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672069165222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672069165223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 17:39:25 2022 " "Processing started: Mon Dec 26 17:39:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672069165223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069165223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069165223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672069165611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672069165611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-Behavioral " "Found design unit 1: registers-Behavioral" {  } { { "registers.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/registers.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173476 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/registers.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_test.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file processor_test.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_test-behavior " "Found design unit 1: processor_test-behavior" {  } { { "processor_test.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/processor_test.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173478 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor_test " "Found entity 1: processor_test" {  } { { "processor_test.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/processor_test.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-Behavioral " "Found design unit 1: processor-Behavioral" {  } { { "processor.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/processor.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173478 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/processor.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behave " "Found design unit 1: pc-behave" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173507 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux0.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux0.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux0-Behavioral " "Found design unit 1: mux0-Behavioral" {  } { { "mux0.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/mux0.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173510 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux0 " "Found entity 1: mux0" {  } { { "mux0.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/mux0.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instruction.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction-Behavioral " "Found design unit 1: instruction-Behavioral" {  } { { "instruction.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/instruction.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173514 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction " "Found entity 1: instruction" {  } { { "instruction.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/instruction.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-Behavioral " "Found design unit 1: control-Behavioral" {  } { { "control.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/control.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173517 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/control.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173521 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069173521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672069173575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:arithmetic_logic_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:arithmetic_logic_unit\"" {  } { { "processor.vhdl" "arithmetic_logic_unit" { Text "E:/desctop/VHDL codes/16bit/final/processor.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672069173619 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhdl(19) " "VHDL Process Statement warning at ALU.vhdl(19): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1672069173628 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhdl(19) " "Inferred latch for \"result\[0\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173632 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhdl(19) " "Inferred latch for \"result\[1\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173633 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhdl(19) " "Inferred latch for \"result\[2\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173633 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhdl(19) " "Inferred latch for \"result\[3\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173634 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhdl(19) " "Inferred latch for \"result\[4\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173634 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhdl(19) " "Inferred latch for \"result\[5\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173634 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhdl(19) " "Inferred latch for \"result\[6\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173635 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhdl(19) " "Inferred latch for \"result\[7\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173635 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.vhdl(19) " "Inferred latch for \"result\[8\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173635 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.vhdl(19) " "Inferred latch for \"result\[9\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173636 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.vhdl(19) " "Inferred latch for \"result\[10\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173636 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.vhdl(19) " "Inferred latch for \"result\[11\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173637 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.vhdl(19) " "Inferred latch for \"result\[12\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173637 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.vhdl(19) " "Inferred latch for \"result\[13\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173637 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.vhdl(19) " "Inferred latch for \"result\[14\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173638 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.vhdl(19) " "Inferred latch for \"result\[15\]\" at ALU.vhdl(19)" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069173638 "|processor|ALU:arithmetic_logic_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "processor.vhdl" "control_unit" { Text "E:/desctop/VHDL codes/16bit/final/processor.vhdl" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672069173664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction instruction:instruction_memory " "Elaborating entity \"instruction\" for hierarchy \"instruction:instruction_memory\"" {  } { { "processor.vhdl" "instruction_memory" { Text "E:/desctop/VHDL codes/16bit/final/processor.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672069173672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux0 mux0:mux_0 " "Elaborating entity \"mux0\" for hierarchy \"mux0:mux_0\"" {  } { { "processor.vhdl" "mux_0" { Text "E:/desctop/VHDL codes/16bit/final/processor.vhdl" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672069173677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"pc:program_counter\"" {  } { { "processor.vhdl" "program_counter" { Text "E:/desctop/VHDL codes/16bit/final/processor.vhdl" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672069173681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:register_file " "Elaborating entity \"registers\" for hierarchy \"registers:register_file\"" {  } { { "processor.vhdl" "register_file" { Text "E:/desctop/VHDL codes/16bit/final/processor.vhdl" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672069173685 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "registers:register_file\|reg " "RAM logic \"registers:register_file\|reg\" is uninferred due to inappropriate RAM size" {  } { { "registers.vhdl" "reg" { Text "E:/desctop/VHDL codes/16bit/final/registers.vhdl" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1672069173929 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1672069173929 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:arithmetic_logic_unit\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:arithmetic_logic_unit\|Div0\"" {  } { { "ALU.vhdl" "Div0" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672069173974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:arithmetic_logic_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:arithmetic_logic_unit\|Mult0\"" {  } { { "ALU.vhdl" "Mult0" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1672069173974 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1672069173974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:arithmetic_logic_unit\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:arithmetic_logic_unit\|lpm_divide:Div0\"" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672069174184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:arithmetic_logic_unit\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:arithmetic_logic_unit\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174185 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672069174185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "E:/desctop/VHDL codes/16bit/final/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069174244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069174244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "E:/desctop/VHDL codes/16bit/final/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069174261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069174261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "E:/desctop/VHDL codes/16bit/final/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069174283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069174283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/desctop/VHDL codes/16bit/final/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069174361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069174361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/desctop/VHDL codes/16bit/final/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069174396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069174396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:arithmetic_logic_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:arithmetic_logic_unit\|lpm_mult:Mult0\"" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672069174716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:arithmetic_logic_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:arithmetic_logic_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672069174716 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672069174716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "E:/desctop/VHDL codes/16bit/final/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672069174805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069174805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[0\] " "Latch ALU:arithmetic_logic_unit\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[1\] " "Latch ALU:arithmetic_logic_unit\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[2\] " "Latch ALU:arithmetic_logic_unit\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[3\] " "Latch ALU:arithmetic_logic_unit\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[4\] " "Latch ALU:arithmetic_logic_unit\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[5\] " "Latch ALU:arithmetic_logic_unit\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[6\] " "Latch ALU:arithmetic_logic_unit\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[7\] " "Latch ALU:arithmetic_logic_unit\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[8\] " "Latch ALU:arithmetic_logic_unit\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[9\] " "Latch ALU:arithmetic_logic_unit\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[10\] " "Latch ALU:arithmetic_logic_unit\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[11\] " "Latch ALU:arithmetic_logic_unit\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[12\] " "Latch ALU:arithmetic_logic_unit\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175060 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[13\] " "Latch ALU:arithmetic_logic_unit\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175061 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[14\] " "Latch ALU:arithmetic_logic_unit\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175061 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:arithmetic_logic_unit\|result\[15\] " "Latch ALU:arithmetic_logic_unit\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc:program_counter\|current_signal\[0\] " "Ports D and ENA on the latch are fed by the same signal pc:program_counter\|current_signal\[0\]" {  } { { "pc.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/pc.vhdl" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1672069175061 ""}  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1672069175061 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[0\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[0\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[1\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[1\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[2\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[2\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[3\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[3\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[4\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[4\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[5\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[5\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[6\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[6\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[7\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[7\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[8\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[8\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[9\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[9\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[10\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[10\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[11\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[11\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[12\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[12\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[13\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[13\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[14\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[14\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:arithmetic_logic_unit\|result\[15\] " "LATCH primitive \"ALU:arithmetic_logic_unit\|result\[15\]\" is permanently enabled" {  } { { "ALU.vhdl" "" { Text "E:/desctop/VHDL codes/16bit/final/ALU.vhdl" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1672069175443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672069175590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672069176292 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672069176292 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "522 " "Implemented 522 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672069176516 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672069176516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "503 " "Implemented 503 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672069176516 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1672069176516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672069176516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672069176538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 26 17:39:36 2022 " "Processing ended: Mon Dec 26 17:39:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672069176538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672069176538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672069176538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672069176538 ""}
