@W: MT534 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":17:0:17:0|command define_clock cannot be applied to instance comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component with more than one output 
@W: MT403 :"c:\work\ssd\laddercard\fpga\ladder_fpga_v0e\mega_func_pll_40mhz_switchover_cycloneiii.vhd":182:1:182:16|Ignoring clock definition because instance has more than one output
Port adc_cs_n[7:0] - has output constraint of 0.00ns w.r.t. clock ladder_fpga_clock80MHz:f 
Port data_serial[15:0] - has input  constraint of 0.00ns w.r.t. clock ladder_fpga_clock80MHz:f 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 29 07:11:24 2014
#


Top view:               ladder_fpga
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        10
Constraint File(s):    C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\ladder_fpga.sdc
                       C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\pin_assign.sdc
                       C:\work\SSD\laddercard\fpga\ladder_fpga_v0e\rev_1\ladder_fpga_fsm.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.


Performance Summary 
*******************


Worst slack in design: 0.176

                                                                                        Requested     Estimated      Requested     Estimated                 Clock                              Clock              
Starting Clock                                                                          Frequency     Frequency      Period        Period        Slack       Type                               Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock40mhz_fpga                                                                         40.0 MHz      NA             25.000        NA            DCM/PLL     declared                           default_clkgroup_3 
clock40mhz_xtal                                                                         40.0 MHz      NA             25.000        NA            NA          declared                           default_clkgroup_4 
clockDR                                                                                 10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
clockIR                                                                                 10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
ladder_fpga_clock80MHz                                                                  80.0 MHz      NA             12.500        NA            NA          declared                           default_clkgroup_2 
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock     10.0 MHz      441.3 MHz      100.000       2.266         NA          derived (from sc_tck)              default_clkgroup_0 
ladder_fpga|holdin_echelle                                                              1.0 MHz       648.1 MHz      1000.000      1.543         998.457     inferred                           Inferred_clkgroup_0
ladder_fpga|testin_echelle                                                              1.0 MHz       648.1 MHz      1000.000      1.543         998.457     inferred                           Inferred_clkgroup_1
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                              40.0 MHz      161.9 MHz      25.000        6.176         11.427      derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                              80.0 MHz      164.4 MHz      12.500        6.082         3.209       derived (from clock40mhz_fpga)     default_clkgroup_3 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                              4.0 MHz       34.7 MHz       250.000       28.796        11.060      derived (from clock40mhz_fpga)     default_clkgroup_3 
sc_tck                                                                                  10.0 MHz      148.0 MHz      100.000       6.756         46.622      declared                           default_clkgroup_0 
switchover                                                                              40.0 MHz      NA             25.000        NA            NA          declared                           default_clkgroup_2 
tempclk4M                                                                               4.0 MHz       NA             250.000       NA            NA          declared                           default_clkgroup_1 
temperature                                                                             10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_1 
updateDR                                                                                10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
updateIR                                                                                10.0 MHz      NA             100.000       NA            NA          declared                           default_clkgroup_0 
System                                                                                  1.0 MHz       3968.3 MHz     1000.000      0.252         999.748     system                             system_clkgroup    
===================================================================================================================================================================================================================
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":14:0:14:0|Source for clock clockIR not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":15:0:15:0|Source for clock clockDR not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":17:0:17:0|Source for clock switchover not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":18:0:18:0|Source for clock tempclk4M not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":21:0:21:0|Source for clock ladder_fpga_clock80MHz not found in netlist
@W: MT548 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/ladder_fpga.sdc":23:0:23:0|Source for clock updateDR not found in netlist



Clock Relationships
*******************

Clocks                                                                                                                                                                    |    rise  to  rise   |    fall  to  fall   |    rise  to  fall     |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                             Ending                                                                               |  constraint  slack  |  constraint  slack  |  constraint  slack    |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                               System                                                                               |  0.000       0.176  |  No paths    -      |  No paths    -        |  No paths    -     
System                                                                               sc_tck                                                                               |  0.000       0.269  |  No paths    -      |  No paths    -        |  No paths    -     
System                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  0.000       0.401  |  No paths    -      |  0.000       0.397    |  No paths    -     
sc_tck                                                                               System                                                                               |  No paths    -      |  No paths    -      |  No paths    -        |  0.000       0.539 
sc_tck                                                                               sc_tck                                                                               |  0.000       0.502  |  0.000       0.593  |  50.000      50.756   |  50.000      50.628
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -      |  Diff grp    -      |  No paths    -        |  No paths    -     
sc_tck                                                                               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -      |  No paths    -      |  No paths    -        |  Diff grp    -     
sc_tck                                                                               ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  |  No paths    -      |  No paths    -      |  No paths    -        |  50.000      50.760
ladder_fpga_clock80MHz                                                               mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  No paths    -      |  No paths    -      |  No paths    -        |  Diff grp    -     
mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -      |  0.000       0.526  |  12.500      13.026   |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           System                                                                               |  No paths    -      |  No paths    -      |  No paths    -        |  0.000       0.532 
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           ladder_fpga_clock80MHz                                                               |  No paths    -      |  Diff grp    -      |  No paths    -        |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -      |  6.250       7.529  |  0.000       0.772    |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock                           |  0.000       1.027  |  0.000       0.756  |  6.250       7.010    |  6.250       7.006 
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           sc_tck                                                                               |  Diff grp    -      |  No paths    -      |  No paths    -        |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -      |  No paths    -      |  12.500      13.740   |  No paths    -     
mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  0.000       0.541  |  No paths    -      |  125.000     125.756  |  No paths    -     
ladder_fpga|holdin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -      |  No paths    -      |  Diff grp    -        |  No paths    -     
ladder_fpga|holdin_echelle                                                           ladder_fpga|holdin_echelle                                                           |  0.000       1.023  |  No paths    -      |  No paths    -        |  No paths    -     
ladder_fpga|testin_echelle                                                           mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock                           |  No paths    -      |  No paths    -      |  Diff grp    -        |  No paths    -     
ladder_fpga|testin_echelle                                                           ladder_fpga|testin_echelle                                                           |  0.000       1.023  |  No paths    -      |  No paths    -        |  No paths    -     
ladder_fpga|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock                           |  No paths    -      |  No paths    -      |  Diff grp    -        |  No paths    -     
===================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Input Ports: 

Port                Starting      User           Arrival     Required          
Name                Reference     Constraint     Time        Time         Slack
                    Clock                                                      
-------------------------------------------------------------------------------
data_serial[0]      NA            NA             NA          NA           NA   
data_serial[1]      NA            NA             NA          NA           NA   
data_serial[2]      NA            NA             NA          NA           NA   
data_serial[3]      NA            NA             NA          NA           NA   
data_serial[4]      NA            NA             NA          NA           NA   
data_serial[5]      NA            NA             NA          NA           NA   
data_serial[6]      NA            NA             NA          NA           NA   
data_serial[7]      NA            NA             NA          NA           NA   
data_serial[8]      NA            NA             NA          NA           NA   
data_serial[9]      NA            NA             NA          NA           NA   
data_serial[10]     NA            NA             NA          NA           NA   
data_serial[11]     NA            NA             NA          NA           NA   
data_serial[12]     NA            NA             NA          NA           NA   
data_serial[13]     NA            NA             NA          NA           NA   
data_serial[14]     NA            NA             NA          NA           NA   
data_serial[15]     NA            NA             NA          NA           NA   
===============================================================================


Output Ports: 

Port            Starting                                                                 User           Arrival     Required          
Name            Reference                                                                Constraint     Time        Time         Slack
                Clock                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------
adc_cs_n[0]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     NA             2.518       0.000        2.518
adc_cs_n[1]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     NA             2.518       0.000        2.518
adc_cs_n[2]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     NA             2.518       0.000        2.518
adc_cs_n[3]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     NA             2.518       0.000        2.518
adc_cs_n[4]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     NA             2.518       0.000        2.518
adc_cs_n[5]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     NA             2.518       0.000        2.518
adc_cs_n[6]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     NA             2.518       0.000        2.518
adc_cs_n[7]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock (falling)     NA             2.518       0.000        2.518
======================================================================================================================================



====================================
Detailed Report for Clock: ladder_fpga|holdin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival          
Instance                    Reference                      Type       Pin     Net                         Time        Slack
                            Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[0]     0.359       1.099
ladder_fpga_nbr_hold[1]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[1]     0.359       1.099
ladder_fpga_nbr_hold[2]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[2]     0.359       1.099
ladder_fpga_nbr_hold[3]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[3]     0.359       1.099
ladder_fpga_nbr_hold[4]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[4]     0.359       1.099
ladder_fpga_nbr_hold[5]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[5]     0.359       1.099
ladder_fpga_nbr_hold[6]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[6]     0.359       1.099
ladder_fpga_nbr_hold[7]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[7]     0.359       1.099
ladder_fpga_nbr_hold[8]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[8]     0.359       1.099
ladder_fpga_nbr_hold[9]     ladder_fpga|holdin_echelle     dffeas     q       ladder_fpga_nbr_hold[9]     0.359       1.099
===========================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                              Required          
Instance                    Reference                      Type       Pin     Net                                 Time         Slack
                            Clock                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c0_combout     -0.224       1.023
ladder_fpga_nbr_hold[1]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c1_combout     -0.224       1.023
ladder_fpga_nbr_hold[2]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c2_combout     -0.224       1.023
ladder_fpga_nbr_hold[3]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c3_combout     -0.224       1.023
ladder_fpga_nbr_hold[4]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c4_combout     -0.224       1.023
ladder_fpga_nbr_hold[5]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c5_combout     -0.224       1.023
ladder_fpga_nbr_hold[6]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c6_combout     -0.224       1.023
ladder_fpga_nbr_hold[7]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c7_combout     -0.224       1.023
ladder_fpga_nbr_hold[8]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c8_combout     -0.224       1.023
ladder_fpga_nbr_hold[9]     ladder_fpga|holdin_echelle     dffeas     d       ladder_fpga_nbr_hold_c9_combout     -0.224       1.023
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[0] / q
    Ending point:                            ladder_fpga_nbr_hold[0] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[0]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_hold[0]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_hold_c0             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_hold_c0_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_hold[0]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[1] / q
    Ending point:                            ladder_fpga_nbr_hold[1] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[1]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_hold[1]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_hold_c1             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_hold_c1_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_hold[1]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[2] / q
    Ending point:                            ladder_fpga_nbr_hold[2] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[2]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_hold[2]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_hold_c2             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_hold_c2_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_hold[2]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[3] / q
    Ending point:                            ladder_fpga_nbr_hold[3] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[3]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_hold[3]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_hold_c3             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_hold_c3_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_hold[3]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[4] / q
    Ending point:                            ladder_fpga_nbr_hold[4] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[4]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_hold[4]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_hold_c4             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_hold_c4_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_hold[4]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[5] / q
    Ending point:                            ladder_fpga_nbr_hold[5] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[5]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_hold[5]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_hold_c5             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_hold_c5_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_hold[5]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[6] / q
    Ending point:                            ladder_fpga_nbr_hold[6] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[6]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_hold[6]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_hold_c6             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_hold_c6_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_hold[6]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[7] / q
    Ending point:                            ladder_fpga_nbr_hold[7] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[7]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_hold[7]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_hold_c7             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_hold_c7_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_hold[7]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[8] / q
    Ending point:                            ladder_fpga_nbr_hold[8] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[8]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_hold[8]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_hold_c8             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_hold_c8_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_hold[8]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_hold[9] / q
    Ending point:                            ladder_fpga_nbr_hold[9] / d
    The start point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|holdin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_hold[9]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_hold[9]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_hold_c9             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_hold_c9_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_hold[9]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: ladder_fpga|testin_echelle
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                      Arrival          
Instance                    Reference                      Type       Pin     Net                         Time        Slack
                            Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[0]     0.359       1.099
ladder_fpga_nbr_test[1]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[1]     0.359       1.099
ladder_fpga_nbr_test[2]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[2]     0.359       1.099
ladder_fpga_nbr_test[3]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[3]     0.359       1.099
ladder_fpga_nbr_test[4]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[4]     0.359       1.099
ladder_fpga_nbr_test[5]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[5]     0.359       1.099
ladder_fpga_nbr_test[6]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[6]     0.359       1.099
ladder_fpga_nbr_test[7]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[7]     0.359       1.099
ladder_fpga_nbr_test[8]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[8]     0.359       1.099
ladder_fpga_nbr_test[9]     ladder_fpga|testin_echelle     dffeas     q       ladder_fpga_nbr_test[9]     0.359       1.099
===========================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                                              Required          
Instance                    Reference                      Type       Pin     Net                                 Time         Slack
                            Clock                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c0_combout     -0.224       1.023
ladder_fpga_nbr_test[1]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c1_combout     -0.224       1.023
ladder_fpga_nbr_test[2]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c2_combout     -0.224       1.023
ladder_fpga_nbr_test[3]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c3_combout     -0.224       1.023
ladder_fpga_nbr_test[4]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c4_combout     -0.224       1.023
ladder_fpga_nbr_test[5]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c5_combout     -0.224       1.023
ladder_fpga_nbr_test[6]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c6_combout     -0.224       1.023
ladder_fpga_nbr_test[7]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c7_combout     -0.224       1.023
ladder_fpga_nbr_test[8]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c8_combout     -0.224       1.023
ladder_fpga_nbr_test[9]     ladder_fpga|testin_echelle     dffeas     d       ladder_fpga_nbr_test_c9_combout     -0.224       1.023
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[0] / q
    Ending point:                            ladder_fpga_nbr_test[0] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[0]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_test[0]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_test_c0             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_test_c0_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_test[0]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[1] / q
    Ending point:                            ladder_fpga_nbr_test[1] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[1]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_test[1]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_test_c1             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_test_c1_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_test[1]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[2] / q
    Ending point:                            ladder_fpga_nbr_test[2] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[2]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_test[2]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_test_c2             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_test_c2_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_test[2]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[3] / q
    Ending point:                            ladder_fpga_nbr_test[3] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[3]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_test[3]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_test_c3             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_test_c3_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_test[3]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[4] / q
    Ending point:                            ladder_fpga_nbr_test[4] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[4]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_test[4]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_test_c4             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_test_c4_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_test[4]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[5] / q
    Ending point:                            ladder_fpga_nbr_test[5] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[5]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_test[5]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_test_c5             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_test_c5_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_test[5]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[6] / q
    Ending point:                            ladder_fpga_nbr_test[6] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[6]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_test[6]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_test_c6             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_test_c6_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_test[6]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[7] / q
    Ending point:                            ladder_fpga_nbr_test[7] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[7]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_test[7]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_test_c7             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_test_c7_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_test[7]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[8] / q
    Ending point:                            ladder_fpga_nbr_test[8] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[8]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_test[8]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_test_c8             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_test_c8_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_test[8]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.265
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.023

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_nbr_test[9] / q
    Ending point:                            ladder_fpga_nbr_test[9] / d
    The start point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk
    The end   point is clocked by            ladder_fpga|testin_echelle [rising] on pin clk

Instance / Net                                                Pin         Pin                Arrival     No. of    
Name                                Type                      Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
ladder_fpga_nbr_test[9]             dffeas                    q           Out     -0.175     0.359       -         
ladder_fpga_nbr_test[9]             Net                       -           -       0.176      -           2         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     dataa       In      -          0.536       -         
ladder_fpga_nbr_test_c9             cycloneiii_lcell_comb     combout     Out     0.263      0.799       -         
ladder_fpga_nbr_test_c9_combout     Net                       -           -       0.000      -           1         
ladder_fpga_nbr_test[9]             dffeas                    d           In      -          0.799       -         
===================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                      Arrival          
Instance                                    Reference                                                      Type       Pin     Net                                         Time        Slack
                                            Clock                                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_status_count_integer[2]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_status_count_integer[2]     0.359       0.610
ladder_fpga_mux_statusout[0]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[0]                0.359       0.874
ladder_fpga_mux_statusout[1]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[1]                0.359       0.874
ladder_fpga_mux_statusout[2]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[2]                0.359       0.874
ladder_fpga_mux_statusout[3]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[3]                0.359       0.874
ladder_fpga_mux_statusout[4]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[4]                0.359       0.874
ladder_fpga_mux_statusout[5]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[5]                0.359       0.874
ladder_fpga_mux_statusout[6]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[6]                0.359       0.874
ladder_fpga_mux_statusout[7]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[7]                0.359       0.874
ladder_fpga_mux_statusout[8]                mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     q       ladder_fpga_mux_statusout[8]                0.359       0.874
===========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                                                                        Required          
Instance                         Reference                                                      Type       Pin       Net                                         Time         Slack
                                 Clock                                                                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[0]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_mux_status_count_integer[2]     0.029        0.526
ladder_fpga_mux_statusout[1]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_mux_status_count_integer[2]     0.029        0.526
ladder_fpga_mux_statusout[2]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_mux_status_count_integer[2]     0.029        0.526
ladder_fpga_mux_statusout[3]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_mux_status_count_integer[2]     0.029        0.526
ladder_fpga_mux_statusout[4]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_mux_status_count_integer[2]     0.029        0.526
ladder_fpga_mux_statusout[5]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_mux_status_count_integer[2]     0.029        0.526
ladder_fpga_mux_statusout[6]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_mux_status_count_integer[2]     0.029        0.526
ladder_fpga_mux_statusout[7]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_mux_status_count_integer[2]     0.029        0.526
ladder_fpga_mux_statusout[8]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_mux_status_count_integer[2]     0.029        0.526
ladder_fpga_mux_statusout[9]     mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock     dffeas     sload     ladder_fpga_mux_status_count_integer[2]     0.029        0.526
===================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.021
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.505
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.526

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_status_count_integer[2] / q
    Ending point:                            ladder_fpga_mux_statusout[0] / sload
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                         Pin       Pin                Arrival     No. of    
Name                                        Type       Name      Dir     Delay      Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
ladder_fpga_mux_status_count_integer[2]     dffeas     q         Out     -0.175     0.359       -         
ladder_fpga_mux_status_count_integer[2]     Net        -         -       0.196      -           19(6)     
ladder_fpga_mux_statusout[0]                dffeas     sload     In      -          0.555       -         
==========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.021
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.780

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_status_count_integer[2] / q
    Ending point:                            ladder_fpga_mux_statusout[20] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                         Pin      Pin                Arrival     No. of    
Name                                        Type       Name     Dir     Delay      Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
ladder_fpga_mux_status_count_integer[2]     dffeas     q        Out     -0.259     0.275       -         
ladder_fpga_mux_status_count_integer[2]     Net        -        -       0.280      -           19(6)     
ladder_fpga_mux_statusout[20]               dffeas     d        In      -          0.555       -         
=========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        -0.002
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.803
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.800

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[0] / q
    Ending point:                            ladder_fpga_mux_dataout[0] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin        Pin                Arrival     No. of    
Name                             Type       Name       Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[0]     dffeas     q          Out     -0.175     0.359       -         
ladder_fpga_mux_statusout[0]     Net        -          -       0.172      -           1         
ladder_fpga_mux_dataout[0]       dffeas     asdata     In      -          0.532       -         
================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        -0.002
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.803
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.800

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[1] / q
    Ending point:                            ladder_fpga_mux_dataout[1] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin        Pin                Arrival     No. of    
Name                             Type       Name       Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[1]     dffeas     q          Out     -0.175     0.359       -         
ladder_fpga_mux_statusout[1]     Net        -          -       0.172      -           1         
ladder_fpga_mux_dataout[1]       dffeas     asdata     In      -          0.532       -         
================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        -0.002
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.803
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.800

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[2] / q
    Ending point:                            ladder_fpga_mux_dataout[2] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin        Pin                Arrival     No. of    
Name                             Type       Name       Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[2]     dffeas     q          Out     -0.175     0.359       -         
ladder_fpga_mux_statusout[2]     Net        -          -       0.172      -           1         
ladder_fpga_mux_dataout[2]       dffeas     asdata     In      -          0.532       -         
================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        -0.002
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.803
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.800

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[3] / q
    Ending point:                            ladder_fpga_mux_dataout[3] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin        Pin                Arrival     No. of    
Name                             Type       Name       Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[3]     dffeas     q          Out     -0.175     0.359       -         
ladder_fpga_mux_statusout[3]     Net        -          -       0.172      -           1         
ladder_fpga_mux_dataout[3]       dffeas     asdata     In      -          0.532       -         
================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        -0.002
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.803
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.800

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[4] / q
    Ending point:                            ladder_fpga_mux_dataout[4] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin        Pin                Arrival     No. of    
Name                             Type       Name       Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[4]     dffeas     q          Out     -0.175     0.359       -         
ladder_fpga_mux_statusout[4]     Net        -          -       0.172      -           1         
ladder_fpga_mux_dataout[4]       dffeas     asdata     In      -          0.532       -         
================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        -0.002
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.803
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.800

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[5] / q
    Ending point:                            ladder_fpga_mux_dataout[5] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin        Pin                Arrival     No. of    
Name                             Type       Name       Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[5]     dffeas     q          Out     -0.175     0.359       -         
ladder_fpga_mux_statusout[5]     Net        -          -       0.172      -           1         
ladder_fpga_mux_dataout[5]       dffeas     asdata     In      -          0.532       -         
================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        -0.002
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.803
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.800

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[6] / q
    Ending point:                            ladder_fpga_mux_dataout[6] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin        Pin                Arrival     No. of    
Name                             Type       Name       Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[6]     dffeas     q          Out     -0.175     0.359       -         
ladder_fpga_mux_statusout[6]     Net        -          -       0.172      -           1         
ladder_fpga_mux_dataout[6]       dffeas     asdata     In      -          0.532       -         
================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        -0.002
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.803
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.800

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_mux_statusout[7] / q
    Ending point:                            ladder_fpga_mux_dataout[7] / asdata
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                              Pin        Pin                Arrival     No. of    
Name                             Type       Name       Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------
ladder_fpga_mux_statusout[7]     dffeas     q          Out     -0.175     0.359       -         
ladder_fpga_mux_statusout[7]     Net        -          -       0.172      -           1         
ladder_fpga_mux_dataout[7]       dffeas     asdata     In      -          0.532       -         
================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                                                           Arrival          
Instance                         Reference                                                      Type       Pin     Net                              Time        Slack
                                 Clock                                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_wr            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_fifo21_wr            0.359       0.606
ladder_fpga_fifo21_input[20]     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_fifo21_input[20]     0.359       0.611
ladder_fpga_fifo21_input[0]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_fifo21_input[0]      0.359       0.617
ladder_fpga_fifo21_input[1]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_fifo21_input[1]      0.359       0.617
ladder_fpga_fifo21_input[2]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_fifo21_input[2]      0.359       0.617
ladder_fpga_fifo21_input[3]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_fifo21_input[3]      0.359       0.617
ladder_fpga_fifo21_input[4]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_fifo21_input[4]      0.359       0.617
ladder_fpga_fifo21_input[5]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_fifo21_input[5]      0.359       0.617
ladder_fpga_fifo21_input[6]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_fifo21_input[6]      0.359       0.617
ladder_fpga_fifo21_input[7]      mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dffeas     q       ladder_fpga_fifo21_input[7]      0.359       0.617
=====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                                                                                                   Required          
Instance                                                 Reference                                                      Type                                           Pin          Net                             Time         Slack
                                                         Clock                                                                                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq        ladder_fpga_fifo21_wr           0.000        0.532
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[20]     ladder_fpga_fifo21_input_20     0.000        0.536
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[0]      ladder_fpga_fifo21_input_0      0.000        0.539
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[1]      ladder_fpga_fifo21_input_1      0.000        0.539
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[2]      ladder_fpga_fifo21_input_2      0.000        0.539
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[3]      ladder_fpga_fifo21_input_3      0.000        0.539
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[4]      ladder_fpga_fifo21_input_4      0.000        0.539
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[5]      ladder_fpga_fifo21_input_5      0.000        0.539
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[6]      ladder_fpga_fifo21_input_6      0.000        0.539
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[7]      ladder_fpga_fifo21_input_7      0.000        0.539
======================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        -0.002
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.532

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_wr / q
    Ending point:                            comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / wrreq
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                          Pin       Pin                Arrival     No. of    
Name                                                     Type                                           Name      Dir     Delay      Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_wr                                    dffeas                                         q         Out     -0.175     0.359       -         
ladder_fpga_fifo21_wr                                    Net                                            -         -       0.172      -           1         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     wrreq     In      -          0.532       -         
===========================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.002
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.536

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_input[20] / q
    Ending point:                            comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / data[20]
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                          Pin          Pin                Arrival     No. of    
Name                                                     Type                                           Name         Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_input[20]                             dffeas                                         q            Out     -0.175     0.359       -         
ladder_fpga_fifo21_input[20]                             Net                                            -            -       0.176      -           2         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[20]     In      -          0.536       -         
==============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.005
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.539

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_input[0] / q
    Ending point:                            comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / data[0]
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                          Pin         Pin                Arrival     No. of    
Name                                                     Type                                           Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_input[0]                              dffeas                                         q           Out     -0.175     0.359       -         
ladder_fpga_fifo21_input[0]                              Net                                            -           -       0.180      -           3         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[0]     In      -          0.539       -         
=============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.005
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.539

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_input[1] / q
    Ending point:                            comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / data[1]
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                          Pin         Pin                Arrival     No. of    
Name                                                     Type                                           Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_input[1]                              dffeas                                         q           Out     -0.175     0.359       -         
ladder_fpga_fifo21_input[1]                              Net                                            -           -       0.180      -           3         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[1]     In      -          0.539       -         
=============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.005
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.539

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_input[2] / q
    Ending point:                            comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / data[2]
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                          Pin         Pin                Arrival     No. of    
Name                                                     Type                                           Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_input[2]                              dffeas                                         q           Out     -0.175     0.359       -         
ladder_fpga_fifo21_input[2]                              Net                                            -           -       0.180      -           3         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[2]     In      -          0.539       -         
=============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.005
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.539

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_input[3] / q
    Ending point:                            comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / data[3]
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                          Pin         Pin                Arrival     No. of    
Name                                                     Type                                           Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_input[3]                              dffeas                                         q           Out     -0.175     0.359       -         
ladder_fpga_fifo21_input[3]                              Net                                            -           -       0.180      -           3         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[3]     In      -          0.539       -         
=============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.005
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.539

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_input[4] / q
    Ending point:                            comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / data[4]
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                          Pin         Pin                Arrival     No. of    
Name                                                     Type                                           Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_input[4]                              dffeas                                         q           Out     -0.175     0.359       -         
ladder_fpga_fifo21_input[4]                              Net                                            -           -       0.180      -           3         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[4]     In      -          0.539       -         
=============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.005
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.539

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_input[5] / q
    Ending point:                            comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / data[5]
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                          Pin         Pin                Arrival     No. of    
Name                                                     Type                                           Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_input[5]                              dffeas                                         q           Out     -0.175     0.359       -         
ladder_fpga_fifo21_input[5]                              Net                                            -           -       0.180      -           3         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[5]     In      -          0.539       -         
=============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.005
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.539

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_input[6] / q
    Ending point:                            comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / data[6]
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                          Pin         Pin                Arrival     No. of    
Name                                                     Type                                           Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_input[6]                              dffeas                                         q           Out     -0.175     0.359       -         
ladder_fpga_fifo21_input[6]                              Net                                            -           -       0.180      -           3         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[6]     In      -          0.539       -         
=============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.005
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.539

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_fifo21_input[7] / q
    Ending point:                            comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / data[7]
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c1_derived_clock [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                          Pin         Pin                Arrival     No. of    
Name                                                     Type                                           Name        Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_fifo21_input[7]                              dffeas                                         q           Out     -0.175     0.359       -         
ladder_fpga_fifo21_input[7]                              Net                                            -           -       0.180      -           3         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     data[7]     In      -          0.539       -         
=============================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                                                     Arrival          
Instance                                        Reference                                                      Type       Pin     Net                                        Time        Slack
                                                Clock                                                                                                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_level_shifter_dac_state[6]          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       ladder_fpga_level_shifter_dac_state[6]     0.359       0.632
comp_mesure_temperature.temperature_in_sync     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       temperature_in_sync                        0.359       0.830
comp_mesure_temperature.state[10]               mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       state[10]                                  0.359       0.841
ladder_fpga_level_shifter_dac_state[4]          mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       ladder_fpga_level_shifter_dac_state[4]     0.359       0.875
comp_mesure_temperature.cnt[0]                  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cnt[0]                                     0.359       1.093
comp_mesure_temperature.cnt[1]                  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cnt[1]                                     0.359       1.099
comp_mesure_temperature.cnt[2]                  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cnt[2]                                     0.359       1.099
comp_mesure_temperature.cnt[3]                  mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       cnt[3]                                     0.359       1.099
comp_mesure_temperature.state[7]                mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       state[7]                                   0.359       1.099
comp_mesure_temperature.state[9]                mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     q       state[9]                                   0.359       1.099
==============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                                                                                     Required          
Instance                                      Reference                                                      Type       Pin     Net                                        Time         Slack
                                              Clock                                                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
level_shifter_dac_sck_en                      mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     ena     ladder_fpga_level_shifter_dac_state[6]     0.030        0.541
comp_mesure_temperature.sTemp_in              mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       temperature_in_sync                        -0.224       0.756
comp_mesure_temperature.temperature_out_e     mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       state[10]                                  -0.224       0.764
ladder_fpga_level_shifter_dac_state[3]        mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     d       ladder_fpga_level_shifter_dac_state[4]     -0.224       0.787
comp_mesure_temperature.temperature2[0]       mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     ena     temperature2_1_0_0__g0_i_o4_i              0.030        0.961
comp_mesure_temperature.temperature2[1]       mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     ena     temperature2_1_0_0__g0_i_o4_i              0.030        0.961
comp_mesure_temperature.temperature2[2]       mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     ena     temperature2_1_0_0__g0_i_o4_i              0.030        0.961
comp_mesure_temperature.temperature2[3]       mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     ena     temperature2_1_0_0__g0_i_o4_i              0.030        0.961
comp_mesure_temperature.temperature2[4]       mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     ena     temperature2_1_0_0__g0_i_o4_i              0.030        0.961
comp_mesure_temperature.temperature2[5]       mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock     dffeas     ena     temperature2_1_0_0__g0_i_o4_i              0.030        0.961
=============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.037
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.504
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.541

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_level_shifter_dac_state[6] / q
    Ending point:                            level_shifter_dac_sck_en / ena
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                        Pin      Pin                Arrival     No. of    
Name                                       Type       Name     Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
ladder_fpga_level_shifter_dac_state[6]     dffeas     q        Out     -0.175     0.359       -         
ladder_fpga_level_shifter_dac_state[6]     Net        -        -       0.212      -           8         
level_shifter_dac_sck_en                   dffeas     ena      In      -          0.571       -         
========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        -0.002
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.756

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.temperature_in_sync / q
    Ending point:                            comp_mesure_temperature.sTemp_in / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                             Pin      Pin                Arrival     No. of    
Name                                            Type       Name     Dir     Delay      Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.temperature_in_sync     dffeas     q        Out     -0.175     0.359       -         
temperature_in_sync                             Net        -        -       0.172      -           1         
comp_mesure_temperature.sTemp_in                dffeas     d        In      -          0.532       -         
=============================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.005
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.764

    Number of logic level(s):                0
    Starting point:                          comp_mesure_temperature.state[10] / q
    Ending point:                            comp_mesure_temperature.temperature_out_e / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                           Pin      Pin                Arrival     No. of    
Name                                          Type       Name     Dir     Delay      Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
comp_mesure_temperature.state[10]             dffeas     q        Out     -0.175     0.359       -         
state[10]                                     Net        -        -       0.180      -           3         
comp_mesure_temperature.temperature_out_e     dffeas     d        In      -          0.539       -         
===========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.029
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.787

    Number of logic level(s):                0
    Starting point:                          ladder_fpga_level_shifter_dac_state[4] / q
    Ending point:                            ladder_fpga_level_shifter_dac_state[3] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                        Pin      Pin                Arrival     No. of    
Name                                       Type       Name     Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
ladder_fpga_level_shifter_dac_state[4]     dffeas     q        Out     -0.175     0.359       -         
ladder_fpga_level_shifter_dac_state[4]     Net        -        -       0.204      -           7         
ladder_fpga_level_shifter_dac_state[3]     dffeas     d        In      -          0.563       -         
========================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.269
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.027

    Number of logic level(s):                1
    Starting point:                          comp_mesure_temperature.state[10] / q
    Ending point:                            comp_mesure_temperature.state[9] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                     Pin         Pin                Arrival     No. of    
Name                                     Type                      Name        Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
comp_mesure_temperature.state[10]        dffeas                    q           Out     -0.252     0.282       -         
state[10]                                Net                       -           -       0.258      -           3         
comp_mesure_temperature.state_RNO[9]     cycloneiii_lcell_comb     dataa       In      -          0.539       -         
comp_mesure_temperature.state_RNO[9]     cycloneiii_lcell_comb     combout     Out     0.263      0.803       -         
state_ns_0_0_3__g0_0                     Net                       -           -       0.000      -           1         
comp_mesure_temperature.state[9]         dffeas                    d           In      -          0.803       -         
========================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.287
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.046

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_level_shifter_dac_state[4] / q
    Ending point:                            level_shifter_dac_ld_cs_n / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                       Pin         Pin                Arrival     No. of    
Name                                       Type                      Name        Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
ladder_fpga_level_shifter_dac_state[4]     dffeas                    q           Out     -0.262     0.272       -         
ladder_fpga_level_shifter_dac_state[4]     Net                       -           -       0.291      -           7         
level_shifter_dac_ld_cs_n_RNO              cycloneiii_lcell_comb     datac       In      -          0.563       -         
level_shifter_dac_ld_cs_n_RNO              cycloneiii_lcell_comb     combout     Out     0.258      0.821       -         
N_893_i_0_g0                               Net                       -           -       0.000      -           1         
level_shifter_dac_ld_cs_n                  dffeas                    d           In      -          0.821       -         
==========================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.292
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.051

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_level_shifter_dac_state[4] / q
    Ending point:                            level_shifter_dac_load_indice[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                          Pin         Pin                Arrival     No. of    
Name                                          Type                      Name        Dir     Delay      Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_level_shifter_dac_state[4]        dffeas                    q           Out     -0.262     0.272       -         
ladder_fpga_level_shifter_dac_state[4]        Net                       -           -       0.291      -           7         
level_shifter_dac_load_indice_RNO[0]          cycloneiii_lcell_comb     dataa       In      -          0.563       -         
level_shifter_dac_load_indice_RNO[0]          cycloneiii_lcell_comb     combout     Out     0.263      0.826       -         
level_shifter_dac_load_indice_n0_i_i_0_g0     Net                       -           -       0.000      -           1         
level_shifter_dac_load_indice[0]              dffeas                    d           In      -          0.826       -         
=============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.300
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.058

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_level_shifter_dac_state[6] / q
    Ending point:                            ladder_fpga_level_shifter_dac_state_illegalpipe1 / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                                 Pin         Pin                Arrival     No. of    
Name                                                 Type                      Name        Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_level_shifter_dac_state[6]               dffeas                    q           Out     -0.266     0.269       -         
ladder_fpga_level_shifter_dac_state[6]               Net                       -           -       0.302      -           8         
ladder_fpga_level_shifter_dac_state_illegal          cycloneiii_lcell_comb     dataa       In      -          0.571       -         
ladder_fpga_level_shifter_dac_state_illegal          cycloneiii_lcell_comb     combout     Out     0.263      0.834       -         
ladder_fpga_level_shifter_dac_state_illegal          Net                       -           -       0.000      -           1         
ladder_fpga_level_shifter_dac_state_illegalpipe1     dffeas                    d           In      -          0.834       -         
====================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.304
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.062

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_level_shifter_dac_state[6] / q
    Ending point:                            level_shifter_dac_load_indice[0] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                          Pin         Pin                Arrival     No. of    
Name                                          Type                      Name        Dir     Delay      Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
ladder_fpga_level_shifter_dac_state[6]        dffeas                    q           Out     -0.266     0.269       -         
ladder_fpga_level_shifter_dac_state[6]        Net                       -           -       0.302      -           8         
level_shifter_dac_load_indice_RNO[0]          cycloneiii_lcell_comb     datab       In      -          0.571       -         
level_shifter_dac_load_indice_RNO[0]          cycloneiii_lcell_comb     combout     Out     0.267      0.838       -         
level_shifter_dac_load_indice_n0_i_i_0_g0     Net                       -           -       0.000      -           1         
level_shifter_dac_load_indice[0]              dffeas                    d           In      -          0.838       -         
=============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.304
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 1.062

    Number of logic level(s):                1
    Starting point:                          ladder_fpga_level_shifter_dac_state[6] / q
    Ending point:                            ladder_fpga_level_shifter_dac_state[5] / d
    The start point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c2_derived_clock [rising] on pin clk

Instance / Net                                                           Pin         Pin                Arrival     No. of    
Name                                           Type                      Name        Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
ladder_fpga_level_shifter_dac_state[6]         dffeas                    q           Out     -0.266     0.269       -         
ladder_fpga_level_shifter_dac_state[6]         Net                       -           -       0.302      -           8         
ladder_fpga_level_shifter_dac_state_RNO[5]     cycloneiii_lcell_comb     datab       In      -          0.571       -         
ladder_fpga_level_shifter_dac_state_RNO[5]     cycloneiii_lcell_comb     combout     Out     0.267      0.838       -         
N_866_i_0_g0                                   Net                       -           -       0.000      -           1         
ladder_fpga_level_shifter_dac_state[5]         dffeas                    d           In      -          0.838       -         
==============================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: sc_tck
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                    Arrival          
Instance                                               Reference     Type       Pin     Net                        Time        Slack
                                                       Clock                                                                        
------------------------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret       sc_tck        dffeas     q       etat_present_ret           0.359       0.576
COMP_LADDER_FPGA_SC_CONFIG.a\.5\.d\.e.data_out         sc_tck        dffeas     q       data_out                   0.359       0.617
allumage_hybride.a\.1\.d\.e.sc_updateDR_0x09_0_ret     sc_tck        dffeas     q       sc_updateDR_0x09_0_ret     0.359       1.085
allumage_hybride.a\.2\.d\.e.sc_updateDR_0x09_1_ret     sc_tck        dffeas     q       sc_updateDR_0x09_1_ret     0.359       1.085
allumage_hybride.a\.3\.d\.e.sc_updateDR_0x09_2_ret     sc_tck        dffeas     q       sc_updateDR_0x09_2_ret     0.359       1.085
allumage_hybride.a\.4\.d\.e.sc_updateDR_0x09_3_ret     sc_tck        dffeas     q       sc_updateDR_0x09_3_ret     0.359       1.085
allumage_hybride.a\.5\.d\.e.sc_updateDR_0x09_4_ret     sc_tck        dffeas     q       sc_updateDR_0x09_4_ret     0.359       1.085
allumage_hybride.a\.6\.d\.e.sc_updateDR_0x09_5_ret     sc_tck        dffeas     q       sc_updateDR_0x09_5_ret     0.359       1.085
allumage_hybride.a\.7\.d\.e.sc_updateDR_0x09_6_ret     sc_tck        dffeas     q       sc_updateDR_0x09_6_ret     0.359       1.085
allumage_hybride.a\.8\.d\.e.sc_updateDR_0x09_7_ret     sc_tck        dffeas     q       sc_updateDR_0x09_7_ret     0.359       1.085
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                     Starting                                                                                        Required          
Instance                                                             Reference     Type                                           Pin           Net                  Time         Slack
                                                                     Clock                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COM_LADDER_SC_INSTRUC_REG.a\.4\.b\.c.ff1                             sc_tck        dffeas                                         ena           etat_present_ret     0.030        0.502
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.ff1                             sc_tck        dffeas                                         ena           etat_present_ret     0.030        0.502
COM_LADDER_SC_INSTRUC_REG.a\.0\.d\.e.ff1                             sc_tck        dffeas                                         ena           etat_present_ret     0.030        0.502
COM_LADDER_SC_INSTRUC_REG.a\.1\.d\.e.ff1                             sc_tck        dffeas                                         ena           etat_present_ret     0.030        0.502
COM_LADDER_SC_INSTRUC_REG.a\.3\.d\.e.ff1                             sc_tck        dffeas                                         ena           etat_present_ret     0.030        0.502
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component      sc_tck        altpll_work_ladder_fpga_ladder_fpga_arch_1     clkswitch     data_out             0.000        0.539
comp_gestion_hybrides_v4.control_alim.gen\.9\.latch_n.pilotage_n     sc_tck        dffeas                                         ena           G_705                0.030        0.938
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n     sc_tck        dffeas                                         ena           G_701                0.030        0.938
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n     sc_tck        dffeas                                         ena           G_693                0.030        0.938
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n     sc_tck        dffeas                                         ena           G_689                0.030        0.938
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        -0.002
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.504
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.502

    Number of logic level(s):                0
    Starting point:                          COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret / q
    Ending point:                            COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.ff1 / ena
    The start point is clocked by            sc_tck [rising] on pin clk
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                  Pin      Pin                Arrival     No. of    
Name                                                 Type       Name     Dir     Delay      Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
COMP_ladder_fpga_SC_TAP_CONTROL.etat_present_ret     dffeas     q        Out     -0.175     0.359       -         
etat_present_ret                                     Net        -        -       0.172      -           5(1)      
COM_LADDER_SC_INSTRUC_REG.a\.2\.d\.e.ff1             dffeas     ena      In      -          0.532       -         
==================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 2: 
    Propagation time:                        0.005
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (non-critical) :                 0.539

    Number of logic level(s):                0
    Starting point:                          COMP_LADDER_FPGA_SC_CONFIG.a\.5\.d\.e.data_out / q
    Ending point:                            comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / clkswitch
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            System [falling]

Instance / Net                                                                                                     Pin           Pin                Arrival     No. of    
Name                                                                Type                                           Name          Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COMP_LADDER_FPGA_SC_CONFIG.a\.5\.d\.e.data_out                      dffeas                                         q             Out     -0.175     0.359       -         
data_out                                                            Net                                            -             -       0.180      -           3         
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     clkswitch     In      -          0.539       -         
==========================================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 3: 
    Propagation time:                        0.433
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.504
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.938

    Number of logic level(s):                1
    Starting point:                          allumage_hybride.a\.1\.d\.e.sc_updateDR_0x09_0_ret / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.1\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin                Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
allumage_hybride.a\.1\.d\.e.sc_updateDR_0x09_0_ret                       dffeas                    q           Out     -0.175     0.359       -         
sc_updateDR_0x09_0_ret                                                   Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.1\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     dataa       In      -          0.532       -         
comp_gestion_hybrides_v4.control_alim.gen\.1\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.263      0.795       -         
G_673                                                                    Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.1\.latch_n.pilotage_n         dffeas                    ena         In      -          0.967       -         
========================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 4: 
    Propagation time:                        0.433
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.504
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.938

    Number of logic level(s):                1
    Starting point:                          allumage_hybride.a\.2\.d\.e.sc_updateDR_0x09_1_ret / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.2\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin                Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
allumage_hybride.a\.2\.d\.e.sc_updateDR_0x09_1_ret                       dffeas                    q           Out     -0.175     0.359       -         
sc_updateDR_0x09_1_ret                                                   Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.2\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     dataa       In      -          0.532       -         
comp_gestion_hybrides_v4.control_alim.gen\.2\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.263      0.795       -         
G_677                                                                    Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.2\.latch_n.pilotage_n         dffeas                    ena         In      -          0.967       -         
========================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 5: 
    Propagation time:                        0.433
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.504
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.938

    Number of logic level(s):                1
    Starting point:                          allumage_hybride.a\.3\.d\.e.sc_updateDR_0x09_2_ret / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin                Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
allumage_hybride.a\.3\.d\.e.sc_updateDR_0x09_2_ret                       dffeas                    q           Out     -0.175     0.359       -         
sc_updateDR_0x09_2_ret                                                   Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     dataa       In      -          0.532       -         
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.263      0.795       -         
G_681                                                                    Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.3\.latch_n.pilotage_n         dffeas                    ena         In      -          0.967       -         
========================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 6: 
    Propagation time:                        0.433
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.504
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.938

    Number of logic level(s):                1
    Starting point:                          allumage_hybride.a\.4\.d\.e.sc_updateDR_0x09_3_ret / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.4\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin                Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
allumage_hybride.a\.4\.d\.e.sc_updateDR_0x09_3_ret                       dffeas                    q           Out     -0.175     0.359       -         
sc_updateDR_0x09_3_ret                                                   Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.4\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     dataa       In      -          0.532       -         
comp_gestion_hybrides_v4.control_alim.gen\.4\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.263      0.795       -         
G_685                                                                    Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.4\.latch_n.pilotage_n         dffeas                    ena         In      -          0.967       -         
========================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 7: 
    Propagation time:                        0.433
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.504
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.938

    Number of logic level(s):                1
    Starting point:                          allumage_hybride.a\.5\.d\.e.sc_updateDR_0x09_4_ret / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin                Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
allumage_hybride.a\.5\.d\.e.sc_updateDR_0x09_4_ret                       dffeas                    q           Out     -0.175     0.359       -         
sc_updateDR_0x09_4_ret                                                   Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     dataa       In      -          0.532       -         
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.263      0.795       -         
G_689                                                                    Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.5\.latch_n.pilotage_n         dffeas                    ena         In      -          0.967       -         
========================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 8: 
    Propagation time:                        0.433
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.504
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.938

    Number of logic level(s):                1
    Starting point:                          allumage_hybride.a\.6\.d\.e.sc_updateDR_0x09_5_ret / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin                Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
allumage_hybride.a\.6\.d\.e.sc_updateDR_0x09_5_ret                       dffeas                    q           Out     -0.175     0.359       -         
sc_updateDR_0x09_5_ret                                                   Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     dataa       In      -          0.532       -         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.263      0.795       -         
G_693                                                                    Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.6\.latch_n.pilotage_n         dffeas                    ena         In      -          0.967       -         
========================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 9: 
    Propagation time:                        0.433
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.504
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.938

    Number of logic level(s):                1
    Starting point:                          allumage_hybride.a\.7\.d\.e.sc_updateDR_0x09_6_ret / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin                Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
allumage_hybride.a\.7\.d\.e.sc_updateDR_0x09_6_ret                       dffeas                    q           Out     -0.175     0.359       -         
sc_updateDR_0x09_6_ret                                                   Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     dataa       In      -          0.532       -         
comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.263      0.795       -         
G_697                                                                    Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.7\.latch_n.pilotage_n         dffeas                    ena         In      -          0.967       -         
========================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint


Path information for path number 10: 
    Propagation time:                        0.433
    + Intrinsic clock delay:                 0.534
    + Clock delay at starting point:         0.000 (ideal)
    - Requested Period:                      0.000
    - Hold time:                             -0.504
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.938

    Number of logic level(s):                1
    Starting point:                          allumage_hybride.a\.8\.d\.e.sc_updateDR_0x09_7_ret / q
    Ending point:                            comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n / ena
    The start point is clocked by            sc_tck [falling] on pin clk
    The end   point is clocked by            sc_tck [falling] on pin clk

Instance / Net                                                                                     Pin         Pin                Arrival     No. of    
Name                                                                     Type                      Name        Dir     Delay      Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
allumage_hybride.a\.8\.d\.e.sc_updateDR_0x09_7_ret                       dffeas                    q           Out     -0.175     0.359       -         
sc_updateDR_0x09_7_ret                                                   Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     dataa       In      -          0.532       -         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n_RNO     cycloneiii_lcell_comb     combout     Out     0.263      0.795       -         
G_701                                                                    Net                       -           -       0.172      -           1         
comp_gestion_hybrides_v4.control_alim.gen\.8\.latch_n.pilotage_n         dffeas                    ena         In      -          0.967       -         
========================================================================================================================================================
*Arrival time includes intrinsic clock delay at start point and clock delay at startpoint




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                                                    Arrival          
Instance                                                            Reference     Type                                           Pin           Net                              Time        Slack
                                                                    Clock                                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdempty       ladder_fpga_fifo21_empty         0.000       0.252
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     System        altpll_work_ladder_fpga_ladder_fpga_arch_1     clkbad[0]     clkbad0_i                        0.000       0.269
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     System        altpll_work_ladder_fpga_ladder_fpga_arch_1     clkbad[1]     clkbad1_i                        0.000       0.269
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[0]          ladder_fpga_packer_dataout_0     0.000       0.471
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[1]          ladder_fpga_packer_dataout_1     0.000       0.471
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[2]          ladder_fpga_packer_dataout_2     0.000       0.471
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[3]          ladder_fpga_packer_dataout_3     0.000       0.471
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[4]          ladder_fpga_packer_dataout_4     0.000       0.471
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[5]          ladder_fpga_packer_dataout_5     0.000       0.471
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component                System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[6]          ladder_fpga_packer_dataout_6     0.000       0.471
=================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                                                 Required          
Instance                                                 Reference     Type                                           Pin       Net                               Time         Slack
                                                         Clock                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     System        dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq     dcfifo_component_RNI8V0A          0.000        0.176
ladder_fpga_mux_dataout[0]                               System        dffeas                                         d         ladder_fpga_packer_dataout[0]     -0.224       0.397
ladder_fpga_mux_dataout[1]                               System        dffeas                                         d         ladder_fpga_packer_dataout[1]     -0.224       0.397
ladder_fpga_mux_dataout[2]                               System        dffeas                                         d         ladder_fpga_packer_dataout[2]     -0.224       0.397
ladder_fpga_mux_dataout[3]                               System        dffeas                                         d         ladder_fpga_packer_dataout[3]     -0.224       0.397
ladder_fpga_mux_dataout[4]                               System        dffeas                                         d         ladder_fpga_packer_dataout[4]     -0.224       0.397
ladder_fpga_mux_dataout[5]                               System        dffeas                                         d         ladder_fpga_packer_dataout[5]     -0.224       0.397
ladder_fpga_mux_dataout[6]                               System        dffeas                                         d         ladder_fpga_packer_dataout[6]     -0.224       0.397
ladder_fpga_mux_dataout[7]                               System        dffeas                                         d         ladder_fpga_packer_dataout[7]     -0.224       0.397
ladder_fpga_mux_dataout[8]                               System        dffeas                                         d         ladder_fpga_packer_dataout[8]     -0.224       0.397
====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Propagation time:                        0.176
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             0.000
    - Clock delay at ending point:           0.000 (ideal)
0.000
    = Slack (critical) :                     0.176

    Number of logic level(s):                1
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / rdempty
    Ending point:                            comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / rdreq
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                  Pin         Pin               Arrival     No. of    
Name                                                             Type                                           Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component             dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdempty     Out     0.000     0.000       -         
ladder_fpga_fifo21_empty                                         Net                                            -           -       0.000     -           2         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component_RNI8V0A     inv                                            I[0]        In      -         0.000       -         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component_RNI8V0A     inv                                            OUT[0]      Out     0.000     0.000       -         
dcfifo_component_RNI8V0A                                         Net                                            -           -       0.176     -           2         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component             dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdreq       In      -         0.176       -         
====================================================================================================================================================================


Path information for path number 2: 
    Propagation time:                        0.000
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.803
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.269

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / clkbad[0]
    Ending point:                            COMP_ladder_fpga_SC_ETAT_REG.a\.9\.d\.e.ff1 / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                                                                     Pin           Pin               Arrival     No. of    
Name                                                                Type                                           Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     clkbad[0]     Out     0.000     0.000       -         
clkbad0_i                                                           Net                                            -             -       0.000     -           1(2)      
COMP_ladder_fpga_SC_ETAT_REG.a\.9\.d\.e.ff1                         dffeas                                         asdata        In      -         0.000       -         
=========================================================================================================================================================================


Path information for path number 3: 
    Propagation time:                        0.000
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.803
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.269

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component / clkbad[1]
    Ending point:                            COMP_ladder_fpga_SC_ETAT_REG.a\.8\.d\.e.ff1 / asdata
    The start point is clocked by            System [rising]
    The end   point is clocked by            sc_tck [rising] on pin clk

Instance / Net                                                                                                     Pin           Pin               Arrival     No. of    
Name                                                                Type                                           Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_pll_40MHz_switchover_cycloneIII.altpll_component     altpll_work_ladder_fpga_ladder_fpga_arch_1     clkbad[1]     Out     0.000     0.000       -         
clkbad1_i                                                           Net                                            -             -       0.000     -           1(2)      
COMP_ladder_fpga_SC_ETAT_REG.a\.8\.d\.e.ff1                         dffeas                                         asdata        In      -         0.000       -         
=========================================================================================================================================================================


Path information for path number 4: 
    Propagation time:                        0.176
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.401

    Number of logic level(s):                1
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / rdempty
    Ending point:                            ladder_fpga_fifo21_empty_pipe / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [rising] on pin clk

Instance / Net                                                                                                  Pin         Pin                Arrival     No. of    
Name                                                             Type                                           Name        Dir     Delay      Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component             dcfifo_work_ladder_fpga_ladder_fpga_arch_1     rdempty     Out     0.000      0.000       -         
ladder_fpga_fifo21_empty                                         Net                                            -           -       0.000      -           2         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component_RNI8V0A     inv                                            I[0]        In      -          0.000       -         
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component_RNI8V0A     inv                                            OUT[0]      Out     -0.076     -0.076      -         
dcfifo_component_RNI8V0A                                         Net                                            -           -       0.252      -           2         
ladder_fpga_fifo21_empty_pipe                                    dffeas                                         d           In      -          0.176       -         
=====================================================================================================================================================================


Path information for path number 5: 
    Propagation time:                        0.172
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.397

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[0]
    Ending point:                            ladder_fpga_mux_dataout[0] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[0]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_0                             Net                                            -        -       0.172     -           1         
ladder_fpga_mux_dataout[0]                               dffeas                                         d        In      -         0.172       -         
=========================================================================================================================================================


Path information for path number 6: 
    Propagation time:                        0.172
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.397

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[1]
    Ending point:                            ladder_fpga_mux_dataout[1] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[1]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_1                             Net                                            -        -       0.172     -           1         
ladder_fpga_mux_dataout[1]                               dffeas                                         d        In      -         0.172       -         
=========================================================================================================================================================


Path information for path number 7: 
    Propagation time:                        0.172
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.397

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[2]
    Ending point:                            ladder_fpga_mux_dataout[2] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[2]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_2                             Net                                            -        -       0.172     -           1         
ladder_fpga_mux_dataout[2]                               dffeas                                         d        In      -         0.172       -         
=========================================================================================================================================================


Path information for path number 8: 
    Propagation time:                        0.172
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.397

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[3]
    Ending point:                            ladder_fpga_mux_dataout[3] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[3]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_3                             Net                                            -        -       0.172     -           1         
ladder_fpga_mux_dataout[3]                               dffeas                                         d        In      -         0.172       -         
=========================================================================================================================================================


Path information for path number 9: 
    Propagation time:                        0.172
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.397

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[4]
    Ending point:                            ladder_fpga_mux_dataout[4] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[4]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_4                             Net                                            -        -       0.172     -           1         
ladder_fpga_mux_dataout[4]                               dffeas                                         d        In      -         0.172       -         
=========================================================================================================================================================


Path information for path number 10: 
    Propagation time:                        0.172
    + Clock delay at starting point:         0.000 (ideal)
-0.000
    - Requested Period:                      0.000
    - Hold time:                             -0.758
    - Intrinsic clock delay:                 0.534
    - Clock delay at ending point:           0.000 (ideal)
    = Slack (non-critical) :                 0.397

    Number of logic level(s):                0
    Starting point:                          comp_mega_func_fifo21x32_cycloneIII.dcfifo_component / q[5]
    Ending point:                            ladder_fpga_mux_dataout[5] / d
    The start point is clocked by            System [rising]
    The end   point is clocked by            mega_func_pll_40MHz_switchover_cycloneIII|c0_derived_clock [falling] on pin clk

Instance / Net                                                                                          Pin      Pin               Arrival     No. of    
Name                                                     Type                                           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------
comp_mega_func_fifo21x32_cycloneIII.dcfifo_component     dcfifo_work_ladder_fpga_ladder_fpga_arch_1     q[5]     Out     0.000     0.000       -         
ladder_fpga_packer_dataout_5                             Net                                            -        -       0.172     -           1         
ladder_fpga_mux_dataout[5]                               dffeas                                         d        In      -         0.172       -         
=========================================================================================================================================================



##### END OF TIMING REPORT #####]

@W: MT447 :"c:/work/ssd/laddercard/fpga/ladder_fpga_v0e/rev_1/pin_assign.sdc":29:0:29:0|Timing constraint (from p:reset_n to all_registers) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
