Inserting stop event at cycle 5000ns, 5000000
cpu: 1000 Issued Write (3) for address 0xe5c
cpu: 999 Issued Read (8) for address 0x56c
cpu: 998 Issued Read (a) for address 0x90c
cpu: 997 Issued Read (10) for address 0xb0c
cpu: Received MemEvent with command 4 (response to 3, addr 0xe5c) [Time: 150] [3 outstanding requests]
cpu: 996 Issued Read (16) for address 0x704
cpu: 995 Issued Read (19) for address 0xf1c
cpu: Received MemEvent with command 2 (response to 8, addr 0x56c) [Time: 150] [4 outstanding requests]
cpu: Received MemEvent with command 2 (response to a, addr 0x90c) [Time: 150] [3 outstanding requests]
cpu: 994 Issued Read (22) for address 0x7e0
cpu: Received MemEvent with command 2 (response to 10, addr 0xb0c) [Time: 150] [3 outstanding requests]
cpu: Received MemEvent with command 2 (response to 16, addr 0x704) [Time: 150] [2 outstanding requests]
cpu: Received MemEvent with command 2 (response to 19, addr 0xf1c) [Time: 150] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 22, addr 0x7e0) [Time: 150] [0 outstanding requests]
cpu: 993 Issued Read (2e) for address 0x66c
cpu: 992 Issued Read (32) for address 0x234
cpu: 991 Issued Read (35) for address 0x7c0
cpu: Received MemEvent with command 2 (response to 35, addr 0x7c0) [Time: 4] [2 outstanding requests]
cpu: Received MemEvent with command 2 (response to 2e, addr 0x66c) [Time: 150] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 32, addr 0x234) [Time: 150] [0 outstanding requests]
cpu: 990 Issued Read (3c) for address 0xe8
cpu: Received MemEvent with command 2 (response to 3c, addr 0xe8) [Time: 150] [0 outstanding requests]
cpu: 989 Issued Read (42) for address 0x184
cpu: 988 Issued Read (48) for address 0xbb4
cpu: Received MemEvent with command 2 (response to 42, addr 0x184) [Time: 150] [1 outstanding requests]
cpu: 987 Issued Write (4c) for address 0x92c
cpu: 986 Issued Read (4e) for address 0x25c
cpu: Received MemEvent with command 2 (response to 48, addr 0xbb4) [Time: 150] [2 outstanding requests]
cpu: Received MemEvent with command 4 (response to 4c, addr 0x92c) [Time: 150] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 4e, addr 0x25c) [Time: 150] [0 outstanding requests]
cpu: 985 Issued Read (5b) for address 0x104
cpu: 984 Issued Read (60) for address 0x768
cpu: 983 Issued Read (64) for address 0xa6c
cpu: Received MemEvent with command 2 (response to 5b, addr 0x104) [Time: 150] [2 outstanding requests]
cpu: Received MemEvent with command 2 (response to 60, addr 0x768) [Time: 150] [1 outstanding requests]
cpu: 982 Issued Read (6c) for address 0x9b8
cpu: Received MemEvent with command 2 (response to 64, addr 0xa6c) [Time: 150] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 6c, addr 0x9b8) [Time: 150] [0 outstanding requests]
cpu: 981 Issued Read (74) for address 0xadc
cpu: 980 Issued Read (78) for address 0x110
cpu: Received MemEvent with command 2 (response to 78, addr 0x110) [Time: 4] [1 outstanding requests]
cpu: 979 Issued Read (7a) for address 0xe48
cpu: Received MemEvent with command 2 (response to 7a, addr 0xe48) [Time: 4] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 74, addr 0xadc) [Time: 150] [0 outstanding requests]
cpu: 978 Issued Read (7e) for address 0x17c
cpu: 977 Issued Read (80) for address 0xd64
cpu: Received MemEvent with command 2 (response to 7e, addr 0x17c) [Time: 150] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 80, addr 0xd64) [Time: 150] [0 outstanding requests]
cpu: 976 Issued Read (8a) for address 0x868
cpu: 975 Issued Read (8d) for address 0x570
cpu: Received MemEvent with command 2 (response to 8d, addr 0x570) [Time: 4] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 8a, addr 0x868) [Time: 150] [0 outstanding requests]
cpu: 974 Issued Read (93) for address 0x450
cpu: Received MemEvent with command 2 (response to 93, addr 0x450) [Time: 150] [0 outstanding requests]
cpu: 973 Issued Read (9a) for address 0xe30
cpu: Received MemEvent with command 2 (response to 9a, addr 0xe30) [Time: 150] [0 outstanding requests]
cpu: 972 Issued Read (a0) for address 0x974
cpu: Received MemEvent with command 2 (response to a0, addr 0x974) [Time: 150] [0 outstanding requests]
cpu: 971 Issued Write (a7) for address 0xe68
cpu: Received MemEvent with command 4 (response to a7, addr 0xe68) [Time: 4] [0 outstanding requests]
cpu: 970 Issued Read (a9) for address 0x704
cpu: Received MemEvent with command 2 (response to a9, addr 0x704) [Time: 4] [0 outstanding requests]
cpu: 969 Issued Read (ab) for address 0xe2c
cpu: Received MemEvent with command 2 (response to ab, addr 0xe2c) [Time: 4] [0 outstanding requests]
cpu: 968 Issued Read (ad) for address 0x864
cpu: Received MemEvent with command 2 (response to ad, addr 0x864) [Time: 4] [0 outstanding requests]
cpu: 967 Issued Write (af) for address 0x7fc
cpu: 966 Issued Read (b1) for address 0x9c
cpu: 965 Issued Read (b8) for address 0xc10
cpu: Received MemEvent with command 4 (response to af, addr 0x7fc) [Time: 150] [2 outstanding requests]
cpu: Received MemEvent with command 2 (response to b1, addr 0x9c) [Time: 150] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to b8, addr 0xc10) [Time: 150] [0 outstanding requests]
cpu: 964 Issued Read (c2) for address 0xc90
cpu: Received MemEvent with command 2 (response to c2, addr 0xc90) [Time: 150] [0 outstanding requests]
cpu: 963 Issued Read (c8) for address 0xca4
cpu: Received MemEvent with command 2 (response to c8, addr 0xca4) [Time: 4] [0 outstanding requests]
cpu: 962 Issued Read (ca) for address 0x748
cpu: Received MemEvent with command 2 (response to ca, addr 0x748) [Time: 23] [0 outstanding requests]
TrivialCPU cpu Finished after 39 issued reads, 39 returned (4999 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  3950
  [2, 4]  974
--------------------------------------------------------------------
Name: l1cache
--------------------------------------------------------------------
GetS-IS misses: 27
GetX-SM misses: 2
GetX-IM misses: 1
GetS hits: 35
GetX hits: 4
Total misses: 30
Total hits: 39
Hit Ratio:  56.522%
PutS received: 0
PutM received: 0
PUTS sent due to evictions: 5
PUTM sent due to evictions: 0
PUTM sent due to invalidations: 0
Invalidates recieved that locked due to user atomic lock: 0
Total instructions recieved: 69
Memory requests received (non-coherency related): 39

--------------------------------------------------------------------
Name: l2cache
--------------------------------------------------------------------
GetS-IS misses: 26
GetX-SM misses: 2
GetX-IM misses: 1
GetS hits: 27
GetX hits: 3
Total misses: 29
Total hits: 30
Hit Ratio:  50.847%
PutS received: 5
PutM received: 0
PUTS sent due to evictions: 0
PUTM sent due to evictions: 0
PUTM sent due to invalidations: 0
Invalidates recieved that locked due to user atomic lock: 0
Total instructions recieved: 64
Memory requests received (non-coherency related): 30

Invalidates sent (non-eviction): 0
Invalidates sent due to evictions: 0
Simulation is complete, simulated time: 5 us
