Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zybo_z7_tb_behav xil_defaultlib.zybo_z7_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sim_1/imports/test/inst_mem_tb.v:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sim_1/imports/test/inst_mem_tb.v" Line 5. Module zybo_z7_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sim_1/imports/test/../../../sources_1/new/Zybo_Z7_top.v" Line 23. Module Zybo_Z7_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.gen/sources_1/ip/clk_wiz_0_4/clk_wiz_0.v" Line 65. Module clk_wiz_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.gen/sources_1/ip/clk_wiz_0_4/clk_wiz_0_clk_wiz.v" Line 65. Module clk_wiz_0_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=8.0,CLKIN1_PERIOD=8.0,CLKOUT0_DIVIDE_F=20.0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/RTL/sd_file_reader.v" Line 12. Module sd_file_reader(FILE_NAME_LEN=14,FILE_NAME="my_program.mem",CLK_DIV=3'b01) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/RTL/sd_reader.v" Line 10. Module sd_reader(CLK_DIV=3'b01) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/RTL/sdcmd_ctrl.v" Line 10. Module sdcmd_ctrl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sim_1/imports/test/inst_mem_tb.v" Line 5. Module zybo_z7_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sim_1/imports/test/../../../sources_1/new/Zybo_Z7_top.v" Line 23. Module Zybo_Z7_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.gen/sources_1/ip/clk_wiz_0_4/clk_wiz_0.v" Line 65. Module clk_wiz_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.gen/sources_1/ip/clk_wiz_0_4/clk_wiz_0_clk_wiz.v" Line 65. Module clk_wiz_0_clk_wiz has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/IBUF.v" Line 29. Module IBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=8.0,CLKIN1_PERIOD=8.0,CLKOUT0_DIVIDE_F=20.0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/BUFG.v" Line 27. Module BUFG has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/RTL/sd_file_reader.v" Line 12. Module sd_file_reader(FILE_NAME_LEN=14,FILE_NAME="my_program.mem",CLK_DIV=3'b01) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/RTL/sd_reader.v" Line 10. Module sd_reader(CLK_DIV=3'b01) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.srcs/sources_1/imports/RTL/sdcmd_ctrl.v" Line 10. Module sdcmd_ctrl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Monsieur Peepee/Desktop/comp arc/zynq-risc-v/zynq-risc-v/zynq-risc-v.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ahb3lite_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.sdcmd_ctrl
Compiling module xil_defaultlib.sd_reader(CLK_DIV=3'b01)
Compiling module xil_defaultlib.sd_file_reader(FILE_NAME_LEN=14,...
Compiling module xil_defaultlib.ecen5593_startercode_ca_if_code_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_ldst_t
Compiling module xil_defaultlib.d_ff_rst_we_stall_clr_t(BIT_WIDT...
Compiling module xil_defaultlib.d_ff_rst_we_t(BIT_WIDTH=32,DEFAU...
Compiling module xil_defaultlib.d_ff_rst_we_stall_clr_t(BIT_WIDT...
Compiling module xil_defaultlib.d_ff_rst_we_stall_clr_t(BIT_WIDT...
Compiling module xil_defaultlib.d_ff_rst_we_stall_clr_t(BIT_WIDT...
Compiling module xil_defaultlib.d_ff_rst_we_stall_clr_t(BIT_WIDT...
Compiling module xil_defaultlib.d_ff_rst_we_stall_clr_t(BIT_WIDT...
Compiling module xil_defaultlib.d_ff_rst_we_t(BIT_WIDTH=1,DEFAUL...
Compiling module xil_defaultlib.d_ff_rst_we_t(BIT_WIDTH=1,DEFAUL...
Compiling module xil_defaultlib.d_ff_rst_we_t(BIT_WIDTH=32,DEFAU...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_rf_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_pip...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_wb_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_res...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_ex_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_ex_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_id_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_if_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_me_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_me_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_ex_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_fe_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_id_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_me_...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_mai...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_dec...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_pip...
Compiling module xil_defaultlib.d_ff_rst_t(BIT_WIDTH=1,DEFAULT_V...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_cod...
Compiling module xil_defaultlib.ecen5593_startercode_ca_core_t
Compiling module xil_defaultlib.ecen5593_startercode_ca
Compiling module xil_defaultlib.ecen5593_startercode_ca_top
Compiling module xil_defaultlib.rl_ram_1r1w_generic(WRITE_ABITS=...
Compiling module xil_defaultlib.rl_ram_1r1w(ABITS=12)
Compiling module xil_defaultlib.ahb3lite_sram1rw_default
Compiling module xil_defaultlib.Zybo_Z7_top
Compiling module xil_defaultlib.zybo_z7_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot zybo_z7_tb_behav
