TimeQuest Timing Analyzer report for zx_wxeda
Thu Mar 19 18:35:04 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Timing Closure Recommendations
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'
 12. Slow 1200mV 85C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'
 16. Slow 1200mV 85C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'
 17. Slow 1200mV 85C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|clk7'
 19. Slow 1200mV 85C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'
 20. Slow 1200mV 85C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'
 21. Slow 1200mV 85C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'
 22. Slow 1200mV 85C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|clk7'
 24. Slow 1200mV 85C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'
 26. Slow 1200mV 85C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'
 27. Slow 1200mV 85C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[3]'
 28. Slow 1200mV 85C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'
 29. Slow 1200mV 85C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'
 30. Slow 1200mV 85C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 85C Model Recovery: 'U0|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 85C Model Removal: 'U0|altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|clk7'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[3]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Output Enable Times
 49. Minimum Output Enable Times
 50. Output Disable Times
 51. Minimum Output Disable Times
 52. Slow 1200mV 85C Model Metastability Report
 53. Slow 1200mV 0C Model Fmax Summary
 54. Slow 1200mV 0C Model Setup Summary
 55. Slow 1200mV 0C Model Hold Summary
 56. Slow 1200mV 0C Model Recovery Summary
 57. Slow 1200mV 0C Model Removal Summary
 58. Slow 1200mV 0C Model Minimum Pulse Width Summary
 59. Slow 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'
 60. Slow 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[1]'
 61. Slow 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[2]'
 63. Slow 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'
 64. Slow 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'
 65. Slow 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[3]'
 66. Slow 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|clk7'
 67. Slow 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'
 68. Slow 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'
 69. Slow 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'
 70. Slow 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[2]'
 71. Slow 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|clk7'
 72. Slow 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[0]'
 73. Slow 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'
 74. Slow 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'
 75. Slow 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[3]'
 76. Slow 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'
 77. Slow 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'
 78. Slow 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[1]'
 79. Slow 1200mV 0C Model Recovery: 'U0|altpll_component|auto_generated|pll1|clk[2]'
 80. Slow 1200mV 0C Model Removal: 'U0|altpll_component|auto_generated|pll1|clk[2]'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|clk7'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[0]'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[1]'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[2]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[3]'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. Slow 1200mV 0C Model Metastability Report
101. Fast 1200mV 0C Model Setup Summary
102. Fast 1200mV 0C Model Hold Summary
103. Fast 1200mV 0C Model Recovery Summary
104. Fast 1200mV 0C Model Removal Summary
105. Fast 1200mV 0C Model Minimum Pulse Width Summary
106. Fast 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'
107. Fast 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[1]'
108. Fast 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[0]'
109. Fast 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[2]'
110. Fast 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'
111. Fast 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[3]'
112. Fast 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'
113. Fast 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|clk7'
114. Fast 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'
115. Fast 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'
116. Fast 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'
117. Fast 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[2]'
118. Fast 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|clk7'
119. Fast 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[0]'
120. Fast 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'
121. Fast 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'
122. Fast 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'
123. Fast 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[3]'
124. Fast 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'
125. Fast 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[1]'
126. Fast 1200mV 0C Model Recovery: 'U0|altpll_component|auto_generated|pll1|clk[2]'
127. Fast 1200mV 0C Model Removal: 'U0|altpll_component|auto_generated|pll1|clk[2]'
128. Fast 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'
129. Fast 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|clk7'
130. Fast 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'
131. Fast 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[0]'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[1]'
137. Fast 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[2]'
138. Fast 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[3]'
139. Setup Times
140. Hold Times
141. Clock to Output Times
142. Minimum Clock to Output Times
143. Output Enable Times
144. Minimum Output Enable Times
145. Output Disable Times
146. Minimum Output Disable Times
147. Fast 1200mV 0C Model Metastability Report
148. Multicorner Timing Analysis Summary
149. Setup Times
150. Hold Times
151. Clock to Output Times
152. Minimum Clock to Output Times
153. Board Trace Model Assignments
154. Input Transition Times
155. Signal Integrity Metrics (Slow 1200mv 0c Model)
156. Signal Integrity Metrics (Slow 1200mv 85c Model)
157. Signal Integrity Metrics (Fast 1200mv 0c Model)
158. Setup Transfers
159. Hold Transfers
160. Recovery Transfers
161. Removal Transfers
162. Report TCCS
163. Report RSKM
164. Unconstrained Paths
165. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; zx_wxeda                                                          ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE6E22C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.833  ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; U0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 11.904  ; 84.01 MHz  ; 0.000 ; 5.952  ; 50.00      ; 4         ; 7           ;       ;        ;           ;            ; false    ; CLK    ; U0|altpll_component|auto_generated|pll1|inclk[0] ; { U0|altpll_component|auto_generated|pll1|clk[0] } ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 35.713  ; 28.0 MHz   ; 0.000 ; 17.856 ; 50.00      ; 12        ; 7           ;       ;        ;           ;            ; false    ; CLK    ; U0|altpll_component|auto_generated|pll1|inclk[0] ; { U0|altpll_component|auto_generated|pll1|clk[1] } ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 71.427  ; 14.0 MHz   ; 0.000 ; 35.713 ; 50.00      ; 24        ; 7           ;       ;        ;           ;            ; false    ; CLK    ; U0|altpll_component|auto_generated|pll1|inclk[0] ; { U0|altpll_component|auto_generated|pll1|clk[2] } ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 142.854 ; 7.0 MHz    ; 0.000 ; 71.427 ; 50.00      ; 48        ; 7           ;       ;        ;           ;            ; false    ; CLK    ; U0|altpll_component|auto_generated|pll1|inclk[0] ; { U0|altpll_component|auto_generated|pll1|clk[3] } ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { ula_top:U2|ula:ins_ula_cmp|AOLatch_n }           ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { ula_top:U2|ula:ins_ula_cmp|AttrLatch_n }         ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { ula_top:U2|ula:ins_ula_cmp|clk7 }                ;
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { ula_top:U2|ula:ins_ula_cmp|CPUClk }              ;
; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { ula_top:U2|ula:ins_ula_cmp|DataLatch_n }         ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { ula_top:U2|ula:ins_ula_cmp|VSync_n }             ;
+------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                           ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; 66.65 MHz  ; 66.65 MHz       ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ;                                                ;
; 97.26 MHz  ; 97.26 MHz       ; U0|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 107.05 MHz ; 107.05 MHz      ; U0|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 134.05 MHz ; 134.05 MHz      ; ula_top:U2|ula:ins_ula_cmp|clk7                ;                                                ;
; 222.62 MHz ; 222.62 MHz      ; U0|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 245.88 MHz ; 238.04 MHz      ; U0|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
; 486.85 MHz ; 402.09 MHz      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; -14.004 ; -3777.630     ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; -7.873  ; -586.845      ;
; U0|altpll_component|auto_generated|pll1|clk[0] ; -7.489  ; -291.673      ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; -5.758  ; -118.643      ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; -5.449  ; -41.973       ;
; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; -4.906  ; -34.656       ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; -4.548  ; -49.329       ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; -3.284  ; -137.509      ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; -1.502  ; -10.224       ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; -1.054  ; -3.331        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; -1.425 ; -9.366        ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; -1.026 ; -1.248        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; -0.384 ; -0.689        ;
; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.436  ; 0.000         ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; 0.465  ; 0.000         ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; 0.651  ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.745  ; 0.000         ;
; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; 1.182  ; 0.000         ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; 1.698  ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; 2.350  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U0|altpll_component|auto_generated|pll1|clk[2] ; 67.494 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U0|altpll_component|auto_generated|pll1|clk[2] ; 2.408 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; -1.487 ; -527.885      ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; -1.487 ; -81.785       ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; -1.487 ; -11.896       ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; -1.487 ; -11.896       ;
; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; -1.487 ; -11.896       ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; -1.487 ; -7.435        ;
; U0|altpll_component|auto_generated|pll1|clk[0] ; 5.672  ; 0.000         ;
; CLK                                            ; 10.351 ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; 17.553 ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; 35.431 ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; 71.205 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'                                                                                                                              ;
+---------+--------------------------+-----------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack   ; From Node                ; To Node                                 ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------+-----------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -14.004 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 15.404     ;
; -13.968 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.358      ; 15.327     ;
; -13.959 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.377      ; 15.337     ;
; -13.944 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.452      ; 15.397     ;
; -13.926 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.401      ; 15.328     ;
; -13.920 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.416      ; 15.337     ;
; -13.883 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 15.283     ;
; -13.847 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.358      ; 15.206     ;
; -13.838 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.377      ; 15.216     ;
; -13.834 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 15.234     ;
; -13.823 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.452      ; 15.276     ;
; -13.814 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.357      ; 15.172     ;
; -13.808 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 15.208     ;
; -13.805 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.401      ; 15.207     ;
; -13.799 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.416      ; 15.216     ;
; -13.798 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.358      ; 15.157     ;
; -13.789 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.377      ; 15.167     ;
; -13.774 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.452      ; 15.227     ;
; -13.772 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.358      ; 15.131     ;
; -13.763 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.377      ; 15.141     ;
; -13.756 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.401      ; 15.158     ;
; -13.750 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.416      ; 15.167     ;
; -13.748 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.452      ; 15.201     ;
; -13.731 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.397      ; 15.129     ;
; -13.730 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.401      ; 15.132     ;
; -13.724 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.416      ; 15.141     ;
; -13.719 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.420      ; 15.140     ;
; -13.717 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.353      ; 15.071     ;
; -13.698 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.444      ; 15.143     ;
; -13.693 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.357      ; 15.051     ;
; -13.689 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.414      ; 15.104     ;
; -13.688 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|IncDecZ                  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.429      ; 15.118     ;
; -13.678 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.433      ; 15.112     ;
; -13.670 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.400      ; 15.071     ;
; -13.653 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.373      ; 15.027     ;
; -13.644 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.357      ; 15.002     ;
; -13.644 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.392      ; 15.037     ;
; -13.641 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.353      ; 14.995     ;
; -13.638 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.422      ; 15.061     ;
; -13.637 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 15.037     ;
; -13.629 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.467      ; 15.097     ;
; -13.618 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.357      ; 14.976     ;
; -13.614 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 15.014     ;
; -13.611 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.416      ; 15.028     ;
; -13.610 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.397      ; 15.008     ;
; -13.605 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.431      ; 15.037     ;
; -13.601 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.358      ; 14.960     ;
; -13.598 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.420      ; 15.019     ;
; -13.596 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.353      ; 14.950     ;
; -13.592 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.377      ; 14.970     ;
; -13.584 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.401      ; 14.986     ;
; -13.584 ; T80s:U1|T80:u0|MCycle[2] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.415      ; 15.000     ;
; -13.580 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.371      ; 14.952     ;
; -13.577 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.452      ; 15.030     ;
; -13.577 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.444      ; 15.022     ;
; -13.576 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.413      ; 14.990     ;
; -13.568 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.422      ; 14.991     ;
; -13.567 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|IncDecZ                  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.429      ; 14.997     ;
; -13.561 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.397      ; 14.959     ;
; -13.559 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.401      ; 14.961     ;
; -13.557 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.433      ; 14.991     ;
; -13.555 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.401      ; 14.957     ;
; -13.553 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.416      ; 14.970     ;
; -13.550 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[2][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.414      ; 14.965     ;
; -13.549 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.420      ; 14.970     ;
; -13.549 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 14.949     ;
; -13.549 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 14.949     ;
; -13.549 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.400      ; 14.950     ;
; -13.548 ; T80s:U1|T80:u0|MCycle[2] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.374      ; 14.923     ;
; -13.547 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[1][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.375      ; 14.923     ;
; -13.547 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.353      ; 14.901     ;
; -13.541 ; T80s:U1|T80:u0|IR[3]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.414      ; 14.956     ;
; -13.539 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.453      ; 14.993     ;
; -13.539 ; T80s:U1|T80:u0|MCycle[2] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.393      ; 14.933     ;
; -13.538 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[6][6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.410      ; 14.949     ;
; -13.538 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|A[11]                    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; -0.092     ; 14.447     ;
; -13.535 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.397      ; 14.933     ;
; -13.528 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.444      ; 14.973     ;
; -13.524 ; T80s:U1|T80:u0|MCycle[2] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.468      ; 14.993     ;
; -13.523 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.420      ; 14.944     ;
; -13.521 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.353      ; 14.875     ;
; -13.520 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.353      ; 14.874     ;
; -13.518 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|IncDecZ                  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.429      ; 14.948     ;
; -13.517 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.422      ; 14.940     ;
; -13.513 ; T80s:U1|T80:u0|IR[1]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 14.913     ;
; -13.508 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.433      ; 14.942     ;
; -13.506 ; T80s:U1|T80:u0|MCycle[2] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.417      ; 14.924     ;
; -13.505 ; T80s:U1|T80:u0|IR[3]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.373      ; 14.879     ;
; -13.502 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.444      ; 14.947     ;
; -13.500 ; T80s:U1|T80:u0|MCycle[2] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.432      ; 14.933     ;
; -13.500 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.400      ; 14.901     ;
; -13.499 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.372      ; 14.872     ;
; -13.496 ; T80s:U1|T80:u0|IR[3]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.392      ; 14.889     ;
; -13.493 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 14.893     ;
; -13.492 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|IncDecZ                  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.429      ; 14.922     ;
; -13.484 ; T80s:U1|T80:u0|F[6]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 14.884     ;
; -13.482 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.433      ; 14.916     ;
; -13.481 ; T80s:U1|T80:u0|IR[3]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.467      ; 14.949     ;
; -13.477 ; T80s:U1|T80:u0|IR[1]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.358      ; 14.836     ;
; -13.474 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.400      ; 14.875     ;
+---------+--------------------------+-----------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                                                                              ; Launch Clock                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+
; -7.873 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.918     ; 4.944      ;
; -7.873 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.918     ; 4.944      ;
; -7.821 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.893      ;
; -7.821 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.893      ;
; -7.761 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.919     ; 4.831      ;
; -7.761 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.919     ; 4.831      ;
; -7.735 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.916     ; 4.808      ;
; -7.715 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.907     ; 4.797      ;
; -7.714 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.908     ; 4.795      ;
; -7.709 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.918     ; 4.780      ;
; -7.709 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.918     ; 4.780      ;
; -7.703 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.775      ;
; -7.695 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.920     ; 4.764      ;
; -7.695 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.920     ; 4.764      ;
; -7.678 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.904     ; 4.763      ;
; -7.677 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.905     ; 4.761      ;
; -7.653 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.913     ; 4.729      ;
; -7.643 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.919     ; 4.713      ;
; -7.643 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.919     ; 4.713      ;
; -7.626 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.914     ; 4.701      ;
; -7.626 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.914     ; 4.701      ;
; -7.619 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.914     ; 4.694      ;
; -7.605 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.913     ; 4.681      ;
; -7.604 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.914     ; 4.679      ;
; -7.603 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.675      ;
; -7.576 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.916     ; 4.649      ;
; -7.575 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.647      ;
; -7.514 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.915     ; 4.588      ;
; -7.514 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.915     ; 4.588      ;
; -7.502 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.913     ; 4.578      ;
; -7.501 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.914     ; 4.576      ;
; -7.490 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.918     ; 4.561      ;
; -7.490 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.918     ; 4.561      ;
; -7.485 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.557      ;
; -7.485 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.557      ;
; -7.483 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.939     ; 4.533      ;
; -7.482 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.940     ; 4.531      ;
; -7.477 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.914     ; 4.552      ;
; -7.472 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.914     ; 4.547      ;
; -7.472 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.914     ; 4.547      ;
; -7.450 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.928     ; 4.511      ;
; -7.450 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.928     ; 4.511      ;
; -7.448 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.916     ; 4.521      ;
; -7.448 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.916     ; 4.521      ;
; -7.439 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.907     ; 4.521      ;
; -7.438 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.908     ; 4.519      ;
; -7.438 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.510      ;
; -7.438 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.510      ;
; -7.430 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.910     ; 4.509      ;
; -7.429 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.911     ; 4.507      ;
; -7.429 ; T80s:U1|RD_n         ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.920     ; 4.498      ;
; -7.420 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.913     ; 4.496      ;
; -7.420 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.913     ; 4.496      ;
; -7.410 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.482      ;
; -7.410 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.482      ;
; -7.399 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.940     ; 4.448      ;
; -7.398 ; T80s:U1|T80:u0|A[9]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.911     ; 4.476      ;
; -7.398 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.927     ; 4.460      ;
; -7.398 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.927     ; 4.460      ;
; -7.397 ; T80s:U1|T80:u0|A[9]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.912     ; 4.474      ;
; -7.388 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.939     ; 4.438      ;
; -7.388 ; T80s:U1|T80:u0|A[8]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.925     ; 4.452      ;
; -7.387 ; T80s:U1|T80:u0|A[8]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.926     ; 4.450      ;
; -7.384 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.940     ; 4.433      ;
; -7.381 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.931     ; 4.439      ;
; -7.380 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.932     ; 4.437      ;
; -7.373 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.918     ; 4.444      ;
; -7.373 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.918     ; 4.444      ;
; -7.368 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.942     ; 4.415      ;
; -7.363 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.941     ; 4.411      ;
; -7.361 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.922     ; 4.428      ;
; -7.359 ; T80s:U1|T80:u0|A[15] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.921     ; 4.427      ;
; -7.358 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.916     ; 4.431      ;
; -7.358 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.916     ; 4.431      ;
; -7.354 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.939     ; 4.404      ;
; -7.339 ; T80s:U1|T80:u0|A[13] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.930     ; 4.398      ;
; -7.338 ; T80s:U1|T80:u0|A[13] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.931     ; 4.396      ;
; -7.338 ; T80s:U1|T80:u0|A[13] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_we_reg       ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.931     ; 4.396      ;
; -7.336 ; T80s:U1|T80:u0|A[13] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_datain_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.924     ; 4.401      ;
; -7.336 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_we_reg       ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.940     ; 4.385      ;
; -7.336 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.932     ; 4.393      ;
; -7.336 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.916     ; 4.409      ;
; -7.335 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.407      ;
; -7.332 ; T80s:U1|T80:u0|A[13] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.929     ; 4.392      ;
; -7.332 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.938     ; 4.383      ;
; -7.331 ; T80s:U1|T80:u0|A[13] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.930     ; 4.390      ;
; -7.331 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.939     ; 4.381      ;
; -7.331 ; T80s:U1|T80:u0|A[13] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.930     ; 4.390      ;
; -7.329 ; T80s:U1|T80:u0|A[13] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_datain_reg0   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.923     ; 4.395      ;
; -7.329 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.939     ; 4.379      ;
; -7.320 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_we_reg       ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.922     ; 4.387      ;
; -7.318 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.940     ; 4.367      ;
; -7.317 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.941     ; 4.365      ;
; -7.317 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.941     ; 4.365      ;
; -7.307 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.919     ; 4.377      ;
; -7.307 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.919     ; 4.377      ;
; -7.304 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_we_reg       ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.926     ; 4.367      ;
; -7.303 ; T80s:U1|RD_n         ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.917     ; 4.375      ;
; -7.280 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_we_reg       ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.940     ; 4.329      ;
; -7.275 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_we_reg       ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.942     ; 4.322      ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+----------------------+-------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                       ; Launch Clock                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+
; -7.489 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[9]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 4.082      ;
; -7.428 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 4.025      ;
; -7.428 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 4.025      ;
; -7.428 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 4.025      ;
; -7.424 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[9]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 4.017      ;
; -7.409 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[9]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 4.001      ;
; -7.400 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_ba[0]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.353     ; 3.996      ;
; -7.400 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_ba[1]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.353     ; 3.996      ;
; -7.389 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_ba[0]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 3.986      ;
; -7.389 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_ba[1]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 3.986      ;
; -7.363 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 3.960      ;
; -7.363 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 3.960      ;
; -7.363 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 3.960      ;
; -7.355 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_ba[0]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 3.952      ;
; -7.355 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_ba[1]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 3.952      ;
; -7.334 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.353     ; 3.930      ;
; -7.334 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.353     ; 3.930      ;
; -7.334 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.353     ; 3.930      ;
; -7.277 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[9]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.870      ;
; -7.216 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 3.813      ;
; -7.216 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 3.813      ;
; -7.216 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 3.813      ;
; -7.132 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_ba[0]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 3.729      ;
; -7.132 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_ba[1]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.352     ; 3.729      ;
; -7.090 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[3]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.894     ; 4.145      ;
; -7.090 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[5]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.894     ; 4.145      ;
; -7.090 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[6]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.894     ; 4.145      ;
; -7.090 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[7]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.894     ; 4.145      ;
; -7.080 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[4]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.925     ; 4.104      ;
; -6.984 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|state[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.577      ;
; -6.953 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[3]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.895     ; 4.007      ;
; -6.953 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[5]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.895     ; 4.007      ;
; -6.953 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[6]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.895     ; 4.007      ;
; -6.953 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[7]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.895     ; 4.007      ;
; -6.943 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[4]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.926     ; 3.966      ;
; -6.931 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_cmd[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.523      ;
; -6.909 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|state[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.909     ; 3.949      ;
; -6.865 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[10]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.458      ;
; -6.865 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[11]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.458      ;
; -6.865 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.458      ;
; -6.865 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.458      ;
; -6.865 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[5]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.458      ;
; -6.865 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[6]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.458      ;
; -6.865 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[7]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.458      ;
; -6.865 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[8]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.458      ;
; -6.858 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|state[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.450      ;
; -6.848 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[10]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.440      ;
; -6.848 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[11]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.440      ;
; -6.848 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.440      ;
; -6.848 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.440      ;
; -6.848 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[5]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.440      ;
; -6.848 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[6]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.440      ;
; -6.848 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[7]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.440      ;
; -6.848 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[8]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.440      ;
; -6.833 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|data[3]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.894     ; 3.888      ;
; -6.833 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|data[5]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.894     ; 3.888      ;
; -6.833 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|data[6]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.894     ; 3.888      ;
; -6.833 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|data[7]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.894     ; 3.888      ;
; -6.830 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|state[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.877     ; 3.902      ;
; -6.825 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|state[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.877     ; 3.897      ;
; -6.823 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|state[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.877     ; 3.895      ;
; -6.823 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|data[4]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.925     ; 3.847      ;
; -6.805 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_cmd[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.358     ; 3.396      ;
; -6.803 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[10]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.396      ;
; -6.803 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[11]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.396      ;
; -6.803 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.396      ;
; -6.803 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.396      ;
; -6.803 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[5]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.396      ;
; -6.803 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[6]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.396      ;
; -6.803 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[7]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.396      ;
; -6.803 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[8]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.396      ;
; -6.800 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[0]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.940     ; 3.809      ;
; -6.800 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[1]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.940     ; 3.809      ;
; -6.800 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[2]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.940     ; 3.809      ;
; -6.783 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|state[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.376      ;
; -6.783 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|state[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.910     ; 3.822      ;
; -6.730 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_cmd[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.322      ;
; -6.708 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|state[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.909     ; 3.748      ;
; -6.704 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|state[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.878     ; 3.775      ;
; -6.699 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|state[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.878     ; 3.770      ;
; -6.697 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|state[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.878     ; 3.768      ;
; -6.688 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|state[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.281      ;
; -6.674 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|address[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.266      ;
; -6.674 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|address[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.266      ;
; -6.674 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|address[3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.266      ;
; -6.674 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|address[4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.266      ;
; -6.674 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|address[5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.266      ;
; -6.674 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|address[6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.266      ;
; -6.674 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|address[9] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.357     ; 3.266      ;
; -6.663 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[0]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.941     ; 3.671      ;
; -6.663 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[1]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.941     ; 3.671      ;
; -6.663 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[2]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.941     ; 3.671      ;
; -6.655 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|address[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.358     ; 3.246      ;
; -6.655 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|address[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.358     ; 3.246      ;
; -6.655 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|address[3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.358     ; 3.246      ;
; -6.655 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|address[4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.358     ; 3.246      ;
; -6.655 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|address[5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.358     ; 3.246      ;
; -6.655 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|address[6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.358     ; 3.246      ;
; -6.655 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|address[9] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.358     ; 3.246      ;
; -6.653 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[10]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -3.356     ; 3.246      ;
+--------+----------------------+-------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -5.758 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.472     ; 3.228      ;
; -5.758 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.472     ; 3.228      ;
; -5.758 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.472     ; 3.228      ;
; -5.758 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.472     ; 3.228      ;
; -5.758 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.472     ; 3.228      ;
; -5.758 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.472     ; 3.228      ;
; -5.758 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.472     ; 3.228      ;
; -5.758 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.472     ; 3.228      ;
; -5.758 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.472     ; 3.228      ;
; -5.758 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.472     ; 3.228      ;
; -5.620 ; ula_top:U2|ula:ins_ula_cmp|HBlank_n                                        ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.065     ; 3.544      ;
; -5.036 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4]                                     ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.720     ; 2.305      ;
; -4.935 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.471     ; 2.406      ;
; -4.935 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.471     ; 2.406      ;
; -4.935 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.471     ; 2.406      ;
; -4.935 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.471     ; 2.406      ;
; -4.935 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.471     ; 2.406      ;
; -4.935 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.471     ; 2.406      ;
; -4.935 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.471     ; 2.406      ;
; -4.935 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.471     ; 2.406      ;
; -4.935 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.471     ; 2.406      ;
; -4.935 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.471     ; 2.406      ;
; -4.911 ; ula_top:U2|ula:ins_ula_cmp|SRegister[7]                                    ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.062     ; 2.838      ;
; -4.561 ; ula_top:U2|ula:ins_ula_cmp|VBlank_n                                        ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.065     ; 2.485      ;
; -4.467 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.020     ; 2.436      ;
; -4.260 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.020     ; 2.229      ;
; -4.219 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.020     ; 2.188      ;
; -4.199 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.020     ; 2.168      ;
; -4.024 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|\p_out_ctrs:trigger                                                                                          ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.471     ; 1.495      ;
; -3.823 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.020     ; 1.792      ;
; -3.711 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.020     ; 1.680      ;
; -3.502 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.020     ; 1.471      ;
; -3.496 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.020     ; 1.465      ;
; -2.028 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|\p_out_ctrs:trigger                                                                                          ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 2.194      ;
; -2.000 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.165      ;
; -2.000 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.165      ;
; -2.000 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.165      ;
; -2.000 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.165      ;
; -2.000 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.165      ;
; -2.000 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.165      ;
; -2.000 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.165      ;
; -2.000 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.165      ;
; -2.000 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.165      ;
; -2.000 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.165      ;
; -1.960 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 2.126      ;
; -1.960 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 2.126      ;
; -1.960 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 2.126      ;
; -1.960 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 2.126      ;
; -1.960 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 2.126      ;
; -1.960 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 2.126      ;
; -1.960 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 2.126      ;
; -1.960 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 2.126      ;
; -1.960 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 2.126      ;
; -1.960 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 2.126      ;
; -1.945 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|\p_out_ctrs:trigger                                                                                          ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 2.111      ;
; -1.855 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.020      ;
; -1.855 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.020      ;
; -1.855 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.020      ;
; -1.855 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.020      ;
; -1.855 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.020      ;
; -1.855 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.020      ;
; -1.855 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.020      ;
; -1.855 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.020      ;
; -1.855 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.020      ;
; -1.855 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 2.020      ;
; -1.802 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 1.968      ;
; -1.802 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 1.968      ;
; -1.802 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 1.968      ;
; -1.802 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 1.968      ;
; -1.802 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 1.968      ;
; -1.802 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 1.968      ;
; -1.802 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 1.968      ;
; -1.802 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 1.968      ;
; -1.802 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 1.968      ;
; -1.802 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.037     ; 1.968      ;
; -1.385 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|ivsync_last_x2                                                                                               ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 1.550      ;
; -1.365 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|ivsync_last_x2                                                                                               ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.038     ; 1.530      ;
; -0.684 ; ula_top:U2|ula:ins_ula_cmp|clk7                                            ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                              ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.029     ; 0.858      ;
; -0.641 ; ula_top:U2|ula:ins_ula_cmp|clk7                                            ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                              ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.029     ; 0.815      ;
; 62.086 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2] ; keyboard:U4|keys[0][0]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.093     ; 9.249      ;
; 62.433 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1] ; keyboard:U4|keys[0][0]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.093     ; 8.902      ;
; 63.508 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.078     ; 7.842      ;
; 63.511 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.079     ; 7.838      ;
; 63.755 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.078     ; 7.595      ;
; 63.758 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.079     ; 7.591      ;
; 63.875 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3] ; keyboard:U4|keys[0][0]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.093     ; 7.460      ;
; 63.901 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[6]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.078     ; 7.449      ;
; 63.950 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended                                                ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.080     ; 7.398      ;
; 63.950 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.080     ; 7.398      ;
; 63.960 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.080     ; 7.388      ;
; 63.995 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4] ; keyboard:U4|keys[0][0]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.092     ; 7.341      ;
; 64.172 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[0]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.078     ; 7.178      ;
; 64.175 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[0]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.079     ; 7.174      ;
; 64.186 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.078     ; 7.164      ;
; 64.187 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.078     ; 7.163      ;
; 64.187 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.078     ; 7.163      ;
; 64.197 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended                                                ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.080     ; 7.151      ;
; 64.197 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.080     ; 7.151      ;
; 64.207 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.080     ; 7.141      ;
; 64.311 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady   ; keyboard:U4|keys[3][1]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.092     ; 7.025      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                               ; Launch Clock                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -5.449 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.482      ; 6.843      ;
; -5.406 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.468      ; 6.786      ;
; -5.399 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.480      ; 6.791      ;
; -5.382 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.464      ; 6.758      ;
; -5.321 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.483      ; 6.716      ;
; -5.262 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.472      ; 6.646      ;
; -5.243 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.459      ; 6.614      ;
; -5.229 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.484      ; 6.625      ;
; -5.164 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.455      ; 6.531      ;
; -5.152 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.473      ; 6.537      ;
; -5.097 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.476      ; 6.485      ;
; -5.021 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.472      ; 6.405      ;
; -4.899 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.461      ; 6.272      ;
; -4.729 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.473      ; 6.114      ;
; -4.635 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.868      ; 6.415      ;
; -4.632 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.868      ; 6.412      ;
; -4.604 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.867      ; 6.383      ;
; -4.564 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.868      ; 6.344      ;
; -4.531 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.488      ; 5.931      ;
; -4.434 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.473      ; 5.819      ;
; -4.407 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.867      ; 6.186      ;
; -4.339 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.865      ; 6.116      ;
; -3.357 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.871      ; 5.140      ;
; -3.055 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.865      ; 4.832      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                 ; Launch Clock                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -4.906 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.462      ; 6.280      ;
; -4.782 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.460      ; 6.154      ;
; -4.729 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.477      ; 6.118      ;
; -4.619 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.478      ; 6.009      ;
; -4.517 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.466      ; 5.895      ;
; -4.210 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.470      ; 5.592      ;
; -4.194 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.491      ; 5.597      ;
; -4.185 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.484      ; 5.581      ;
; -4.134 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.483      ; 5.529      ;
; -4.118 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.466      ; 5.496      ;
; -4.033 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.486      ; 5.431      ;
; -4.020 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.485      ; 5.417      ;
; -3.957 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.870      ; 5.739      ;
; -3.796 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.478      ; 5.186      ;
; -3.756 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.475      ; 5.143      ;
; -3.690 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.476      ; 5.078      ;
; -3.412 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.870      ; 5.194      ;
; -3.412 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.870      ; 5.194      ;
; -3.395 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.476      ; 4.783      ;
; -3.368 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.870      ; 5.150      ;
; -3.368 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.870      ; 5.150      ;
; -3.368 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.870      ; 5.150      ;
; -3.006 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.874      ; 4.792      ;
; -2.619 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.870      ; 4.401      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                         ;
+---------+------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.548  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[0]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.492     ; 1.998      ;
; -4.548  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[1]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.492     ; 1.998      ;
; -4.548  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[2]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.492     ; 1.998      ;
; -4.548  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[3]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.492     ; 1.998      ;
; -4.548  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[4]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.492     ; 1.998      ;
; -4.548  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[5]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.492     ; 1.998      ;
; -4.548  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[6]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.492     ; 1.998      ;
; -4.548  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[7]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.492     ; 1.998      ;
; -4.548  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[8]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.492     ; 1.998      ;
; -4.548  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[9]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.492     ; 1.998      ;
; -3.849  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|ihsync_last ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.492     ; 1.299      ;
; 138.362 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.410      ;
; 138.362 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.410      ;
; 138.362 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.410      ;
; 138.362 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.410      ;
; 138.362 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.410      ;
; 138.362 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.410      ;
; 138.362 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.410      ;
; 138.362 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.410      ;
; 138.362 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.410      ;
; 138.362 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.410      ;
; 138.371 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.401      ;
; 138.371 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.401      ;
; 138.371 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.401      ;
; 138.371 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.401      ;
; 138.371 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.401      ;
; 138.371 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.401      ;
; 138.371 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.401      ;
; 138.371 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.401      ;
; 138.371 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.401      ;
; 138.371 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.401      ;
; 138.573 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.199      ;
; 138.573 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.199      ;
; 138.573 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.199      ;
; 138.573 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.199      ;
; 138.573 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.199      ;
; 138.573 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.199      ;
; 138.573 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.199      ;
; 138.573 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.199      ;
; 138.573 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.199      ;
; 138.573 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.199      ;
; 138.705 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.067      ;
; 138.705 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.067      ;
; 138.705 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.067      ;
; 138.705 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.067      ;
; 138.705 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.067      ;
; 138.705 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.067      ;
; 138.705 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.067      ;
; 138.705 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.067      ;
; 138.705 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.067      ;
; 138.705 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 4.067      ;
; 138.906 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.866      ;
; 138.906 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.866      ;
; 138.906 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.866      ;
; 138.906 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.866      ;
; 138.906 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.866      ;
; 138.906 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.866      ;
; 138.906 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.866      ;
; 138.906 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.866      ;
; 138.906 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.866      ;
; 138.906 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.866      ;
; 138.923 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.849      ;
; 138.923 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.849      ;
; 138.923 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.849      ;
; 138.923 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.849      ;
; 138.923 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.849      ;
; 138.923 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.849      ;
; 138.923 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.849      ;
; 138.923 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.849      ;
; 138.923 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.849      ;
; 138.923 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.849      ;
; 139.275 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.497      ;
; 139.275 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.497      ;
; 139.275 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.497      ;
; 139.275 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.497      ;
; 139.275 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.497      ;
; 139.275 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.497      ;
; 139.275 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.497      ;
; 139.275 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.497      ;
; 139.275 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.497      ;
; 139.275 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 3.497      ;
; 139.919 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.853      ;
; 139.919 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.853      ;
; 139.919 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.853      ;
; 139.919 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.853      ;
; 139.919 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.853      ;
; 139.919 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.853      ;
; 139.919 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.853      ;
; 139.919 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.853      ;
; 139.919 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.853      ;
; 139.919 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.853      ;
; 140.169 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.603      ;
; 140.169 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.603      ;
; 140.169 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.603      ;
; 140.169 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.603      ;
; 140.169 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.603      ;
; 140.169 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.603      ;
; 140.169 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.603      ;
; 140.169 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.603      ;
; 140.169 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.083     ; 2.603      ;
+---------+------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|clk7'                                                                                                                                       ;
+--------+----------------------------------+-------------------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                   ; Launch Clock                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; -3.284 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 4.211      ;
; -3.284 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 4.211      ;
; -3.284 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 4.211      ;
; -3.284 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[7]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 4.211      ;
; -3.284 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[6]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 4.211      ;
; -3.284 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[5]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 4.211      ;
; -3.284 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 4.211      ;
; -3.284 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[3]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 4.211      ;
; -3.284 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[8]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 4.211      ;
; -3.230 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.034     ; 3.697      ;
; -3.221 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.034     ; 3.688      ;
; -3.163 ; ula_top:U2|ula:ins_ula_cmp|vc[6] ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.037     ; 3.627      ;
; -3.163 ; ula_top:U2|ula:ins_ula_cmp|hc[8] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.036     ; 3.628      ;
; -3.133 ; ula_top:U2|ula:ins_ula_cmp|vc[8] ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.037     ; 3.597      ;
; -3.073 ; ula_top:U2|ula:ins_ula_cmp|hc[7] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.036     ; 3.538      ;
; -3.048 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.975      ;
; -3.048 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.975      ;
; -3.048 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.975      ;
; -3.048 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[7]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.975      ;
; -3.048 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[6]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.975      ;
; -3.048 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[5]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.975      ;
; -3.048 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.975      ;
; -3.048 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[3]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.975      ;
; -3.048 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[8]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.975      ;
; -3.046 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.034     ; 3.513      ;
; -3.033 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.504      ;
; -3.033 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.504      ;
; -3.033 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[2]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.504      ;
; -3.033 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[1]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.504      ;
; -3.033 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[0]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.504      ;
; -3.033 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.504      ;
; -3.033 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.504      ;
; -3.033 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[3]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.504      ;
; -3.033 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|c[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.504      ;
; -3.033 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|c[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.504      ;
; -3.033 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|c[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.504      ;
; -3.033 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|c[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.504      ;
; -3.002 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.473      ;
; -3.002 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.473      ;
; -3.002 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[2]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.473      ;
; -3.002 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[1]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.473      ;
; -3.002 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[0]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.473      ;
; -3.002 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.473      ;
; -3.002 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.473      ;
; -3.002 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[3]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.473      ;
; -3.002 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|c[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.473      ;
; -3.002 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|c[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.473      ;
; -3.002 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|c[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.473      ;
; -3.002 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|c[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.473      ;
; -2.985 ; T80s:U1|IORQ_n                   ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.982     ; 2.504      ;
; -2.985 ; T80s:U1|IORQ_n                   ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.982     ; 2.504      ;
; -2.985 ; T80s:U1|IORQ_n                   ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.982     ; 2.504      ;
; -2.985 ; T80s:U1|IORQ_n                   ; ula_top:U2|ula:ins_ula_cmp|rSpk           ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.982     ; 2.504      ;
; -2.979 ; T80s:U1|T80:u0|DO[4]             ; ula_top:U2|ula:ins_ula_cmp|rSpk           ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -1.018     ; 2.462      ;
; -2.953 ; ula_top:U2|ula:ins_ula_cmp|vc[5] ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.037     ; 3.417      ;
; -2.948 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.419      ;
; -2.945 ; ula_top:U2|ula:ins_ula_cmp|vc[8] ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.037     ; 3.409      ;
; -2.939 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.410      ;
; -2.920 ; ula_top:U2|ula:ins_ula_cmp|vc[6] ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.041     ; 3.380      ;
; -2.904 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.831      ;
; -2.904 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.831      ;
; -2.904 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.831      ;
; -2.904 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[7]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.831      ;
; -2.904 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[6]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.831      ;
; -2.904 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[5]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.831      ;
; -2.904 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.831      ;
; -2.904 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[3]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.831      ;
; -2.904 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[8]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.831      ;
; -2.880 ; ula_top:U2|ula:ins_ula_cmp|hc[8] ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.032     ; 3.349      ;
; -2.878 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.034     ; 3.345      ;
; -2.877 ; ula_top:U2|ula:ins_ula_cmp|vc[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.037     ; 3.341      ;
; -2.848 ; ula_top:U2|ula:ins_ula_cmp|hc[4] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.034     ; 3.315      ;
; -2.827 ; ula_top:U2|ula:ins_ula_cmp|vc[3] ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.041     ; 3.287      ;
; -2.822 ; T80s:U1|WR_n                     ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.984     ; 2.339      ;
; -2.822 ; T80s:U1|WR_n                     ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.984     ; 2.339      ;
; -2.822 ; T80s:U1|WR_n                     ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.984     ; 2.339      ;
; -2.822 ; T80s:U1|WR_n                     ; ula_top:U2|ula:ins_ula_cmp|rSpk           ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.984     ; 2.339      ;
; -2.805 ; ula_top:U2|ula:ins_ula_cmp|vc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.081     ; 3.725      ;
; -2.793 ; T80s:U1|T80:u0|DO[1]             ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -1.018     ; 2.276      ;
; -2.781 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.252      ;
; -2.781 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.252      ;
; -2.781 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[2]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.252      ;
; -2.781 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[1]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.252      ;
; -2.781 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[0]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.252      ;
; -2.781 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.252      ;
; -2.781 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.252      ;
; -2.781 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[3]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.252      ;
; -2.781 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|c[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.252      ;
; -2.781 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|c[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.252      ;
; -2.781 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|c[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.252      ;
; -2.781 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|c[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.030     ; 3.252      ;
; -2.778 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|HSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.029     ; 3.250      ;
; -2.771 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|hc[8]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.079     ; 3.693      ;
; -2.770 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk         ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.082     ; 3.689      ;
; -2.769 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|HSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.029     ; 3.241      ;
; -2.755 ; ula_top:U2|ula:ins_ula_cmp|vc[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.037     ; 3.219      ;
; -2.726 ; T80s:U1|T80:u0|DO[2]             ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -1.018     ; 2.209      ;
; -2.713 ; ula_top:U2|ula:ins_ula_cmp|hc[4] ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.640      ;
; -2.713 ; ula_top:U2|ula:ins_ula_cmp|hc[4] ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.640      ;
; -2.713 ; ula_top:U2|ula:ins_ula_cmp|hc[4] ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.074     ; 3.640      ;
+--------+----------------------------------+-------------------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'                                                                                                                                                 ;
+--------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                               ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.502 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.162     ; 1.841      ;
; -1.311 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.167     ; 1.645      ;
; -1.310 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.167     ; 1.644      ;
; -1.302 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.166     ; 1.637      ;
; -1.299 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.166     ; 1.634      ;
; -1.272 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.166     ; 1.607      ;
; -1.270 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.166     ; 1.605      ;
; -1.194 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.161     ; 1.534      ;
; -1.187 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.161     ; 1.527      ;
; -1.177 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.161     ; 1.517      ;
; -1.168 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.161     ; 1.508      ;
; -1.153 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.161     ; 1.493      ;
; -1.116 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.161     ; 1.456      ;
; -1.116 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.162     ; 1.455      ;
; -0.925 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.109     ; 1.817      ;
; -0.916 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.115     ; 1.802      ;
; -0.894 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.109     ; 1.786      ;
; -0.758 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.112     ; 1.647      ;
; -0.620 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.112     ; 1.509      ;
; -0.579 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.112     ; 1.468      ;
; -0.309 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.113     ; 1.197      ;
; -0.182 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.113     ; 1.070      ;
+--------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'                                                                                                                                           ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.054 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.974      ;
; -1.053 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.973      ;
; -1.019 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.939      ;
; -0.989 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.909      ;
; -0.934 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.854      ;
; -0.924 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.844      ;
; -0.908 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.828      ;
; -0.907 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.827      ;
; -0.905 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.825      ;
; -0.369 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.289      ;
; -0.350 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.270      ;
; -0.349 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.269      ;
; -0.339 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.259      ;
; -0.321 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 1.241      ;
; 0.062  ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.081     ; 0.858      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'                                                                                                                                  ;
+--------+--------------------------------+--------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                  ; Launch Clock                                   ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -1.425 ; ram:U3|sdram:U_SDR|data_reg[5] ; T80s:U1|DI_Reg[5]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.354      ; 2.221      ;
; -1.381 ; ram:U3|sdram:U_SDR|data_reg[7] ; T80s:U1|DI_Reg[7]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.354      ; 2.265      ;
; -1.166 ; ram:U3|sdram:U_SDR|data_reg[6] ; T80s:U1|DI_Reg[6]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.354      ; 2.480      ;
; -1.048 ; ram:U3|sdram:U_SDR|data_reg[4] ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.349      ; 2.593      ;
; -0.819 ; ram:U3|sdram:U_SDR|data_reg[0] ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.350      ; 2.823      ;
; -0.806 ; keyboard:U4|keys[3][4]         ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.341      ; 2.827      ;
; -0.752 ; keyboard:U4|keys[0][4]         ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.341      ; 2.881      ;
; -0.658 ; keyboard:U4|keys[7][4]         ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.341      ; 2.975      ;
; -0.633 ; ram:U3|sdram:U_SDR|data_reg[1] ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.349      ; 3.008      ;
; -0.594 ; keyboard:U4|keys[1][0]         ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 3.044      ;
; -0.589 ; keyboard:U4|keys[2][4]         ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.341      ; 3.044      ;
; -0.588 ; keyboard:U4|keys[1][4]         ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.341      ; 3.045      ;
; -0.573 ; keyboard:U4|keys[4][0]         ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.347      ; 3.066      ;
; -0.569 ; ram:U3|sdram:U_SDR|data_reg[3] ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.335      ; 3.058      ;
; -0.551 ; keyboard:U4|keys[7][0]         ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.347      ; 3.088      ;
; -0.549 ; keyboard:U4|keys[2][0]         ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 3.089      ;
; -0.518 ; keyboard:U4|keys[6][4]         ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.341      ; 3.115      ;
; -0.515 ; ram:U3|sdram:U_SDR|data_reg[2] ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.337      ; 3.114      ;
; -0.490 ; keyboard:U4|keys[3][0]         ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 3.148      ;
; -0.456 ; keyboard:U4|keys[0][0]         ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 3.182      ;
; -0.420 ; keyboard:U4|keys[6][0]         ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.347      ; 3.219      ;
; -0.402 ; ram:U3|sdram:U_SDR|data_reg[5] ; T80s:U1|T80:u0|IR[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.349      ; 3.239      ;
; -0.345 ; ram:U3|sdram:U_SDR|data_reg[6] ; T80s:U1|T80:u0|IR[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.349      ; 3.296      ;
; -0.337 ; ram:U3|sdram:U_SDR|data_reg[7] ; T80s:U1|T80:u0|IR[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.349      ; 3.304      ;
; -0.317 ; keyboard:U4|keys[0][1]         ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 3.321      ;
; -0.300 ; keyboard:U4|keys[4][4]         ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.341      ; 3.333      ;
; -0.299 ; keyboard:U4|keys[5][4]         ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.341      ; 3.334      ;
; -0.289 ; keyboard:U4|keys[5][0]         ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.347      ; 3.350      ;
; -0.288 ; keyboard:U4|keys[7][1]         ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.345      ; 3.349      ;
; -0.251 ; ram:U3|sdram:U_SDR|data_reg[4] ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 3.387      ;
; -0.193 ; keyboard:U4|keys[3][1]         ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 3.445      ;
; -0.184 ; ram:U3|sdram:U_SDR|data_reg[3] ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.335      ; 3.443      ;
; -0.159 ; keyboard:U4|keys[0][2]         ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 3.464      ;
; -0.158 ; keyboard:U4|keys[6][1]         ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.345      ; 3.479      ;
; -0.134 ; ram:U3|sdram:U_SDR|data_reg[2] ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.337      ; 3.495      ;
; -0.132 ; keyboard:U4|keys[4][1]         ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.345      ; 3.505      ;
; -0.130 ; keyboard:U4|keys[5][1]         ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.345      ; 3.507      ;
; -0.114 ; keyboard:U4|keys[3][2]         ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 3.509      ;
; -0.112 ; keyboard:U4|keys[1][1]         ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 3.526      ;
; -0.112 ; keyboard:U4|keys[6][2]         ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 3.513      ;
; -0.101 ; ram:U3|sdram:U_SDR|data_reg[1] ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.349      ; 3.540      ;
; -0.097 ; keyboard:U4|keys[6][3]         ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 3.528      ;
; -0.095 ; keyboard:U4|keys[2][1]         ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 3.543      ;
; -0.072 ; keyboard:U4|keys[1][2]         ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 3.551      ;
; -0.056 ; ram:U3|sdram:U_SDR|data_reg[0] ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.351      ; 3.587      ;
; -0.055 ; keyboard:U4|keys[2][2]         ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 3.568      ;
; -0.044 ; keyboard:U4|keys[5][3]         ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 3.581      ;
; -0.031 ; keyboard:U4|keys[7][3]         ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 3.594      ;
; -0.009 ; keyboard:U4|keys[3][4]         ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.338      ; 3.621      ;
; -0.005 ; keyboard:U4|keys[4][2]         ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 3.620      ;
; 0.005  ; keyboard:U4|keys[7][2]         ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 3.630      ;
; 0.025  ; keyboard:U4|keys[0][3]         ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 3.648      ;
; 0.029  ; keyboard:U4|keys[5][2]         ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 3.654      ;
; 0.045  ; keyboard:U4|keys[0][4]         ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.338      ; 3.675      ;
; 0.047  ; keyboard:U4|keys[4][3]         ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 3.672      ;
; 0.139  ; keyboard:U4|keys[7][4]         ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.338      ; 3.769      ;
; 0.169  ; keyboard:U4|keys[1][0]         ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.347      ; 3.808      ;
; 0.187  ; keyboard:U4|keys[2][3]         ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 3.810      ;
; 0.188  ; keyboard:U4|keys[3][3]         ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 3.811      ;
; 0.190  ; keyboard:U4|keys[4][0]         ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.348      ; 3.830      ;
; 0.208  ; keyboard:U4|keys[2][4]         ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.338      ; 3.838      ;
; 0.209  ; keyboard:U4|keys[1][4]         ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.338      ; 3.839      ;
; 0.212  ; keyboard:U4|keys[7][0]         ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.348      ; 3.852      ;
; 0.214  ; keyboard:U4|keys[2][0]         ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.347      ; 3.853      ;
; 0.215  ; keyboard:U4|keys[0][1]         ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 3.853      ;
; 0.222  ; keyboard:U4|keys[0][2]         ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 3.845      ;
; 0.222  ; keyboard:U4|keys[1][3]         ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 3.845      ;
; 0.244  ; keyboard:U4|keys[7][1]         ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.345      ; 3.881      ;
; 0.267  ; keyboard:U4|keys[3][2]         ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 3.890      ;
; 0.269  ; keyboard:U4|keys[6][2]         ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 3.894      ;
; 0.273  ; keyboard:U4|keys[3][0]         ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.347      ; 3.912      ;
; 0.279  ; keyboard:U4|keys[6][4]         ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.338      ; 3.909      ;
; 0.283  ; keyboard:U4|keys[6][3]         ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 3.908      ;
; 0.307  ; keyboard:U4|keys[0][0]         ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.347      ; 3.946      ;
; 0.309  ; keyboard:U4|keys[1][2]         ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 3.932      ;
; 0.326  ; keyboard:U4|keys[2][2]         ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 3.949      ;
; 0.336  ; keyboard:U4|keys[5][3]         ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 3.961      ;
; 0.339  ; keyboard:U4|keys[3][1]         ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 3.977      ;
; 0.343  ; keyboard:U4|keys[6][0]         ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.348      ; 3.983      ;
; 0.349  ; keyboard:U4|keys[7][3]         ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 3.974      ;
; 0.374  ; keyboard:U4|keys[6][1]         ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.345      ; 4.011      ;
; 0.376  ; keyboard:U4|keys[4][2]         ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 4.001      ;
; 0.386  ; keyboard:U4|keys[7][2]         ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 4.011      ;
; 0.400  ; keyboard:U4|keys[4][1]         ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.345      ; 4.037      ;
; 0.402  ; keyboard:U4|keys[5][1]         ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.345      ; 4.039      ;
; 0.405  ; keyboard:U4|keys[0][3]         ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.331      ; 4.028      ;
; 0.410  ; keyboard:U4|keys[5][2]         ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 4.035      ;
; 0.420  ; keyboard:U4|keys[1][1]         ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 4.058      ;
; 0.427  ; keyboard:U4|keys[4][3]         ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.333      ; 4.052      ;
; 0.431  ; T80s:U1|T80:u0|TState[0]       ; T80s:U1|T80:u0|TState[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.103      ; 0.746      ;
; 0.432  ; T80s:U1|T80:u0|Alternate       ; T80s:U1|T80:u0|Alternate ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.102      ; 0.746      ;
; 0.437  ; keyboard:U4|keys[2][1]         ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.346      ; 4.075      ;
; 0.453  ; T80s:U1|T80:u0|TState[1]       ; T80s:U1|T80:u0|TState[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; T80s:U1|T80:u0|TState[2]       ; T80s:U1|T80:u0|TState[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; T80s:U1|T80:u0|R[7]            ; T80s:U1|T80:u0|R[7]      ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; T80s:U1|T80:u0|IntCycle        ; T80s:U1|T80:u0|IntCycle  ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; T80s:U1|T80:u0|Halt_FF         ; T80s:U1|T80:u0|Halt_FF   ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; T80s:U1|T80:u0|BTR_r           ; T80s:U1|T80:u0|BTR_r     ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; T80s:U1|T80:u0|MCycle[0]       ; T80s:U1|T80:u0|MCycle[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.080      ; 0.746      ;
; 0.474  ; keyboard:U4|keys[5][0]         ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 3.348      ; 4.114      ;
+--------+--------------------------------+--------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.026 ; U0|altpll_component|auto_generated|pll1|clk[3]                                              ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_we_reg       ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.342      ; 3.590      ;
; -1.005 ; U0|altpll_component|auto_generated|pll1|clk[3]                                              ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_we_reg       ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.342      ; 3.611      ;
; -0.222 ; ula_top:U2|ula:ins_ula_cmp|clk7                                                             ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                               ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.397      ; 0.758      ;
; -0.195 ; ula_top:U2|ula:ins_ula_cmp|clk7                                                             ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                               ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.397      ; 0.785      ;
; 0.453  ; keyboard:U4|keys[7][4]                                                                      ; keyboard:U4|keys[7][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[6][4]                                                                      ; keyboard:U4|keys[6][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[5][4]                                                                      ; keyboard:U4|keys[5][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[4][4]                                                                      ; keyboard:U4|keys[4][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[0][4]                                                                      ; keyboard:U4|keys[0][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[3][4]                                                                      ; keyboard:U4|keys[3][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[2][4]                                                                      ; keyboard:U4|keys[2][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[1][4]                                                                      ; keyboard:U4|keys[1][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[6][3]                                                                      ; keyboard:U4|keys[6][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[4][3]                                                                      ; keyboard:U4|keys[4][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[5][3]                                                                      ; keyboard:U4|keys[5][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[7][3]                                                                      ; keyboard:U4|keys[7][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[6][2]                                                                      ; keyboard:U4|keys[6][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[5][2]                                                                      ; keyboard:U4|keys[5][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[7][2]                                                                      ; keyboard:U4|keys[7][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[4][2]                                                                      ; keyboard:U4|keys[4][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[6][0]                                                                      ; keyboard:U4|keys[6][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[4][0]                                                                      ; keyboard:U4|keys[4][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[7][0]                                                                      ; keyboard:U4|keys[7][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|keys[5][0]                                                                      ; keyboard:U4|keys[5][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|Output ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|Output                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[0]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[0]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[2]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[2]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[3]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[3]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.CheckAck                 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.CheckAck                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.RequestToSend            ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.RequestToSend                                              ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.InhibitComunication      ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.InhibitComunication                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.SendData                 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.SendData                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[1]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[1]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[2]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[2]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.WaitRiseClock            ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.WaitRiseClock                                              ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Busy                        ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Busy                                                          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DReady                         ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DReady                                                           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataReady                      ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataReady                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock                      ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck               ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck                                                 ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck               ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck                                                 ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT             ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT                                               ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock                     ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.Idle                     ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.Idle                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[1]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[1]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock                   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|CountOnes                      ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|CountOnes                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error                       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error                                                         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak          ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak                                            ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2ClockOut                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2ClockOut                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Clock_Z                     ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Clock_Z                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2DataOut                     ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2DataOut                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Data_Z                      ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Data_Z                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[7][1]                                                                      ; keyboard:U4|keys[7][1]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[6][1]                                                                      ; keyboard:U4|keys[6][1]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[5][1]                                                                      ; keyboard:U4|keys[5][1]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[4][1]                                                                      ; keyboard:U4|keys[4][1]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[3][3]                                                                      ; keyboard:U4|keys[3][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[0][3]                                                                      ; keyboard:U4|keys[0][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[1][3]                                                                      ; keyboard:U4|keys[1][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[2][3]                                                                      ; keyboard:U4|keys[2][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[0][2]                                                                      ; keyboard:U4|keys[0][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[1][2]                                                                      ; keyboard:U4|keys[1][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[3][2]                                                                      ; keyboard:U4|keys[3][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[2][2]                                                                      ; keyboard:U4|keys[2][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[1][0]                                                                      ; keyboard:U4|keys[1][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[0][0]                                                                      ; keyboard:U4|keys[0][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[2][0]                                                                      ; keyboard:U4|keys[2][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|keys[3][0]                                                                      ; keyboard:U4|keys[3][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; scan_convert:U7|\p_out_ctrs:trigger                                                         ; scan_convert:U7|\p_out_ctrs:trigger                                                                                           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|Output  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|Output                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd               ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd                                                 ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[0]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[0]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.501  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DReady                         ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataReady                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.794      ;
; 0.509  ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                                          ; scan_convert:U7|ivsync_last_x2                                                                                                ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.388      ; 1.480      ;
; 0.528  ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                                          ; scan_convert:U7|ivsync_last_x2                                                                                                ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.388      ; 1.499      ;
; 0.550  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[1]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[2]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.843      ;
; 0.555  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[2]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[3]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.848      ;
; 0.627  ; scan_convert:U7|hpos_i[8]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 1.489      ;
; 0.629  ; scan_convert:U7|hpos_i[2]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 1.491      ;
; 0.641  ; scan_convert:U7|hpos_i[5]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 1.503      ;
; 0.672  ; scan_convert:U7|hpos_i[6]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 1.534      ;
; 0.679  ; scan_convert:U7|hpos_i[4]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 1.541      ;
; 0.680  ; scan_convert:U7|hpos_i[3]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 1.542      ;
; 0.686  ; scan_convert:U7|hpos_i[7]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 1.548      ;
; 0.688  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.981      ;
; 0.689  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.982      ;
; 0.697  ; scan_convert:U7|hpos_i[0]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 1.559      ;
; 0.702  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock                      ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.995      ;
; 0.705  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock                     ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.997      ;
; 0.708  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.CheckAck                 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Data_Z                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.001      ;
; 0.710  ; scan_convert:U7|hpos_i[9]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 1.572      ;
; 0.713  ; scan_convert:U7|ivsync_last_x2                                                              ; scan_convert:U7|\p_out_ctrs:trigger                                                                                           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.006      ;
; 0.726  ; scan_convert:U7|hpos_i[1]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.588      ; 1.588      ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|clk7'                                                                                                                                                  ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+---------------------------------+--------------+------------+------------+
; -0.384 ; ula_top:U2|ula:ins_ula_cmp|VSync_n      ; ula_top:U2|ula:ins_ula_cmp|VSync_n      ; ula_top:U2|ula:ins_ula_cmp|VSync_n     ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 2.434      ; 2.543      ;
; -0.305 ; ula_top:U2|ula:ins_ula_cmp|CPUClk       ; ula_top:U2|ula:ins_ula_cmp|CPUClk       ; ula_top:U2|ula:ins_ula_cmp|CPUClk      ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 2.387      ; 2.575      ;
; 0.136  ; ula_top:U2|ula:ins_ula_cmp|CPUClk       ; ula_top:U2|ula:ins_ula_cmp|CPUClk       ; ula_top:U2|ula:ins_ula_cmp|CPUClk      ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 2.387      ; 2.516      ;
; 0.201  ; ula_top:U2|ula:ins_ula_cmp|VSync_n      ; ula_top:U2|ula:ins_ula_cmp|VSync_n      ; ula_top:U2|ula:ins_ula_cmp|VSync_n     ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 2.434      ; 2.628      ;
; 0.454  ; ula_top:U2|ula:ins_ula_cmp|INT_n        ; ula_top:U2|ula:ins_ula_cmp|INT_n        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ula_top:U2|ula:ins_ula_cmp|VidEN_n      ; ula_top:U2|ula:ins_ula_cmp|VidEN_n      ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; ula_top:U2|ula:ins_ula_cmp|HSync_n      ; ula_top:U2|ula:ins_ula_cmp|HSync_n      ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 0.746      ;
; 0.540  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 0.833      ;
; 0.766  ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.058      ;
; 0.774  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.067      ;
; 0.777  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.070      ;
; 0.781  ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.074      ;
; 0.789  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.081      ;
; 0.795  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.088      ;
; 0.802  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.095      ;
; 0.812  ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.104      ;
; 0.847  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.140      ;
; 0.847  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.140      ;
; 0.849  ; ula_top:U2|ula:ins_ula_cmp|SRegister[4] ; ula_top:U2|ula:ins_ula_cmp|SRegister[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.141      ;
; 0.884  ; ula_top:U2|ula:ins_ula_cmp|SRegister[0] ; ula_top:U2|ula:ins_ula_cmp|SRegister[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.176      ;
; 0.895  ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.188      ;
; 0.899  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; ula_top:U2|ula:ins_ula_cmp|SRegister[0] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.162      ; 0.793      ;
; 0.899  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; ula_top:U2|ula:ins_ula_cmp|SRegister[2] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.162      ; 0.793      ;
; 0.900  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; ula_top:U2|ula:ins_ula_cmp|SRegister[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.162      ; 0.794      ;
; 0.900  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; ula_top:U2|ula:ins_ula_cmp|SRegister[5] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.162      ; 0.794      ;
; 0.900  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; ula_top:U2|ula:ins_ula_cmp|SRegister[6] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.162      ; 0.794      ;
; 0.902  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; ula_top:U2|ula:ins_ula_cmp|SRegister[4] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.162      ; 0.796      ;
; 0.962  ; ula_top:U2|ula:ins_ula_cmp|SRegister[1] ; ula_top:U2|ula:ins_ula_cmp|SRegister[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.254      ;
; 0.967  ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.259      ;
; 1.009  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.301      ;
; 1.015  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.307      ;
; 1.041  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; ula_top:U2|ula:ins_ula_cmp|SRegister[7] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.162      ; 0.935      ;
; 1.105  ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.398      ;
; 1.106  ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.399      ;
; 1.123  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; ula_top:U2|ula:ins_ula_cmp|SRegister[3] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.162      ; 1.017      ;
; 1.125  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.418      ;
; 1.127  ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.419      ;
; 1.131  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.424      ;
; 1.135  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.428      ;
; 1.140  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.433      ;
; 1.144  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.437      ;
; 1.149  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.442      ;
; 1.150  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.442      ;
; 1.159  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.451      ;
; 1.166  ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.458      ;
; 1.205  ; ula_top:U2|ula:ins_ula_cmp|SRegister[2] ; ula_top:U2|ula:ins_ula_cmp|SRegister[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.084      ; 1.501      ;
; 1.226  ; ula_top:U2|ula:ins_ula_cmp|SRegister[3] ; ula_top:U2|ula:ins_ula_cmp|SRegister[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.076      ; 1.514      ;
; 1.237  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.530      ;
; 1.238  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.531      ;
; 1.256  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.549      ;
; 1.265  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.558      ;
; 1.275  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.568      ;
; 1.278  ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.571      ;
; 1.290  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.582      ;
; 1.297  ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.589      ;
; 1.305  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.598      ;
; 1.353  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.645      ;
; 1.363  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.655      ;
; 1.368  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.660      ;
; 1.370  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|SLoad        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.126      ; 1.228      ;
; 1.374  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.667      ;
; 1.396  ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.689      ;
; 1.396  ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|hc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.689      ;
; 1.396  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.689      ;
; 1.397  ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|hc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.690      ;
; 1.409  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.702      ;
; 1.410  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.703      ;
; 1.411  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.704      ;
; 1.419  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|SLoad        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.126      ; 1.277      ;
; 1.420  ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.713      ;
; 1.429  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.722      ;
; 1.436  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.729      ;
; 1.448  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.740      ;
; 1.485  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|SLoad        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.126      ; 1.343      ;
; 1.493  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.785      ;
; 1.503  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.795      ;
; 1.504  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.797      ;
; 1.508  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.800      ;
; 1.542  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.835      ;
; 1.560  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.853      ;
; 1.584  ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.877      ;
; 1.586  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.879      ;
; 1.588  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.880      ;
; 1.599  ; ula_top:U2|ula:ins_ula_cmp|hc[7]        ; ula_top:U2|ula:ins_ula_cmp|hc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.892      ;
; 1.633  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.080      ; 1.925      ;
; 1.636  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|VBlank_n     ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.121      ; 1.489      ;
; 1.638  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.931      ;
; 1.661  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.954      ;
; 1.664  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.957      ;
; 1.666  ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|c[3]         ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.126      ; 1.524      ;
; 1.671  ; ula_top:U2|ula:ins_ula_cmp|Border_n     ; ula_top:U2|ula:ins_ula_cmp|VidEN_n      ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.079      ; 1.962      ;
; 1.673  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.966      ;
; 1.677  ; ula_top:U2|ula:ins_ula_cmp|SLoad        ; ula_top:U2|ula:ins_ula_cmp|SRegister[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.082      ; 1.971      ;
; 1.678  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.971      ;
; 1.683  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.976      ;
; 1.695  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.081      ; 1.988      ;
; 1.713  ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|c[4]         ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.131      ; 1.576      ;
; 1.732  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|v[3]         ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.125      ; 1.589      ;
; 1.742  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.082      ; 2.036      ;
; 1.742  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.082      ; 2.036      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.436 ; ram:U3|sdram:U_SDR|state[2]   ; ram:U3|sdram:U_SDR|state[2]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; ram:U3|sdram:U_SDR|idle1      ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.746      ;
; 0.800 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[11]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.092      ;
; 0.926 ; ram:U3|sdram:U_SDR|data[0]    ; ram:U3|sdram:U_SDR|sdr_dq[8]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.337     ; 0.801      ;
; 0.926 ; ram:U3|sdram:U_SDR|data[1]    ; ram:U3|sdram:U_SDR|sdr_dq[9]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.337     ; 0.801      ;
; 0.927 ; ram:U3|sdram:U_SDR|data[1]    ; ram:U3|sdram:U_SDR|sdr_dq[1]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.337     ; 0.802      ;
; 0.928 ; ram:U3|sdram:U_SDR|data[0]    ; ram:U3|sdram:U_SDR|sdr_dq[0]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.337     ; 0.803      ;
; 0.945 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[10]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.237      ;
; 1.023 ; ram:U3|sdram:U_SDR|temp[0]    ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.333      ;
; 1.023 ; ram:U3|sdram:U_SDR|address[2] ; ram:U3|sdram:U_SDR|sdr_a[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.320      ;
; 1.142 ; ram:U3|sdram:U_SDR|data[2]    ; ram:U3|sdram:U_SDR|sdr_dq[10]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.337     ; 1.017      ;
; 1.176 ; ram:U3|sdram:U_SDR|address[5] ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.469      ;
; 1.199 ; ram:U3|sdram:U_SDR|address[4] ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.492      ;
; 1.240 ; ram:U3|sdram:U_SDR|address[9] ; ram:U3|sdram:U_SDR|sdr_a[8]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.243 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 2.033      ;
; 1.266 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_dqml     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.079      ;
; 1.267 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_dqmh     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.080      ;
; 1.269 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_a[9]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.082      ;
; 1.301 ; ram:U3|sdram:U_SDR|address[3] ; ram:U3|sdram:U_SDR|sdr_a[2]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.598      ;
; 1.313 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_cmd[0]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 1.124      ;
; 1.329 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.640      ;
; 1.334 ; ram:U3|sdram:U_SDR|address[7] ; ram:U3|sdram:U_SDR|sdr_a[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 1.171      ;
; 1.344 ; ram:U3|sdram:U_SDR|temp[0]    ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.654      ;
; 1.415 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[9]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.707      ;
; 1.450 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|state[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.761      ;
; 1.464 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|state[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.756      ;
; 1.480 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.766      ;
; 1.496 ; ram:U3|sdram:U_SDR|data[7]    ; ram:U3|sdram:U_SDR|sdr_dq[7]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 1.315      ;
; 1.496 ; ram:U3|sdram:U_SDR|data[7]    ; ram:U3|sdram:U_SDR|sdr_dq[15]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 1.315      ;
; 1.499 ; ram:U3|sdram:U_SDR|data[5]    ; ram:U3|sdram:U_SDR|sdr_dq[5]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 1.318      ;
; 1.500 ; ram:U3|sdram:U_SDR|data[5]    ; ram:U3|sdram:U_SDR|sdr_dq[13]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 1.319      ;
; 1.500 ; ram:U3|sdram:U_SDR|address[0] ; ram:U3|sdram:U_SDR|sdr_dqmh     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.793      ;
; 1.504 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.815      ;
; 1.525 ; ram:U3|sdram:U_SDR|address[0] ; ram:U3|sdram:U_SDR|sdr_dqml     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.818      ;
; 1.529 ; ram:U3|sdram:U_SDR|data[3]    ; ram:U3|sdram:U_SDR|sdr_dq[3]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 1.366      ;
; 1.530 ; ram:U3|sdram:U_SDR|data[3]    ; ram:U3|sdram:U_SDR|sdr_dq[11]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 1.367      ;
; 1.565 ; ram:U3|sdram:U_SDR|data[6]    ; ram:U3|sdram:U_SDR|sdr_dq[14]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 1.384      ;
; 1.567 ; ram:U3|sdram:U_SDR|data[6]    ; ram:U3|sdram:U_SDR|sdr_dq[6]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.393     ; 1.386      ;
; 1.573 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_dqml     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.386      ;
; 1.573 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_dqmh     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.386      ;
; 1.578 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.889      ;
; 1.587 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|state[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.898      ;
; 1.612 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.923      ;
; 1.647 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.958      ;
; 1.664 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_cmd[0]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.954      ;
; 1.680 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_cmd[2]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 1.491      ;
; 1.724 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[9]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.537      ;
; 1.780 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.091      ;
; 1.808 ; ram:U3|sdram:U_SDR|data[2]    ; ram:U3|sdram:U_SDR|sdr_dq[2]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.339     ; 1.681      ;
; 1.812 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[8]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.625      ;
; 1.817 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.630      ;
; 1.826 ; ram:U3|sdram:U_SDR|address[8] ; ram:U3|sdram:U_SDR|sdr_a[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.375     ; 1.663      ;
; 1.830 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|state[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.141      ;
; 1.838 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 2.603      ;
; 1.842 ; ram:U3|sdram:U_SDR|data[4]    ; ram:U3|sdram:U_SDR|sdr_dq[4]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 1.700      ;
; 1.842 ; ram:U3|sdram:U_SDR|data[4]    ; ram:U3|sdram:U_SDR|sdr_dq[12]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.354     ; 1.700      ;
; 1.864 ; ram:U3|sdram:U_SDR|address[6] ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.157      ;
; 1.867 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 2.657      ;
; 1.869 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.682      ;
; 1.956 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 2.746      ;
; 1.962 ; ram:U3|sdram:U_SDR|temp[1]    ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 2.727      ;
; 1.992 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.805      ;
; 1.993 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.806      ;
; 1.998 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.811      ;
; 2.021 ; ram:U3|sdram:U_SDR|state[2]   ; ram:U3|sdram:U_SDR|sdr_cmd[0]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 1.872      ;
; 2.033 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|state[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 2.823      ;
; 2.043 ; ram:U3|sdram:U_SDR|temp[1]    ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.578      ; 2.833      ;
; 2.072 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.885      ;
; 2.082 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[9]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.895      ;
; 2.085 ; ram:U3|sdram:U_SDR|address[1] ; ram:U3|sdram:U_SDR|sdr_a[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 1.926      ;
; 2.085 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[10]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.898      ;
; 2.085 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[11]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 1.898      ;
; 2.124 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[2]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 1.941      ;
; 2.125 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|data[0]      ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 2.850      ;
; 2.125 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|data[1]      ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 2.850      ;
; 2.125 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|data[2]      ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 2.850      ;
; 2.126 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 1.943      ;
; 2.151 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_ba[1]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 1.968      ;
; 2.196 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 2.961      ;
; 2.204 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_cmd[2]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.494      ;
; 2.208 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[11]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 2.021      ;
; 2.225 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_cmd[0]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 2.036      ;
; 2.230 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[8]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.522      ;
; 2.231 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.523      ;
; 2.231 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.523      ;
; 2.233 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.525      ;
; 2.233 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.525      ;
; 2.233 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.525      ;
; 2.239 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_ba[0]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.395     ; 2.056      ;
; 2.243 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_dq[0]~en ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.401     ; 2.054      ;
; 2.246 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 3.011      ;
; 2.248 ; ram:U3|sdram:U_SDR|temp[1]    ; ram:U3|sdram:U_SDR|state[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.540      ;
; 2.254 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.540      ;
; 2.257 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_a[8]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 2.070      ;
; 2.258 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 2.071      ;
; 2.258 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.399     ; 2.071      ;
; 2.260 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|sdr_a[10]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.552      ;
; 2.260 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|sdr_a[11]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.552      ;
; 2.260 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.552      ;
; 2.260 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.552      ;
+-------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'                                                                                                                                           ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.465 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 0.758      ;
; 0.738 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.031      ;
; 0.740 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.033      ;
; 0.759 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.052      ;
; 0.760 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.053      ;
; 0.767 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.060      ;
; 1.093 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.386      ;
; 1.101 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.394      ;
; 1.102 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.395      ;
; 1.111 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.404      ;
; 1.111 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.404      ;
; 1.223 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.516      ;
; 1.242 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.535      ;
; 1.242 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.081      ; 1.535      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'                                                                                                                                                 ;
+-------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                               ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.651 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.123      ; 1.006      ;
; 0.688 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.123      ; 1.043      ;
; 1.018 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.122      ; 1.372      ;
; 1.049 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.122      ; 1.403      ;
; 1.209 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.122      ; 1.563      ;
; 1.255 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.125      ; 1.612      ;
; 1.291 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.125      ; 1.648      ;
; 1.314 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.119      ; 1.665      ;
; 1.521 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.075      ; 1.328      ;
; 1.522 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.075      ; 1.329      ;
; 1.527 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.075      ; 1.334      ;
; 1.528 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.075      ; 1.335      ;
; 1.528 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.075      ; 1.335      ;
; 1.528 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.075      ; 1.335      ;
; 1.553 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.075      ; 1.360      ;
; 1.702 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.070      ; 1.504      ;
; 1.705 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.070      ; 1.507      ;
; 1.748 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.070      ; 1.550      ;
; 1.751 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.070      ; 1.553      ;
; 1.759 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.070      ; 1.561      ;
; 1.759 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.070      ; 1.561      ;
; 1.822 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.075      ; 1.629      ;
+-------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                               ;
+-------+-----------------------------+---------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.745 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[1]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[2]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; scan_convert:U7|hcnti[6]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.040      ;
; 0.750 ; scan_convert:U7|hcnti[9]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; scan_convert:U7|hcnti[8]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.043      ;
; 0.756 ; scan_convert:U7|hcnti[7]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.048      ;
; 0.763 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[0]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[1] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[2] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; scan_convert:U7|hpos_i[7]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; scan_convert:U7|hpos_i[8]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; scan_convert:U7|hpos_i[6]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; scan_convert:U7|hpos_i[9]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.059      ;
; 0.783 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[0] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.074      ;
; 1.099 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[2]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[1]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.393      ;
; 1.108 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; scan_convert:U7|hcnti[6]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; scan_convert:U7|hcnti[7]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[2]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.402      ;
; 1.112 ; scan_convert:U7|hcnti[8]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.404      ;
; 1.117 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; scan_convert:U7|hcnti[6]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[2] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; scan_convert:U7|hpos_i[7]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.411      ;
; 1.127 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[1] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; scan_convert:U7|hpos_i[8]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; scan_convert:U7|hpos_i[6]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.420      ;
; 1.136 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[2] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.427      ;
; 1.138 ; scan_convert:U7|hpos_i[6]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.429      ;
; 1.230 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.522      ;
; 1.231 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.524      ;
; 1.239 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; scan_convert:U7|hcnti[7]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.533      ;
; 1.248 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; scan_convert:U7|hcnti[6]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.542      ;
; 1.250 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; scan_convert:U7|hpos_i[7]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.542      ;
; 1.257 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.550      ;
; 1.260 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.551      ;
; 1.267 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.558      ;
; 1.269 ; scan_convert:U7|hpos_i[6]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.560      ;
; 1.269 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.560      ;
; 1.276 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.567      ;
; 1.276 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.567      ;
; 1.278 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.569      ;
; 1.370 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.662      ;
; 1.371 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.663      ;
; 1.372 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.664      ;
; 1.379 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.671      ;
; 1.380 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.672      ;
; 1.381 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.673      ;
; 1.388 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.680      ;
; 1.389 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.681      ;
; 1.390 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.682      ;
; 1.390 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.681      ;
; 1.390 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.681      ;
; 1.391 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.682      ;
; 1.397 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.689      ;
; 1.399 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.690      ;
; 1.399 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.690      ;
; 1.407 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.698      ;
; 1.407 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.698      ;
; 1.409 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.700      ;
; 1.415 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[0]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[1]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[2]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.707      ;
; 1.415 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.707      ;
+-------+-----------------------------+---------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                 ; Launch Clock                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; 1.182 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.414      ; 3.888      ;
; 1.621 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.418      ; 4.331      ;
; 1.991 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.414      ; 4.697      ;
; 1.991 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.414      ; 4.697      ;
; 2.007 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.414      ; 4.713      ;
; 2.008 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.414      ; 4.714      ;
; 2.008 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.414      ; 4.714      ;
; 2.211 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.018      ; 4.521      ;
; 2.433 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.018      ; 4.743      ;
; 2.529 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.017      ; 4.838      ;
; 2.567 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.020      ; 4.879      ;
; 2.570 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.414      ; 5.276      ;
; 2.730 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.026      ; 5.048      ;
; 2.749 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.027      ; 5.068      ;
; 2.823 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.008      ; 5.123      ;
; 2.834 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.025      ; 5.151      ;
; 2.908 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.032      ; 5.232      ;
; 2.918 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.026      ; 5.236      ;
; 2.951 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.012      ; 5.255      ;
; 3.234 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.020      ; 5.546      ;
; 3.269 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.008      ; 5.569      ;
; 3.365 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.019      ; 5.676      ;
; 3.411 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.003      ; 5.706      ;
; 3.582 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.004      ; 5.878      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                               ; Launch Clock                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; 1.698 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.408      ; 4.398      ;
; 1.864 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.414      ; 4.570      ;
; 2.861 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.408      ; 5.561      ;
; 2.950 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.411      ; 5.653      ;
; 3.129 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.015      ; 5.436      ;
; 3.134 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.411      ; 5.837      ;
; 3.163 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.411      ; 5.866      ;
; 3.169 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.028      ; 5.489      ;
; 3.194 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.411      ; 5.897      ;
; 3.202 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.411      ; 5.905      ;
; 3.351 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.015      ; 5.658      ;
; 3.521 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.002      ; 5.815      ;
; 3.663 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.997      ; 5.952      ;
; 3.701 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.014      ; 6.007      ;
; 3.750 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.014      ; 6.056      ;
; 3.770 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.017      ; 6.079      ;
; 3.843 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.000      ; 6.135      ;
; 3.851 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.024      ; 6.167      ;
; 3.881 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.013      ; 6.186      ;
; 3.933 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.023      ; 6.248      ;
; 3.994 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.005      ; 6.291      ;
; 4.006 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.022      ; 6.320      ;
; 4.053 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.009      ; 6.354      ;
; 4.089 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.023      ; 6.404      ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.350 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.186      ;
; 2.350 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.185      ;
; 2.367 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.203      ;
; 2.367 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.202      ;
; 2.377 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.213      ;
; 2.377 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.212      ;
; 2.379 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.215      ;
; 2.379 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.214      ;
; 2.400 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.236      ;
; 2.400 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.235      ;
; 2.530 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.844      ;
; 2.530 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.844      ;
; 2.675 ; ula_top:U2|ula:ins_ula_cmp|c[7]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.510      ;
; 2.679 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.515      ;
; 2.679 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.514      ;
; 2.680 ; ula_top:U2|ula:ins_ula_cmp|c[7]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.516      ;
; 2.681 ; ula_top:U2|ula:ins_ula_cmp|c[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.522     ; 1.523      ;
; 2.682 ; ula_top:U2|ula:ins_ula_cmp|c[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.518      ;
; 2.682 ; ula_top:U2|ula:ins_ula_cmp|c[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.517      ;
; 2.684 ; ula_top:U2|ula:ins_ula_cmp|c[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.519      ;
; 2.687 ; ula_top:U2|ula:ins_ula_cmp|c[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.523      ;
; 2.700 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.525     ; 1.539      ;
; 2.700 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.526     ; 1.538      ;
; 2.721 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.525     ; 1.560      ;
; 2.721 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.526     ; 1.559      ;
; 2.727 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.563      ;
; 2.727 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.562      ;
; 2.735 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.516     ; 1.583      ;
; 2.735 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.517     ; 1.582      ;
; 2.736 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.526     ; 1.574      ;
; 2.736 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.527     ; 1.573      ;
; 2.740 ; ula_top:U2|ula:ins_ula_cmp|c[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.523     ; 1.581      ;
; 2.742 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.516     ; 1.590      ;
; 2.742 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.517     ; 1.589      ;
; 2.743 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.516     ; 1.591      ;
; 2.743 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.517     ; 1.590      ;
; 2.745 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.525     ; 1.584      ;
; 2.745 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.526     ; 1.583      ;
; 2.747 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.583      ;
; 2.747 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.582      ;
; 2.748 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.520     ; 1.592      ;
; 2.748 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.521     ; 1.591      ;
; 2.748 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.527     ; 1.585      ;
; 2.748 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.584      ;
; 2.749 ; ula_top:U2|ula:ins_ula_cmp|v[1]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.585      ;
; 2.749 ; ula_top:U2|ula:ins_ula_cmp|v[1]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.584      ;
; 2.750 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.586      ;
; 2.750 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.585      ;
; 2.751 ; ula_top:U2|ula:ins_ula_cmp|v[0]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.587      ;
; 2.751 ; ula_top:U2|ula:ins_ula_cmp|v[0]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.586      ;
; 2.753 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.526     ; 1.591      ;
; 2.753 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.527     ; 1.590      ;
; 2.755 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.525     ; 1.594      ;
; 2.755 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.526     ; 1.593      ;
; 2.761 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.516     ; 1.609      ;
; 2.761 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.517     ; 1.608      ;
; 2.762 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.527     ; 1.599      ;
; 2.762 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.598      ;
; 2.766 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.526     ; 1.604      ;
; 2.766 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.527     ; 1.603      ;
; 2.771 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.516     ; 1.619      ;
; 2.771 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.517     ; 1.618      ;
; 2.772 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.516     ; 1.620      ;
; 2.772 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.517     ; 1.619      ;
; 2.772 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.527     ; 1.609      ;
; 2.772 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.608      ;
; 2.774 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.610      ;
; 2.774 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.529     ; 1.609      ;
; 2.780 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.516     ; 1.628      ;
; 2.780 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.517     ; 1.627      ;
; 2.782 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.527     ; 1.619      ;
; 2.782 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.528     ; 1.618      ;
; 2.785 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.520     ; 1.629      ;
; 2.785 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.520     ; 1.629      ;
; 2.785 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.521     ; 1.628      ;
; 2.785 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.521     ; 1.628      ;
; 2.793 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.516     ; 1.641      ;
; 2.793 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.517     ; 1.640      ;
; 2.807 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.520     ; 1.651      ;
; 2.807 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.521     ; 1.650      ;
; 2.844 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.155      ;
; 2.844 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.155      ;
; 2.876 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.182      ;
; 2.876 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.182      ;
; 2.905 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.219      ;
; 2.905 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.219      ;
; 2.918 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.235      ;
; 2.918 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.235      ;
; 2.939 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.526     ; 1.777      ;
; 2.939 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.527     ; 1.776      ;
; 2.994 ; ula_top:U2|ula:ins_ula_cmp|hc[3]                                                   ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.478     ; 1.880      ;
; 2.994 ; ula_top:U2|ula:ins_ula_cmp|hc[3]                                                   ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.479     ; 1.879      ;
; 2.996 ; ula_top:U2|ula:ins_ula_cmp|c[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.526     ; 1.834      ;
; 3.000 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.525     ; 1.839      ;
; 3.000 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.526     ; 1.838      ;
; 3.002 ; ula_top:U2|ula:ins_ula_cmp|c[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.526     ; 1.840      ;
; 3.002 ; ula_top:U2|ula:ins_ula_cmp|c[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.527     ; 1.839      ;
; 3.020 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.526     ; 1.858      ;
; 3.022 ; ula_top:U2|ula:ins_ula_cmp|c[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.519     ; 1.867      ;
; 3.027 ; ula_top:U2|ula:ins_ula_cmp|c[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.525     ; 1.866      ;
+-------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 67.494 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.083     ; 3.851      ;
; 67.494 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.083     ; 3.851      ;
; 67.494 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock            ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.083     ; 3.851      ;
; 67.494 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.083     ; 3.851      ;
; 67.576 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[3]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.084     ; 3.768      ;
; 67.576 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock             ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.084     ; 3.768      ;
; 67.576 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.084     ; 3.768      ;
; 67.576 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.084     ; 3.768      ;
; 67.576 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.084     ; 3.768      ;
; 67.576 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.084     ; 3.768      ;
; 67.576 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.084     ; 3.768      ;
; 67.576 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[0]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.084     ; 3.768      ;
; 67.850 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.081     ; 3.497      ;
; 67.850 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Send                ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.081     ; 3.497      ;
; 67.888 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.082     ; 3.458      ;
; 67.888 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.082     ; 3.458      ;
; 67.961 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.083     ; 3.384      ;
; 67.961 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.083     ; 3.384      ;
; 67.961 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.083     ; 3.384      ;
; 68.002 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.082     ; 3.344      ;
; 68.002 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.082     ; 3.344      ;
; 68.002 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[8]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.082     ; 3.344      ;
; 68.002 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.082     ; 3.344      ;
; 68.002 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[6]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.082     ; 3.344      ;
; 68.457 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.081     ; 2.890      ;
; 68.457 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.081     ; 2.890      ;
; 68.457 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.081     ; 2.890      ;
; 68.457 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.081     ; 2.890      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.408 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.700      ;
; 2.408 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.700      ;
; 2.408 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.700      ;
; 2.408 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.700      ;
; 2.772 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.064      ;
; 2.772 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.064      ;
; 2.772 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[8]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.064      ;
; 2.772 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.064      ;
; 2.772 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[6]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.064      ;
; 2.815 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.106      ;
; 2.815 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.106      ;
; 2.815 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.106      ;
; 2.890 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.182      ;
; 2.890 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.182      ;
; 2.928 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.220      ;
; 2.928 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Send                ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.220      ;
; 3.156 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[3]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.446      ;
; 3.156 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock             ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.446      ;
; 3.156 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.446      ;
; 3.156 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.446      ;
; 3.156 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.446      ;
; 3.156 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.446      ;
; 3.156 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.446      ;
; 3.156 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[0]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.446      ;
; 3.212 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.503      ;
; 3.212 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.503      ;
; 3.212 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock            ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.503      ;
; 3.212 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.503      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'                                                     ;
+--------+--------------+----------------+------------+-----------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                             ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------+-----------------------------------+------------+-----------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|IORQ_n              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|MREQ_n              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|RD_n                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[5]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[6]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[7]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ALU_Op_r[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ALU_Op_r[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ALU_Op_r[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ALU_Op_r[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[12]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[13]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[14]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[15]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Alternate    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Arith16_r    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Auto_Wait_t1 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Auto_Wait_t2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BTR_r        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Halt_FF      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|INT_s        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[5]        ;
+--------+--------------+----------------+------------+-----------------------------------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|clk7'                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|Border_n       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|CPUClk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|HSync_n        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|INT_n          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SLoad          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[3]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[4]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[5]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[6]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[7]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[8]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|rSpk           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[3]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[5]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[6]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[7]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[8]          ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|Border_n       ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|HSync_n        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|INT_n          ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[0]   ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[1]   ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[2]   ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[3]   ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[4]   ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[5]   ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[6]   ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[7]   ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[3]           ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[4]           ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[5]           ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[6]           ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[7]           ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[0]           ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[1]           ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[2]           ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[3]           ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[4]           ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[5]           ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[6]           ;
; 0.248  ; 0.468        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[7]           ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SLoad          ;
; 0.249  ; 0.469        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n      ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n    ;
; 0.251  ; 0.471        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n    ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|rSpk           ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|CPUClk         ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[6]          ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[7]          ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[8]          ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[3]          ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7]     ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1]     ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4]     ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0]     ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2]     ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3]     ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5]     ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6]     ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7]     ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0]     ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2]     ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3]     ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5]     ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6]     ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7]     ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1]     ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4]     ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[0]|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[2]|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[3]|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[5]|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[6]|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[7]|clk             ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[1]|clk             ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[4]|clk             ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n~clkctrl|inclk[0] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n|q                ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n~clkctrl|inclk[0] ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n~clkctrl|outclk   ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[1]|clk             ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[4]|clk             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[0]|clk             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[2]|clk             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[3]|clk             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[5]|clk             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[6]|clk             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[7]|clk             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]       ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]       ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]       ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]       ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]       ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]       ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]       ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]       ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]       ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]       ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]       ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]       ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]       ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]       ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]       ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]       ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]       ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[3]|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[0]|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[1]|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[4]|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[5]|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[6]|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[7]|clk               ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[2]|clk               ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n~clkctrl|inclk[0] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n|q                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n~clkctrl|outclk   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[2]|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[0]|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[1]|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[3]|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[4]|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[5]|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[6]|clk               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[7]|clk               ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7]     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0]     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1]     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2]     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3]     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4]     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5]     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6]     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7]     ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3]     ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0]     ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1]     ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2]     ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4]     ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5]     ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6]     ;
; 0.307  ; 0.495        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7]     ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[3]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[0]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[1]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[2]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[4]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[5]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[6]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[7]|clk             ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n~clkctrl|inclk[0] ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n|q                ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n~clkctrl|inclk[0] ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n~clkctrl|outclk   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[0]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[1]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[2]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[3]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[4]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[5]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[6]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[7]|clk             ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'                                                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4]  ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0]  ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1]  ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2]  ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3]  ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4]  ;
; 0.365  ; 0.553        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0]  ;
; 0.365  ; 0.553        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1]  ;
; 0.365  ; 0.553        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2]  ;
; 0.365  ; 0.553        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3]  ;
; 0.365  ; 0.553        ; 0.188          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4]  ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n~clkctrl|inclk[0] ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n~clkctrl|outclk   ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[0]|clk          ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[1]|clk          ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[2]|clk          ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[3]|clk          ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n|q                ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[0]|clk          ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[1]|clk          ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[2]|clk          ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[3]|clk          ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[4]|clk          ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n~clkctrl|inclk[0] ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[0]'                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------+
; 5.672 ; 5.892        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[2]   ;
; 5.673 ; 5.893        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[0]   ;
; 5.673 ; 5.893        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[1]   ;
; 5.673 ; 5.893        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[4]   ;
; 5.673 ; 5.893        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[5]   ;
; 5.673 ; 5.893        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[6]   ;
; 5.673 ; 5.893        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[7]   ;
; 5.675 ; 5.895        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[3]   ;
; 5.709 ; 5.897        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[0]       ;
; 5.709 ; 5.897        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[1]       ;
; 5.709 ; 5.897        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[2]       ;
; 5.712 ; 5.900        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[1]    ;
; 5.712 ; 5.900        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[7]    ;
; 5.712 ; 5.900        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[8]    ;
; 5.712 ; 5.900        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[4]       ;
; 5.713 ; 5.901        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|idle1         ;
; 5.713 ; 5.901        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_cmd[1]    ;
; 5.713 ; 5.901        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[2]      ;
; 5.713 ; 5.901        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|temp[0]       ;
; 5.722 ; 5.910        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[0]      ;
; 5.722 ; 5.910        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[3]      ;
; 5.722 ; 5.910        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[4]      ;
; 5.727 ; 5.915        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[3]       ;
; 5.727 ; 5.915        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[5]       ;
; 5.727 ; 5.915        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[6]       ;
; 5.727 ; 5.915        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[7]       ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[0]    ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[2]    ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[3]    ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[4]    ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[5]    ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[6]    ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[9]    ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[0]      ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[1]      ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[2]      ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_ba[0]     ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_ba[1]     ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_cmd[0]    ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_cmd[2]    ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[0]     ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[0]~en  ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[10]    ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[11]    ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[1]     ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[3]     ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[8]     ;
; 5.730 ; 5.918        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[9]     ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[10]~en ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[11]~en ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[12]~en ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[13]~en ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[14]~en ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[15]~en ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[1]~en  ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[2]~en  ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[3]~en  ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[4]~en  ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[5]~en  ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[6]~en  ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[7]~en  ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[8]~en  ;
; 5.731 ; 5.919        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[9]~en  ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[10]     ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[11]     ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[3]      ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[4]      ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[5]      ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[6]      ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[7]      ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[8]      ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[9]      ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dqmh      ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dqml      ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[1]      ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|temp[1]       ;
; 5.732 ; 5.920        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|temp[2]       ;
; 5.733 ; 5.921        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[12]    ;
; 5.733 ; 5.921        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[13]    ;
; 5.733 ; 5.921        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[14]    ;
; 5.733 ; 5.921        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[15]    ;
; 5.733 ; 5.921        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[2]     ;
; 5.733 ; 5.921        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[4]     ;
; 5.733 ; 5.921        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[5]     ;
; 5.733 ; 5.921        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[6]     ;
; 5.733 ; 5.921        ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[7]     ;
; 5.762 ; 5.982        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[12]    ;
; 5.762 ; 5.982        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[13]    ;
; 5.762 ; 5.982        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[14]    ;
; 5.762 ; 5.982        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[15]    ;
; 5.762 ; 5.982        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[2]     ;
; 5.762 ; 5.982        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[4]     ;
; 5.762 ; 5.982        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[5]     ;
; 5.762 ; 5.982        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[6]     ;
; 5.762 ; 5.982        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[7]     ;
; 5.763 ; 5.983        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[10]     ;
; 5.763 ; 5.983        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[11]     ;
; 5.763 ; 5.983        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[3]      ;
; 5.763 ; 5.983        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[4]      ;
; 5.763 ; 5.983        ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[5]      ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 10.351 ; 10.351       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.351 ; 10.351       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.351 ; 10.351       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.351 ; 10.351       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.351 ; 10.351       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.371 ; 10.371       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.394 ; 10.394       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.416 ; 10.416       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.417 ; 10.417       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.438 ; 10.438       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.462 ; 10.462       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.482 ; 10.482       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.482 ; 10.482       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.482 ; 10.482       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.482 ; 10.482       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.482 ; 10.482       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.833 ; 20.833       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 17.553 ; 17.773       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store                                   ;
; 17.579 ; 17.814       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ;
; 17.579 ; 17.814       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 17.580 ; 17.815       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 17.580 ; 17.815       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ;
; 17.580 ; 17.815       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_we_reg       ;
; 17.580 ; 17.815       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 17.580 ; 17.815       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_we_reg        ;
; 17.581 ; 17.801       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ;
; 17.581 ; 17.816       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 17.581 ; 17.816       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_we_reg        ;
; 17.581 ; 17.816       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 17.581 ; 17.816       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_we_reg        ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_we_reg        ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_address_reg0                ;
; 17.582 ; 17.817       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_re_reg                      ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_we_reg       ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_we_reg       ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_we_reg        ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_we_reg        ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_we_reg        ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[3]                                         ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ;
; 17.583 ; 17.818       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ;
; 17.584 ; 17.819       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ;
; 17.584 ; 17.819       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_we_reg        ;
; 17.584 ; 17.819       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 17.584 ; 17.819       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 17.584 ; 17.819       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[2]                                         ;
; 17.584 ; 17.819       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ;
; 17.584 ; 17.819       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ;
; 17.584 ; 17.819       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_address_reg0                ;
; 17.584 ; 17.819       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_re_reg                      ;
; 17.584 ; 17.819       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ;
; 17.584 ; 17.819       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[4]                                         ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[6]                                         ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[7]                                         ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_address_reg0                ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_re_reg                      ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_address_reg0                ;
; 17.585 ; 17.820       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_re_reg                      ;
; 17.586 ; 17.821       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ;
; 17.586 ; 17.821       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_address_reg0 ;
; 17.586 ; 17.821       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_we_reg       ;
; 17.586 ; 17.821       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 17.586 ; 17.821       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 17.586 ; 17.821       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_we_reg        ;
; 17.586 ; 17.821       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 17.586 ; 17.821       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_we_reg        ;
; 17.586 ; 17.821       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[1]                                         ;
; 17.586 ; 17.821       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[5]                                         ;
; 17.587 ; 17.822       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ;
; 17.587 ; 17.822       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_address_reg0 ;
; 17.587 ; 17.822       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_we_reg       ;
; 17.588 ; 17.823       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_address_reg0 ;
; 17.588 ; 17.823       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_we_reg       ;
; 17.588 ; 17.823       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 17.588 ; 17.823       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 17.588 ; 17.823       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 17.588 ; 17.823       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_address_reg0                ;
; 17.588 ; 17.823       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_re_reg                      ;
; 17.589 ; 17.824       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 17.589 ; 17.824       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[0]                                         ;
; 17.590 ; 17.825       ; 0.235          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 17.635 ; 17.870       ; 0.235          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 17.636 ; 17.871       ; 0.235          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 17.636 ; 17.871       ; 0.235          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 17.636 ; 17.871       ; 0.235          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[0]                                         ;
; 17.638 ; 17.873       ; 0.235          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_address_reg0 ;
; 17.638 ; 17.873       ; 0.235          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_we_reg       ;
; 17.638 ; 17.873       ; 0.235          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ;
; 17.638 ; 17.873       ; 0.235          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 17.638 ; 17.873       ; 0.235          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 17.638 ; 17.873       ; 0.235          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[1]                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; 35.431 ; 35.651       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                      ;
; 35.432 ; 35.652       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|DelayCounter[0]  ;
; 35.432 ; 35.652       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|DelayCounter[1]  ;
; 35.432 ; 35.652       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|DelayCounter[2]  ;
; 35.432 ; 35.652       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|DelayCounter[3]  ;
; 35.432 ; 35.652       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|DelayCounter[4]  ;
; 35.432 ; 35.652       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|Internal         ;
; 35.432 ; 35.652       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|Output           ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock                              ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady                             ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[0]                            ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]                            ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]                            ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[3]                            ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]                            ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]                           ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]                           ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]                           ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[6]                           ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[8]                           ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock                            ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break                           ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck                        ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended                        ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak                   ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs                            ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck                        ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                           ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT                      ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[0]                                 ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[1]                                 ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[2]                                 ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[3]                                 ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[4]                                 ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[5]                                 ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[6]                                 ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[7]                                 ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DReady                                  ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[0]                             ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[1]                             ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[2]                             ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[3]                             ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[4]                             ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]                             ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[6]                             ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]                             ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataReady                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[0] ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[1] ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[2] ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[3] ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[4] ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|Internal        ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|Output          ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Busy                                 ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2ClockOut                             ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Clock_Z                              ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Data_Z                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.CheckAck                          ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.Idle                              ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.InhibitComunication               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.RequestToSend                     ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.SendData                          ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.WaitRiseClock                     ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[4][0]                                                                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[4][2]                                                                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[4][3]                                                                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[5][0]                                                                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[5][2]                                                                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[5][3]                                                                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[6][0]                                                                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[6][2]                                                                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[6][3]                                                                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[7][0]                                                                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[7][2]                                                                               ;
; 35.433 ; 35.653       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[7][3]                                                                               ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                           ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                           ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                           ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                           ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Send                                  ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd                        ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[0]                             ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[1]                             ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[2]                             ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[3]                             ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[0]                             ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[1]                             ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[2]                             ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[3]                             ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|CountOnes                               ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2ClockPrevious                        ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2DataOut                              ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error                                ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.ReceiveData                       ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[0]                          ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[10]                         ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[11]                         ;
; 35.434 ; 35.654       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[12]                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                     ;
+---------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+---------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 71.205  ; 71.393       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[0]                                            ;
; 71.205  ; 71.393       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[1]                                            ;
; 71.205  ; 71.393       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[2]                                            ;
; 71.205  ; 71.393       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[3]                                            ;
; 71.205  ; 71.393       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[4]                                            ;
; 71.205  ; 71.393       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[5]                                            ;
; 71.205  ; 71.393       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[6]                                            ;
; 71.205  ; 71.393       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[7]                                            ;
; 71.205  ; 71.393       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[8]                                            ;
; 71.205  ; 71.393       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[9]                                            ;
; 71.208  ; 71.396       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[0]                                             ;
; 71.208  ; 71.396       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[1]                                             ;
; 71.208  ; 71.396       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[2]                                             ;
; 71.208  ; 71.396       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[3]                                             ;
; 71.208  ; 71.396       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[4]                                             ;
; 71.208  ; 71.396       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[5]                                             ;
; 71.208  ; 71.396       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[6]                                             ;
; 71.208  ; 71.396       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[7]                                             ;
; 71.208  ; 71.396       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[8]                                             ;
; 71.208  ; 71.396       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[9]                                             ;
; 71.208  ; 71.396       ; 0.188          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|ihsync_last                                          ;
; 71.237  ; 71.457       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[0]                                             ;
; 71.237  ; 71.457       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[1]                                             ;
; 71.237  ; 71.457       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[2]                                             ;
; 71.237  ; 71.457       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[3]                                             ;
; 71.237  ; 71.457       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[4]                                             ;
; 71.237  ; 71.457       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[5]                                             ;
; 71.237  ; 71.457       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[6]                                             ;
; 71.237  ; 71.457       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[7]                                             ;
; 71.237  ; 71.457       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[8]                                             ;
; 71.237  ; 71.457       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[9]                                             ;
; 71.237  ; 71.457       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|ihsync_last                                          ;
; 71.239  ; 71.459       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[0]                                            ;
; 71.239  ; 71.459       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[1]                                            ;
; 71.239  ; 71.459       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[2]                                            ;
; 71.239  ; 71.459       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[3]                                            ;
; 71.239  ; 71.459       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[4]                                            ;
; 71.239  ; 71.459       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[5]                                            ;
; 71.239  ; 71.459       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[6]                                            ;
; 71.239  ; 71.459       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[7]                                            ;
; 71.239  ; 71.459       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[8]                                            ;
; 71.239  ; 71.459       ; 0.220          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[9]                                            ;
; 71.394  ; 71.394       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 71.394  ; 71.394       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 71.414  ; 71.414       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[0]|clk                                                     ;
; 71.414  ; 71.414       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[1]|clk                                                     ;
; 71.414  ; 71.414       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[2]|clk                                                     ;
; 71.414  ; 71.414       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[3]|clk                                                     ;
; 71.414  ; 71.414       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[4]|clk                                                     ;
; 71.414  ; 71.414       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[5]|clk                                                     ;
; 71.414  ; 71.414       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[6]|clk                                                     ;
; 71.414  ; 71.414       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[7]|clk                                                     ;
; 71.414  ; 71.414       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[8]|clk                                                     ;
; 71.414  ; 71.414       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[9]|clk                                                     ;
; 71.417  ; 71.417       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[0]|clk                                                      ;
; 71.417  ; 71.417       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[1]|clk                                                      ;
; 71.417  ; 71.417       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[2]|clk                                                      ;
; 71.417  ; 71.417       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[3]|clk                                                      ;
; 71.417  ; 71.417       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[4]|clk                                                      ;
; 71.417  ; 71.417       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[5]|clk                                                      ;
; 71.417  ; 71.417       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[6]|clk                                                      ;
; 71.417  ; 71.417       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[7]|clk                                                      ;
; 71.417  ; 71.417       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[8]|clk                                                      ;
; 71.417  ; 71.417       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[9]|clk                                                      ;
; 71.417  ; 71.417       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|ihsync_last|clk                                                   ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[0]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[1]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[2]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[3]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[4]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[5]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[6]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[7]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[8]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[9]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|ihsync_last|clk                                                   ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[0]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[1]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[2]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[3]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[4]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[5]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[6]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[7]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[8]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[9]|clk                                                     ;
; 71.458  ; 71.458       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 71.458  ; 71.458       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[0]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[1]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[2]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[3]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[4]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[5]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[6]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[7]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[8]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[9]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[0]                                            ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[1]                                            ;
+---------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 5.788 ; 6.049 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 5.203 ; 5.420 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 4.965 ; 5.217 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 5.255 ; 5.516 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 5.565 ; 5.782 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 5.535 ; 5.835 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 5.229 ; 5.501 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 5.596 ; 5.884 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 5.788 ; 6.049 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 4.749 ; 4.986 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 5.168 ; 5.403 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 4.882 ; 5.161 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 5.307 ; 5.538 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 5.527 ; 5.788 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 5.452 ; 5.722 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 5.657 ; 5.978 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 5.430 ; 5.732 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 6.540 ; 6.769 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 6.500 ; 6.605 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; -3.949 ; -4.165 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; -4.325 ; -4.497 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; -4.158 ; -4.387 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; -4.402 ; -4.619 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; -4.700 ; -4.874 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; -4.623 ; -4.884 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; -4.332 ; -4.563 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; -4.700 ; -4.943 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; -4.861 ; -5.089 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; -3.949 ; -4.165 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; -4.351 ; -4.565 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; -4.077 ; -4.333 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; -4.462 ; -4.664 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; -4.632 ; -4.866 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; -4.558 ; -4.792 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; -4.818 ; -5.116 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; -4.539 ; -4.812 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; -3.876 ; -4.055 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; -3.959 ; -4.117 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; SDRAM_CLK     ; CLK                             ; 3.294 ;       ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_A[*]    ; CLK                             ; 6.878 ; 6.868 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLK                             ; 5.566 ; 5.406 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLK                             ; 6.585 ; 6.579 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLK                             ; 5.082 ; 4.942 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLK                             ; 5.310 ; 5.198 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLK                             ; 5.844 ; 5.616 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLK                             ; 5.646 ; 5.489 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLK                             ; 5.336 ; 5.218 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLK                             ; 6.082 ; 5.880 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLK                             ; 6.064 ; 5.861 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLK                             ; 5.054 ; 4.985 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLK                             ; 5.720 ; 5.571 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLK                             ; 5.424 ; 5.314 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLK                             ; 6.878 ; 6.868 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLK                             ; 5.610 ; 5.469 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]  ; CLK                             ; 5.134 ; 5.010 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLK                             ; 5.610 ; 5.469 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N   ; CLK                             ; 6.070 ; 5.940 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLK                             ;       ; 3.184 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLK                             ; 7.481 ; 7.478 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK                             ; 6.348 ; 6.289 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK                             ; 6.680 ; 6.524 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK                             ; 5.298 ; 5.204 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK                             ; 7.481 ; 7.478 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK                             ; 4.931 ; 4.889 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK                             ; 5.299 ; 5.211 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK                             ; 5.382 ; 5.302 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK                             ; 6.584 ; 6.290 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK                             ; 5.564 ; 5.403 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK                             ; 5.279 ; 5.170 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK                             ; 6.205 ; 5.965 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK                             ; 5.963 ; 5.787 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK                             ; 5.572 ; 5.396 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK                             ; 5.577 ; 5.393 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK                             ; 5.639 ; 5.513 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK                             ; 5.679 ; 5.566 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLK                             ; 5.336 ; 5.215 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLK                             ; 6.894 ; 6.631 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N   ; CLK                             ; 7.914 ; 7.842 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N    ; CLK                             ; 6.828 ; 6.657 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK                             ; 5.171 ; 5.303 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK                             ; 5.155 ; 5.260 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_B[*]      ; CLK                             ; 7.475 ; 7.356 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[2]     ; CLK                             ; 7.475 ; 7.356 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[3]     ; CLK                             ; 7.038 ; 6.777 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[4]     ; CLK                             ; 6.354 ; 6.103 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_G[*]      ; CLK                             ; 7.555 ; 7.447 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[3]     ; CLK                             ; 6.095 ; 5.915 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[4]     ; CLK                             ; 7.073 ; 6.797 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[5]     ; CLK                             ; 7.555 ; 7.447 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_HS        ; CLK                             ; 5.190 ; 5.066 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_R[*]      ; CLK                             ; 8.400 ; 8.147 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[2]     ; CLK                             ; 6.924 ; 6.673 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[3]     ; CLK                             ; 8.400 ; 8.147 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[4]     ; CLK                             ; 6.924 ; 6.673 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_VS        ; CLK                             ; 5.096 ; 5.030 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; BUZZER        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 7.696 ; 7.513 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|clk7                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; SDRAM_CLK     ; CLK                             ; 2.797 ;       ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_A[*]    ; CLK                             ; 4.474 ; 4.360 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLK                             ; 4.961 ; 4.805 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLK                             ; 5.997 ; 5.994 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLK                             ; 4.496 ; 4.360 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLK                             ; 4.718 ; 4.610 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLK                             ; 5.232 ; 5.012 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLK                             ; 5.042 ; 4.890 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLK                             ; 4.745 ; 4.630 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLK                             ; 5.461 ; 5.265 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLK                             ; 5.443 ; 5.247 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLK                             ; 4.474 ; 4.406 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLK                             ; 5.108 ; 4.964 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLK                             ; 4.830 ; 4.722 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLK                             ; 6.283 ; 6.276 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLK                             ; 4.546 ; 4.425 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]  ; CLK                             ; 4.546 ; 4.425 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLK                             ; 5.003 ; 4.866 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N   ; CLK                             ; 5.450 ; 5.323 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLK                             ;       ; 2.690 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLK                             ; 4.351 ; 4.309 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK                             ; 5.714 ; 5.657 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK                             ; 6.033 ; 5.882 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK                             ; 4.703 ; 4.611 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK                             ; 6.857 ; 6.857 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK                             ; 4.351 ; 4.309 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK                             ; 4.704 ; 4.619 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK                             ; 4.790 ; 4.710 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK                             ; 5.944 ; 5.660 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK                             ; 4.964 ; 4.808 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK                             ; 4.690 ; 4.583 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK                             ; 5.579 ; 5.346 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK                             ; 5.347 ; 5.176 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK                             ; 4.972 ; 4.801 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK                             ; 4.977 ; 4.798 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK                             ; 5.036 ; 4.914 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK                             ; 5.075 ; 4.964 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLK                             ; 4.745 ; 4.626 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLK                             ; 6.241 ; 5.986 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N   ; CLK                             ; 7.279 ; 7.211 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N    ; CLK                             ; 6.178 ; 6.012 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK                             ; 4.584 ; 4.711 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK                             ; 4.568 ; 4.670 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_B[*]      ; CLK                             ; 5.745 ; 5.502 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[2]     ; CLK                             ; 6.874 ; 6.762 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[3]     ; CLK                             ; 6.090 ; 5.845 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[4]     ; CLK                             ; 5.745 ; 5.502 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_G[*]      ; CLK                             ; 5.496 ; 5.322 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[3]     ; CLK                             ; 5.496 ; 5.322 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[4]     ; CLK                             ; 6.161 ; 5.891 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[5]     ; CLK                             ; 6.956 ; 6.855 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_HS        ; CLK                             ; 4.599 ; 4.479 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_R[*]      ; CLK                             ; 6.292 ; 6.050 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[2]     ; CLK                             ; 6.292 ; 6.050 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[3]     ; CLK                             ; 7.359 ; 7.123 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[4]     ; CLK                             ; 6.292 ; 6.050 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_VS        ; CLK                             ; 4.512 ; 4.448 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; BUZZER        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 7.397 ; 7.221 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|clk7                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 4.649 ; 4.535 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 5.848 ; 5.771 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 5.375 ; 5.298 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 5.223 ; 5.125 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 6.712 ; 6.714 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 5.471 ; 5.373 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 5.419 ; 5.321 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 5.301 ; 5.187 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 5.567 ; 5.453 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 5.474 ; 5.360 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 5.396 ; 5.282 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 5.439 ; 5.325 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 5.072 ; 4.958 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 5.066 ; 4.952 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 5.008 ; 4.894 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 4.670 ; 4.556 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 4.649 ; 4.535 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 5.354 ; 5.277 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 4.996 ; 4.919 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                              ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 4.059 ; 3.945 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 5.249 ; 5.172 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 4.795 ; 4.718 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 4.646 ; 4.548 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 6.133 ; 6.135 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 4.884 ; 4.786 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 4.834 ; 4.736 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 4.685 ; 4.571 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 4.940 ; 4.826 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 4.851 ; 4.737 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 4.777 ; 4.663 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 4.818 ; 4.704 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 4.465 ; 4.351 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 4.459 ; 4.345 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 4.404 ; 4.290 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 4.079 ; 3.965 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 4.059 ; 3.945 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 4.774 ; 4.697 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 4.430 ; 4.353 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                             ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 4.505     ; 4.619     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 5.665     ; 5.742     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 5.264     ; 5.341     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 5.040     ; 5.138     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 6.630     ; 6.628     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 5.216     ; 5.314     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 5.183     ; 5.281     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 5.091     ; 5.205     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 5.275     ; 5.389     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 5.317     ; 5.431     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 5.172     ; 5.286     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 5.216     ; 5.330     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 4.885     ; 4.999     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 4.893     ; 5.007     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 4.837     ; 4.951     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 4.528     ; 4.642     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 4.505     ; 4.619     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 5.172     ; 5.249     ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 4.858     ; 4.935     ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                     ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 3.916     ; 4.030     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 5.071     ; 5.148     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 4.686     ; 4.763     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 4.466     ; 4.564     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 6.054     ; 6.052     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 4.635     ; 4.733     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 4.603     ; 4.701     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 4.479     ; 4.593     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 4.656     ; 4.770     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 4.696     ; 4.810     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 4.556     ; 4.670     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 4.599     ; 4.713     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 4.281     ; 4.395     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 4.289     ; 4.403     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 4.235     ; 4.349     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 3.939     ; 4.053     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 3.916     ; 4.030     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 4.597     ; 4.674     ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 4.294     ; 4.371     ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                           ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; 70.5 MHz   ; 70.5 MHz        ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ;                                                ;
; 104.34 MHz ; 104.34 MHz      ; U0|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 114.98 MHz ; 114.98 MHz      ; U0|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 142.65 MHz ; 142.65 MHz      ; ula_top:U2|ula:ins_ula_cmp|clk7                ;                                                ;
; 240.5 MHz  ; 240.5 MHz       ; U0|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 261.64 MHz ; 238.04 MHz      ; U0|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
; 535.91 MHz ; 402.09 MHz      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; -13.185 ; -3551.229     ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; -7.205  ; -539.902      ;
; U0|altpll_component|auto_generated|pll1|clk[0] ; -6.886  ; -266.158      ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; -5.229  ; -106.799      ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; -5.222  ; -40.304       ;
; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; -4.717  ; -33.261       ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; -4.049  ; -43.869       ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; -3.072  ; -127.451      ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; -1.363  ; -9.183        ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; -0.866  ; -2.639        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; -1.252 ; -8.117        ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; -0.924 ; -1.260        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; -0.364 ; -0.558        ;
; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.389  ; 0.000         ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; 0.417  ; 0.000         ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; 0.578  ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.695  ; 0.000         ;
; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; 1.154  ; 0.000         ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; 1.624  ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; 1.995  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U0|altpll_component|auto_generated|pll1|clk[2] ; 67.698 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U0|altpll_component|auto_generated|pll1|clk[2] ; 2.162 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; -1.487 ; -527.885      ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; -1.487 ; -81.785       ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; -1.487 ; -11.896       ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; -1.487 ; -11.896       ;
; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; -1.487 ; -11.896       ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; -1.487 ; -7.435        ;
; U0|altpll_component|auto_generated|pll1|clk[0] ; 5.666  ; 0.000         ;
; CLK                                            ; 10.360 ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; 17.531 ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; 35.430 ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; 71.191 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'                                                                                                                               ;
+---------+--------------------------+-----------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack   ; From Node                ; To Node                                 ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------+-----------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -13.185 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.380      ; 14.567     ;
; -13.145 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.357      ; 14.504     ;
; -13.144 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.339      ; 14.485     ;
; -13.105 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.432      ; 14.539     ;
; -13.103 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 14.504     ;
; -13.099 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.385      ; 14.486     ;
; -13.067 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.380      ; 14.449     ;
; -13.050 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.380      ; 14.432     ;
; -13.043 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.337      ; 14.382     ;
; -13.028 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.380      ; 14.410     ;
; -13.027 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.357      ; 14.386     ;
; -13.026 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.339      ; 14.367     ;
; -13.010 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.357      ; 14.369     ;
; -13.009 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.339      ; 14.350     ;
; -12.988 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.357      ; 14.347     ;
; -12.987 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.432      ; 14.421     ;
; -12.987 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.339      ; 14.328     ;
; -12.985 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 14.386     ;
; -12.981 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.385      ; 14.368     ;
; -12.970 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.432      ; 14.404     ;
; -12.969 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.378      ; 14.349     ;
; -12.968 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 14.369     ;
; -12.964 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.385      ; 14.351     ;
; -12.948 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.432      ; 14.382     ;
; -12.946 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 14.347     ;
; -12.942 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.385      ; 14.329     ;
; -12.934 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.391      ; 14.327     ;
; -12.925 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.337      ; 14.264     ;
; -12.922 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.417      ; 14.341     ;
; -12.908 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.337      ; 14.247     ;
; -12.897 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.402      ; 14.301     ;
; -12.894 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.368      ; 14.264     ;
; -12.893 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.350      ; 14.245     ;
; -12.891 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.335      ; 14.228     ;
; -12.886 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.337      ; 14.225     ;
; -12.877 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.426      ; 14.305     ;
; -12.855 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|IncDecZ                  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.414      ; 14.271     ;
; -12.854 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.443      ; 14.299     ;
; -12.852 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.405      ; 14.259     ;
; -12.852 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.410      ; 14.264     ;
; -12.851 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.378      ; 14.231     ;
; -12.848 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.396      ; 14.246     ;
; -12.843 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.383      ; 14.228     ;
; -12.840 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.380      ; 14.222     ;
; -12.839 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.335      ; 14.176     ;
; -12.834 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.378      ; 14.214     ;
; -12.830 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.391      ; 14.223     ;
; -12.812 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.378      ; 14.192     ;
; -12.806 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.386      ; 14.194     ;
; -12.805 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.380      ; 14.187     ;
; -12.804 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[1][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.356      ; 14.162     ;
; -12.804 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.417      ; 14.223     ;
; -12.800 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.357      ; 14.159     ;
; -12.799 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.339      ; 14.140     ;
; -12.795 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[2][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.397      ; 14.194     ;
; -12.792 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.432      ; 14.226     ;
; -12.792 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.348      ; 14.142     ;
; -12.790 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.350      ; 14.142     ;
; -12.787 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.417      ; 14.206     ;
; -12.783 ; T80s:U1|T80:u0|MCycle[2] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.392      ; 14.177     ;
; -12.779 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.402      ; 14.183     ;
; -12.773 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.335      ; 14.110     ;
; -12.765 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.417      ; 14.184     ;
; -12.762 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.402      ; 14.166     ;
; -12.760 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.432      ; 14.194     ;
; -12.759 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.426      ; 14.187     ;
; -12.758 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.399      ; 14.159     ;
; -12.757 ; T80s:U1|T80:u0|IR[3]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.391      ; 14.150     ;
; -12.756 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.335      ; 14.093     ;
; -12.754 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.385      ; 14.141     ;
; -12.748 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.405      ; 14.155     ;
; -12.746 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[6][6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.391      ; 14.139     ;
; -12.743 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.380      ; 14.125     ;
; -12.743 ; T80s:U1|T80:u0|MCycle[2] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.369      ; 14.114     ;
; -12.742 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.426      ; 14.170     ;
; -12.742 ; T80s:U1|T80:u0|MCycle[2] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.351      ; 14.095     ;
; -12.741 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.386      ; 14.129     ;
; -12.740 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.402      ; 14.144     ;
; -12.737 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|IncDecZ                  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.414      ; 14.153     ;
; -12.734 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.405      ; 14.141     ;
; -12.734 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.335      ; 14.071     ;
; -12.725 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.383      ; 14.110     ;
; -12.721 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.335      ; 14.058     ;
; -12.720 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.426      ; 14.148     ;
; -12.720 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|IncDecZ                  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.414      ; 14.136     ;
; -12.720 ; T80s:U1|T80:u0|F[7]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.380      ; 14.102     ;
; -12.718 ; T80s:U1|T80:u0|IR[2]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.389      ; 14.109     ;
; -12.717 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.405      ; 14.124     ;
; -12.717 ; T80s:U1|T80:u0|IR[3]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.368      ; 14.087     ;
; -12.717 ; T80s:U1|T80:u0|F[6]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.380      ; 14.099     ;
; -12.716 ; T80s:U1|T80:u0|IR[3]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.350      ; 14.068     ;
; -12.712 ; T80s:U1|T80:u0|IR[5]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.391      ; 14.105     ;
; -12.708 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.383      ; 14.093     ;
; -12.704 ; T80s:U1|T80:u0|IR[4]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.335      ; 14.041     ;
; -12.704 ; T80s:U1|T80:u0|IR[1]     ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.379      ; 14.085     ;
; -12.703 ; T80s:U1|T80:u0|MCycle[2] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.444      ; 14.149     ;
; -12.701 ; T80s:U1|T80:u0|MCycle[2] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.411      ; 14.114     ;
; -12.698 ; T80s:U1|T80:u0|F[0]      ; T80s:U1|T80:u0|IncDecZ                  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.414      ; 14.114     ;
; -12.698 ; T80s:U1|T80:u0|F[2]      ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.337      ; 14.037     ;
; -12.697 ; T80s:U1|T80:u0|MCycle[2] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.397      ; 14.096     ;
+---------+--------------------------+-----------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                       ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                                                                              ; Launch Clock                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+
; -7.205 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.575     ; 4.610      ;
; -7.203 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.575     ; 4.608      ;
; -7.201 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.600      ;
; -7.198 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.580     ; 4.598      ;
; -7.198 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.580     ; 4.598      ;
; -7.183 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.582      ;
; -7.183 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.582      ;
; -7.176 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.571     ; 4.585      ;
; -7.174 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.571     ; 4.583      ;
; -7.168 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.567      ;
; -7.155 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.577     ; 4.558      ;
; -7.121 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.577     ; 4.524      ;
; -7.117 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.577     ; 4.520      ;
; -7.115 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.577     ; 4.518      ;
; -7.111 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.510      ;
; -7.111 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.510      ;
; -7.096 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.582     ; 4.494      ;
; -7.096 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.582     ; 4.494      ;
; -7.074 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.473      ;
; -7.072 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.471      ;
; -7.060 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.582     ; 4.458      ;
; -7.043 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.582     ; 4.441      ;
; -7.043 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.582     ; 4.441      ;
; -7.028 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.583     ; 4.425      ;
; -7.028 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.583     ; 4.425      ;
; -7.011 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.577     ; 4.414      ;
; -7.009 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.577     ; 4.412      ;
; -6.962 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.602     ; 4.340      ;
; -6.960 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.602     ; 4.338      ;
; -6.959 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.579     ; 4.360      ;
; -6.959 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.579     ; 4.360      ;
; -6.949 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.578     ; 4.351      ;
; -6.928 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.571     ; 4.337      ;
; -6.926 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.571     ; 4.335      ;
; -6.918 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.575     ; 4.323      ;
; -6.916 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.575     ; 4.321      ;
; -6.907 ; T80s:U1|T80:u0|A[9]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.578     ; 4.309      ;
; -6.905 ; T80s:U1|T80:u0|A[9]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.578     ; 4.307      ;
; -6.899 ; T80s:U1|T80:u0|A[8]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.591     ; 4.288      ;
; -6.897 ; T80s:U1|T80:u0|A[8]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.591     ; 4.286      ;
; -6.881 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.599     ; 4.262      ;
; -6.879 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.580     ; 4.279      ;
; -6.879 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.580     ; 4.279      ;
; -6.872 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.580     ; 4.272      ;
; -6.872 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.580     ; 4.272      ;
; -6.869 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.602     ; 4.247      ;
; -6.868 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.599     ; 4.249      ;
; -6.862 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.594     ; 4.248      ;
; -6.860 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.594     ; 4.246      ;
; -6.853 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.604     ; 4.229      ;
; -6.851 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.604     ; 4.227      ;
; -6.845 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.585     ; 4.240      ;
; -6.844 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.243      ;
; -6.842 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.241      ;
; -6.839 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.580     ; 4.239      ;
; -6.839 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.580     ; 4.239      ;
; -6.839 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.602     ; 4.217      ;
; -6.824 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.223      ;
; -6.824 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.223      ;
; -6.819 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.578     ; 4.221      ;
; -6.819 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.578     ; 4.221      ;
; -6.813 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.598     ; 4.195      ;
; -6.811 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.598     ; 4.193      ;
; -6.804 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.203      ;
; -6.804 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.203      ;
; -6.804 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.579     ; 4.205      ;
; -6.804 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.579     ; 4.205      ;
; -6.802 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.603     ; 4.179      ;
; -6.800 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.603     ; 4.177      ;
; -6.796 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.591     ; 4.185      ;
; -6.796 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.591     ; 4.185      ;
; -6.792 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.191      ;
; -6.792 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.191      ;
; -6.791 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.595     ; 4.176      ;
; -6.788 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_we_reg       ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.600     ; 4.168      ;
; -6.782 ; T80s:U1|T80:u0|A[5]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.181      ;
; -6.781 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.599     ; 4.162      ;
; -6.781 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.592     ; 4.169      ;
; -6.781 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.592     ; 4.169      ;
; -6.780 ; T80s:U1|T80:u0|A[5]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.581     ; 4.179      ;
; -6.774 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_we_reg       ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.586     ; 4.168      ;
; -6.772 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.604     ; 4.148      ;
; -6.768 ; T80s:U1|T80:u0|A[15] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.584     ; 4.164      ;
; -6.762 ; T80s:U1|RD_n         ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.583     ; 4.159      ;
; -6.760 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.579     ; 4.161      ;
; -6.760 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.579     ; 4.161      ;
; -6.756 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_we_reg       ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.587     ; 4.149      ;
; -6.745 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.580     ; 4.145      ;
; -6.745 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.580     ; 4.145      ;
; -6.738 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_we_reg       ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.603     ; 4.115      ;
; -6.734 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_we_reg       ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.605     ; 4.109      ;
; -6.724 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.582     ; 4.122      ;
; -6.724 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.582     ; 4.122      ;
; -6.682 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.586     ; 4.076      ;
; -6.675 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.592     ; 4.063      ;
; -6.673 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.592     ; 4.061      ;
; -6.667 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.593     ; 4.054      ;
; -6.665 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.593     ; 4.052      ;
; -6.660 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.592     ; 4.048      ;
; -6.658 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -2.592     ; 4.046      ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+--------+----------------------+-------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                       ; Launch Clock                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+
; -6.886 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[9]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.853      ;
; -6.823 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.794      ;
; -6.823 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.794      ;
; -6.823 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.794      ;
; -6.777 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[9]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.744      ;
; -6.756 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_ba[0]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.980     ; 3.726      ;
; -6.756 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_ba[1]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.980     ; 3.726      ;
; -6.744 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[9]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.984     ; 3.710      ;
; -6.715 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_ba[0]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.686      ;
; -6.715 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_ba[1]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.686      ;
; -6.714 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.685      ;
; -6.714 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.685      ;
; -6.714 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.685      ;
; -6.694 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_ba[0]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.665      ;
; -6.694 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_ba[1]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.665      ;
; -6.693 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[9]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.660      ;
; -6.681 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.980     ; 3.651      ;
; -6.681 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.980     ; 3.651      ;
; -6.681 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.980     ; 3.651      ;
; -6.630 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.601      ;
; -6.630 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.601      ;
; -6.630 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.601      ;
; -6.501 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_ba[0]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.472      ;
; -6.501 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_ba[1]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.979     ; 3.472      ;
; -6.469 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[3]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.583     ; 3.836      ;
; -6.469 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[5]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.583     ; 3.836      ;
; -6.469 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[6]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.583     ; 3.836      ;
; -6.469 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[7]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.583     ; 3.836      ;
; -6.446 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[4]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.604     ; 3.792      ;
; -6.356 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[3]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.584     ; 3.722      ;
; -6.356 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[5]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.584     ; 3.722      ;
; -6.356 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[6]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.584     ; 3.722      ;
; -6.356 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[7]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.584     ; 3.722      ;
; -6.333 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|data[4]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.605     ; 3.678      ;
; -6.319 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|state[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.286      ;
; -6.298 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_cmd[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.263      ;
; -6.277 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[10]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.244      ;
; -6.277 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[11]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.244      ;
; -6.277 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.244      ;
; -6.277 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.244      ;
; -6.277 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[5]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.244      ;
; -6.277 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[6]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.244      ;
; -6.277 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[7]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.244      ;
; -6.277 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|sdr_a[8]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.244      ;
; -6.266 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|state[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.590     ; 3.626      ;
; -6.239 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|data[3]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.583     ; 3.606      ;
; -6.239 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|data[5]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.583     ; 3.606      ;
; -6.239 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|data[6]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.583     ; 3.606      ;
; -6.239 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|data[7]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.583     ; 3.606      ;
; -6.220 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|state[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.564     ; 3.606      ;
; -6.218 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[10]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.984     ; 3.184      ;
; -6.218 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[11]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.984     ; 3.184      ;
; -6.218 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.984     ; 3.184      ;
; -6.218 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.984     ; 3.184      ;
; -6.218 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[5]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.984     ; 3.184      ;
; -6.218 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[6]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.984     ; 3.184      ;
; -6.218 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[7]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.984     ; 3.184      ;
; -6.218 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_a[8]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.984     ; 3.184      ;
; -6.216 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|data[4]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.604     ; 3.562      ;
; -6.215 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|state[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.984     ; 3.181      ;
; -6.207 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|state[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.564     ; 3.593      ;
; -6.206 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|state[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.564     ; 3.592      ;
; -6.194 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|sdr_cmd[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.986     ; 3.158      ;
; -6.177 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[10]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.144      ;
; -6.177 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[11]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.144      ;
; -6.177 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.144      ;
; -6.177 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.144      ;
; -6.177 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[5]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.144      ;
; -6.177 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[6]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.144      ;
; -6.177 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[7]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.144      ;
; -6.177 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_a[8]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.144      ;
; -6.171 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[0]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.617     ; 3.504      ;
; -6.171 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[1]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.617     ; 3.504      ;
; -6.171 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|data[2]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.617     ; 3.504      ;
; -6.162 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|state[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.591     ; 3.521      ;
; -6.141 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|state[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.108      ;
; -6.120 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|sdr_cmd[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.085      ;
; -6.116 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|state[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.565     ; 3.501      ;
; -6.103 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|state[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.565     ; 3.488      ;
; -6.102 ; T80s:U1|T80:u0|A[15] ; ram:U3|sdram:U_SDR|state[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.565     ; 3.487      ;
; -6.088 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|state[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.590     ; 3.448      ;
; -6.084 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[10]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.051      ;
; -6.084 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[11]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.051      ;
; -6.084 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.051      ;
; -6.084 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.051      ;
; -6.084 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[5]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.051      ;
; -6.084 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[6]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.051      ;
; -6.084 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[7]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.051      ;
; -6.084 ; T80s:U1|RD_n         ; ram:U3|sdram:U_SDR|sdr_a[8]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.983     ; 3.051      ;
; -6.081 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|address[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.046      ;
; -6.081 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|address[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.046      ;
; -6.081 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|address[3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.046      ;
; -6.081 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|address[4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.046      ;
; -6.081 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|address[5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.046      ;
; -6.081 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|address[6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.046      ;
; -6.081 ; T80s:U1|MREQ_n       ; ram:U3|sdram:U_SDR|address[9] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.046      ;
; -6.078 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|address[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.043      ;
; -6.078 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|address[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.043      ;
; -6.078 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|address[3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.043      ;
; -6.078 ; T80s:U1|WR_n         ; ram:U3|sdram:U_SDR|address[4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -2.985     ; 3.043      ;
+--------+----------------------+-------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -5.229 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 3.077      ;
; -5.229 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 3.077      ;
; -5.229 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 3.077      ;
; -5.229 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 3.077      ;
; -5.229 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 3.077      ;
; -5.229 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 3.077      ;
; -5.229 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 3.077      ;
; -5.229 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 3.077      ;
; -5.229 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 3.077      ;
; -5.229 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 3.077      ;
; -5.041 ; ula_top:U2|ula:ins_ula_cmp|HBlank_n                                        ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.736     ; 3.285      ;
; -4.605 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4]                                     ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.389     ; 2.196      ;
; -4.472 ; ula_top:U2|ula:ins_ula_cmp|SRegister[7]                                    ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.735     ; 2.717      ;
; -4.424 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 2.272      ;
; -4.424 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 2.272      ;
; -4.424 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 2.272      ;
; -4.424 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 2.272      ;
; -4.424 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 2.272      ;
; -4.424 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 2.272      ;
; -4.424 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 2.272      ;
; -4.424 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 2.272      ;
; -4.424 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 2.272      ;
; -4.424 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 2.272      ;
; -4.070 ; ula_top:U2|ula:ins_ula_cmp|VBlank_n                                        ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.736     ; 2.314      ;
; -4.015 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.719     ; 2.276      ;
; -3.855 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.719     ; 2.116      ;
; -3.821 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.718     ; 2.083      ;
; -3.808 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.718     ; 2.070      ;
; -3.562 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|\p_out_ctrs:trigger                                                                                          ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -2.095     ; 1.410      ;
; -3.457 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.719     ; 1.718      ;
; -3.266 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.719     ; 1.527      ;
; -3.089 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.719     ; 1.350      ;
; -3.086 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.719     ; 1.347      ;
; -1.828 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|\p_out_ctrs:trigger                                                                                          ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 2.104      ;
; -1.748 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 2.024      ;
; -1.748 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 2.024      ;
; -1.748 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 2.024      ;
; -1.748 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 2.024      ;
; -1.748 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 2.024      ;
; -1.748 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 2.024      ;
; -1.748 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 2.024      ;
; -1.748 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 2.024      ;
; -1.748 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 2.024      ;
; -1.748 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 2.024      ;
; -1.707 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.983      ;
; -1.707 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.983      ;
; -1.707 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.983      ;
; -1.707 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.983      ;
; -1.707 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.983      ;
; -1.707 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.983      ;
; -1.707 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.983      ;
; -1.707 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.983      ;
; -1.707 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.983      ;
; -1.707 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.983      ;
; -1.611 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|\p_out_ctrs:trigger                                                                                          ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.887      ;
; -1.578 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.854      ;
; -1.578 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.854      ;
; -1.578 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.854      ;
; -1.578 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.854      ;
; -1.578 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.854      ;
; -1.578 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.854      ;
; -1.578 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.854      ;
; -1.578 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.854      ;
; -1.578 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.854      ;
; -1.578 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.854      ;
; -1.529 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.805      ;
; -1.529 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.805      ;
; -1.529 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.805      ;
; -1.529 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.805      ;
; -1.529 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.805      ;
; -1.529 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.805      ;
; -1.529 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.805      ;
; -1.529 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.805      ;
; -1.529 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.805      ;
; -1.529 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.805      ;
; -1.180 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|ivsync_last_x2                                                                                               ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.456      ;
; -1.111 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|ivsync_last_x2                                                                                               ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.093      ; 1.387      ;
; -0.486 ; ula_top:U2|ula:ins_ula_cmp|clk7                                            ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                              ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.101      ; 0.770      ;
; -0.452 ; ula_top:U2|ula:ins_ula_cmp|clk7                                            ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                              ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; 0.101      ; 0.736      ;
; 62.730 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2] ; keyboard:U4|keys[0][0]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.085     ; 8.614      ;
; 62.915 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1] ; keyboard:U4|keys[0][0]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.085     ; 8.429      ;
; 63.948 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.069     ; 7.412      ;
; 63.948 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.068     ; 7.413      ;
; 64.191 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.069     ; 7.169      ;
; 64.191 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.068     ; 7.170      ;
; 64.330 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[6]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.068     ; 7.031      ;
; 64.376 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended                                                ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.070     ; 6.983      ;
; 64.376 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.070     ; 6.983      ;
; 64.376 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.070     ; 6.983      ;
; 64.399 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3] ; keyboard:U4|keys[0][0]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.085     ; 6.945      ;
; 64.438 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4] ; keyboard:U4|keys[0][0]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.083     ; 6.908      ;
; 64.610 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady   ; keyboard:U4|keys[3][1]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.083     ; 6.736      ;
; 64.619 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended                                                ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.070     ; 6.740      ;
; 64.619 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.070     ; 6.740      ;
; 64.619 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.070     ; 6.740      ;
; 64.630 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.068     ; 6.731      ;
; 64.630 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.068     ; 6.731      ;
; 64.630 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.068     ; 6.731      ;
; 64.658 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[0]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.069     ; 6.702      ;
; 64.658 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[0]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.068     ; 6.703      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                               ; Launch Clock                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -5.222 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.241      ; 6.376      ;
; -5.188 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.239      ; 6.340      ;
; -5.186 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.228      ; 6.327      ;
; -5.153 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.227      ; 6.293      ;
; -5.106 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.245      ; 6.264      ;
; -5.051 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.235      ; 6.199      ;
; -5.030 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.223      ; 6.166      ;
; -5.020 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.246      ; 6.179      ;
; -4.971 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.220      ; 6.104      ;
; -4.960 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.232      ; 6.105      ;
; -4.886 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.239      ; 6.038      ;
; -4.815 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.235      ; 5.963      ;
; -4.712 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.224      ; 5.849      ;
; -4.681 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.582      ; 6.176      ;
; -4.675 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.582      ; 6.170      ;
; -4.649 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.581      ; 6.143      ;
; -4.630 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.582      ; 6.125      ;
; -4.550 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.236      ; 5.699      ;
; -4.485 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.581      ; 5.979      ;
; -4.422 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.579      ; 5.914      ;
; -4.330 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.251      ; 5.494      ;
; -4.262 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.235      ; 5.410      ;
; -3.404 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.586      ; 4.903      ;
; -3.132 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 1.579      ; 4.624      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                 ; Launch Clock                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -4.717 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.226      ; 5.856      ;
; -4.579 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.225      ; 5.717      ;
; -4.531 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.240      ; 5.684      ;
; -4.440 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.237      ; 5.590      ;
; -4.320 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.229      ; 5.462      ;
; -4.035 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.230      ; 5.178      ;
; -4.030 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.584      ; 5.527      ;
; -4.019 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.243      ; 5.175      ;
; -4.017 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.254      ; 5.184      ;
; -3.972 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.242      ; 5.127      ;
; -3.950 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.229      ; 5.092      ;
; -3.869 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.248      ; 5.030      ;
; -3.864 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.247      ; 5.024      ;
; -3.644 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.241      ; 4.798      ;
; -3.599 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.238      ; 4.750      ;
; -3.544 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.239      ; 4.696      ;
; -3.513 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.584      ; 5.010      ;
; -3.513 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.584      ; 5.010      ;
; -3.479 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.584      ; 4.976      ;
; -3.479 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.584      ; 4.976      ;
; -3.478 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.584      ; 4.975      ;
; -3.256 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.238      ; 4.407      ;
; -3.091 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.589      ; 4.593      ;
; -2.635 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 1.584      ; 4.132      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                          ;
+---------+------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -4.049  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[0]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.127     ; 1.865      ;
; -4.049  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[1]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.127     ; 1.865      ;
; -4.049  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[2]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.127     ; 1.865      ;
; -4.049  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[3]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.127     ; 1.865      ;
; -4.049  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[4]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.127     ; 1.865      ;
; -4.049  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[5]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.127     ; 1.865      ;
; -4.049  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[6]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.127     ; 1.865      ;
; -4.049  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[7]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.127     ; 1.865      ;
; -4.049  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[8]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.127     ; 1.865      ;
; -4.049  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[9]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.127     ; 1.865      ;
; -3.379  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|ihsync_last ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -2.127     ; 1.195      ;
; 138.696 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.696 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 4.089      ;
; 138.875 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.910      ;
; 138.875 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.910      ;
; 138.875 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.910      ;
; 138.875 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.910      ;
; 138.875 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.910      ;
; 138.875 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.910      ;
; 138.875 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.910      ;
; 138.875 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.910      ;
; 138.875 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.910      ;
; 138.875 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.910      ;
; 138.997 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.788      ;
; 138.997 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.788      ;
; 138.997 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.788      ;
; 138.997 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.788      ;
; 138.997 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.788      ;
; 138.997 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.788      ;
; 138.997 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.788      ;
; 138.997 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.788      ;
; 138.997 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.788      ;
; 138.997 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.788      ;
; 139.200 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.585      ;
; 139.200 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.585      ;
; 139.200 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.585      ;
; 139.200 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.585      ;
; 139.200 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.585      ;
; 139.200 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.585      ;
; 139.200 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.585      ;
; 139.200 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.585      ;
; 139.200 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.585      ;
; 139.200 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.585      ;
; 139.209 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.576      ;
; 139.209 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.576      ;
; 139.209 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.576      ;
; 139.209 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.576      ;
; 139.209 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.576      ;
; 139.209 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.576      ;
; 139.209 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.576      ;
; 139.209 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.576      ;
; 139.209 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.576      ;
; 139.209 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.576      ;
; 139.533 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.252      ;
; 139.533 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.252      ;
; 139.533 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.252      ;
; 139.533 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.252      ;
; 139.533 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.252      ;
; 139.533 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.252      ;
; 139.533 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.252      ;
; 139.533 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.252      ;
; 139.533 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.252      ;
; 139.533 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 3.252      ;
; 140.067 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.718      ;
; 140.067 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.718      ;
; 140.067 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.718      ;
; 140.067 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.718      ;
; 140.067 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.718      ;
; 140.067 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.718      ;
; 140.067 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.718      ;
; 140.067 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.718      ;
; 140.067 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.718      ;
; 140.067 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.718      ;
; 140.322 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.463      ;
; 140.322 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.463      ;
; 140.322 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.463      ;
; 140.322 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.463      ;
; 140.322 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.463      ;
; 140.322 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.463      ;
; 140.322 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.463      ;
; 140.322 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.463      ;
; 140.322 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.071     ; 2.463      ;
+---------+------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|clk7'                                                                                                                                        ;
+--------+----------------------------------+-------------------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                   ; Launch Clock                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; -3.072 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 4.008      ;
; -3.072 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 4.008      ;
; -3.072 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 4.008      ;
; -3.072 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[7]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 4.008      ;
; -3.072 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[6]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 4.008      ;
; -3.072 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[5]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 4.008      ;
; -3.072 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 4.008      ;
; -3.072 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[3]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 4.008      ;
; -3.072 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|vc[8]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 4.008      ;
; -3.005 ; ula_top:U2|ula:ins_ula_cmp|vc[6] ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.455      ;
; -2.989 ; ula_top:U2|ula:ins_ula_cmp|hc[8] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.439      ;
; -2.951 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.401      ;
; -2.950 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.400      ;
; -2.918 ; ula_top:U2|ula:ins_ula_cmp|vc[8] ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.368      ;
; -2.849 ; ula_top:U2|ula:ins_ula_cmp|hc[7] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.299      ;
; -2.833 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.283      ;
; -2.829 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.765      ;
; -2.829 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.765      ;
; -2.829 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.765      ;
; -2.829 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[7]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.765      ;
; -2.829 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[6]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.765      ;
; -2.829 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[5]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.765      ;
; -2.829 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.765      ;
; -2.829 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[3]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.765      ;
; -2.829 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|vc[8]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.765      ;
; -2.829 ; T80s:U1|T80:u0|DO[4]             ; ula_top:U2|ula:ins_ula_cmp|rSpk           ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.995     ; 2.336      ;
; -2.828 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.282      ;
; -2.828 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.282      ;
; -2.828 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[2]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.282      ;
; -2.828 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[1]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.282      ;
; -2.828 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[0]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.282      ;
; -2.828 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.282      ;
; -2.828 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.282      ;
; -2.828 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|v[3]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.282      ;
; -2.828 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|c[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.282      ;
; -2.828 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|c[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.282      ;
; -2.828 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|c[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.282      ;
; -2.828 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|c[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.282      ;
; -2.826 ; T80s:U1|IORQ_n                   ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.962     ; 2.366      ;
; -2.826 ; T80s:U1|IORQ_n                   ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.962     ; 2.366      ;
; -2.826 ; T80s:U1|IORQ_n                   ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.962     ; 2.366      ;
; -2.826 ; T80s:U1|IORQ_n                   ; ula_top:U2|ula:ins_ula_cmp|rSpk           ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.962     ; 2.366      ;
; -2.801 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.255      ;
; -2.801 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.255      ;
; -2.801 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[2]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.255      ;
; -2.801 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[1]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.255      ;
; -2.801 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[0]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.255      ;
; -2.801 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.255      ;
; -2.801 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.255      ;
; -2.801 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|v[3]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.255      ;
; -2.801 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|c[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.255      ;
; -2.801 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|c[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.255      ;
; -2.801 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|c[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.255      ;
; -2.801 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|c[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.255      ;
; -2.796 ; ula_top:U2|ula:ins_ula_cmp|vc[5] ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.246      ;
; -2.769 ; ula_top:U2|ula:ins_ula_cmp|vc[6] ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.057     ; 3.214      ;
; -2.752 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.206      ;
; -2.745 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.199      ;
; -2.723 ; ula_top:U2|ula:ins_ula_cmp|vc[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.173      ;
; -2.717 ; ula_top:U2|ula:ins_ula_cmp|vc[8] ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.053     ; 3.166      ;
; -2.699 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.635      ;
; -2.699 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.635      ;
; -2.699 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.635      ;
; -2.699 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[7]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.635      ;
; -2.699 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[6]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.635      ;
; -2.699 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[5]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.635      ;
; -2.699 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.635      ;
; -2.699 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[3]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.635      ;
; -2.699 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|vc[8]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.066     ; 3.635      ;
; -2.674 ; T80s:U1|T80:u0|DO[1]             ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.995     ; 2.181      ;
; -2.670 ; ula_top:U2|ula:ins_ula_cmp|hc[8] ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.124      ;
; -2.648 ; ula_top:U2|ula:ins_ula_cmp|hc[4] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.098      ;
; -2.642 ; ula_top:U2|ula:ins_ula_cmp|hc[2] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.092      ;
; -2.634 ; ula_top:U2|ula:ins_ula_cmp|vc[3] ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.057     ; 3.079      ;
; -2.630 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.084      ;
; -2.630 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.084      ;
; -2.630 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[2]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.084      ;
; -2.630 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[1]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.084      ;
; -2.630 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[0]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.084      ;
; -2.630 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.084      ;
; -2.630 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.084      ;
; -2.630 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|v[3]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.084      ;
; -2.630 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|c[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.084      ;
; -2.630 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|c[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.084      ;
; -2.630 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|c[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.084      ;
; -2.630 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|c[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.048     ; 3.084      ;
; -2.626 ; T80s:U1|WR_n                     ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.963     ; 2.165      ;
; -2.626 ; T80s:U1|WR_n                     ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.963     ; 2.165      ;
; -2.626 ; T80s:U1|WR_n                     ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.963     ; 2.165      ;
; -2.626 ; T80s:U1|WR_n                     ; ula_top:U2|ula:ins_ula_cmp|rSpk           ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.963     ; 2.165      ;
; -2.604 ; ula_top:U2|ula:ins_ula_cmp|hc[1] ; ula_top:U2|ula:ins_ula_cmp|HSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.047     ; 3.059      ;
; -2.597 ; ula_top:U2|ula:ins_ula_cmp|hc[0] ; ula_top:U2|ula:ins_ula_cmp|HSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.047     ; 3.052      ;
; -2.594 ; ula_top:U2|ula:ins_ula_cmp|vc[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.044      ;
; -2.591 ; T80s:U1|T80:u0|DO[2]             ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.995     ; 2.098      ;
; -2.570 ; ula_top:U2|ula:ins_ula_cmp|vc[7] ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 3.020      ;
; -2.560 ; ula_top:U2|ula:ins_ula_cmp|vc[5] ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.057     ; 3.005      ;
; -2.558 ; ula_top:U2|ula:ins_ula_cmp|hc[3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk         ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.072     ; 3.488      ;
; -2.540 ; ula_top:U2|ula:ins_ula_cmp|vc[6] ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.053     ; 2.989      ;
; -2.537 ; ula_top:U2|ula:ins_ula_cmp|hc[6] ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.052     ; 2.987      ;
; -2.522 ; ula_top:U2|ula:ins_ula_cmp|vc[3] ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.053     ; 2.971      ;
+--------+----------------------------------+-------------------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'                                                                                                                                                  ;
+--------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                               ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.363 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.124     ; 1.741      ;
; -1.191 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.130     ; 1.563      ;
; -1.190 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.130     ; 1.562      ;
; -1.178 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.129     ; 1.551      ;
; -1.176 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.129     ; 1.549      ;
; -1.150 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.129     ; 1.523      ;
; -1.147 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.129     ; 1.520      ;
; -1.051 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.123     ; 1.430      ;
; -1.051 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.123     ; 1.430      ;
; -1.046 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.123     ; 1.425      ;
; -1.043 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.123     ; 1.422      ;
; -1.010 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.123     ; 1.389      ;
; -1.007 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.124     ; 1.385      ;
; -0.969 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.123     ; 1.348      ;
; -0.838 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.098     ; 1.742      ;
; -0.825 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.106     ; 1.721      ;
; -0.798 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.099     ; 1.701      ;
; -0.654 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.102     ; 1.554      ;
; -0.535 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.102     ; 1.435      ;
; -0.487 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.102     ; 1.387      ;
; -0.177 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.102     ; 1.077      ;
; -0.108 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.102     ; 1.008      ;
+--------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'                                                                                                                                            ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.866 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.796      ;
; -0.863 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.793      ;
; -0.815 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.745      ;
; -0.776 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.706      ;
; -0.740 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.670      ;
; -0.738 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.668      ;
; -0.737 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.667      ;
; -0.736 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.666      ;
; -0.728 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.658      ;
; -0.234 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.164      ;
; -0.218 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.148      ;
; -0.216 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.146      ;
; -0.208 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.138      ;
; -0.194 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 1.124      ;
; 0.160  ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.072     ; 0.770      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'                                                                                                                                     ;
+--------+----------------------------------+--------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                  ; Launch Clock                                   ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+--------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -1.252 ; ram:U3|sdram:U_SDR|data_reg[5]   ; T80s:U1|DI_Reg[5]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.969      ; 1.992      ;
; -1.215 ; ram:U3|sdram:U_SDR|data_reg[7]   ; T80s:U1|DI_Reg[7]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.969      ; 2.029      ;
; -1.028 ; ram:U3|sdram:U_SDR|data_reg[6]   ; T80s:U1|DI_Reg[6]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.969      ; 2.216      ;
; -0.927 ; ram:U3|sdram:U_SDR|data_reg[4]   ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.964      ; 2.312      ;
; -0.720 ; ram:U3|sdram:U_SDR|data_reg[0]   ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.966      ; 2.521      ;
; -0.688 ; keyboard:U4|keys[3][4]           ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.955      ; 2.542      ;
; -0.622 ; keyboard:U4|keys[0][4]           ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.955      ; 2.608      ;
; -0.558 ; ram:U3|sdram:U_SDR|data_reg[1]   ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.965      ; 2.682      ;
; -0.557 ; keyboard:U4|keys[7][4]           ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.955      ; 2.673      ;
; -0.482 ; keyboard:U4|keys[2][4]           ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.955      ; 2.748      ;
; -0.481 ; keyboard:U4|keys[1][4]           ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.955      ; 2.749      ;
; -0.477 ; ram:U3|sdram:U_SDR|data_reg[3]   ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.953      ; 2.751      ;
; -0.466 ; keyboard:U4|keys[1][0]           ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 2.772      ;
; -0.445 ; keyboard:U4|keys[4][0]           ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 2.793      ;
; -0.440 ; keyboard:U4|keys[7][0]           ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 2.798      ;
; -0.432 ; ram:U3|sdram:U_SDR|data_reg[2]   ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.956      ; 2.799      ;
; -0.427 ; keyboard:U4|keys[6][4]           ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.955      ; 2.803      ;
; -0.422 ; keyboard:U4|keys[2][0]           ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 2.816      ;
; -0.362 ; keyboard:U4|keys[3][0]           ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 2.876      ;
; -0.349 ; ram:U3|sdram:U_SDR|data_reg[5]   ; T80s:U1|T80:u0|IR[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.964      ; 2.890      ;
; -0.319 ; keyboard:U4|keys[0][0]           ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 2.919      ;
; -0.306 ; ram:U3|sdram:U_SDR|data_reg[6]   ; T80s:U1|T80:u0|IR[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.964      ; 2.933      ;
; -0.295 ; ram:U3|sdram:U_SDR|data_reg[7]   ; T80s:U1|T80:u0|IR[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.965      ; 2.945      ;
; -0.283 ; keyboard:U4|keys[6][0]           ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 2.955      ;
; -0.236 ; keyboard:U4|keys[0][1]           ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 3.002      ;
; -0.225 ; ram:U3|sdram:U_SDR|data_reg[4]   ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.961      ; 3.011      ;
; -0.220 ; keyboard:U4|keys[4][4]           ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.955      ; 3.010      ;
; -0.219 ; keyboard:U4|keys[5][4]           ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.955      ; 3.011      ;
; -0.200 ; keyboard:U4|keys[7][1]           ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.962      ; 3.037      ;
; -0.172 ; keyboard:U4|keys[5][0]           ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 3.066      ;
; -0.135 ; ram:U3|sdram:U_SDR|data_reg[3]   ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.953      ; 3.093      ;
; -0.102 ; keyboard:U4|keys[3][1]           ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 3.136      ;
; -0.088 ; ram:U3|sdram:U_SDR|data_reg[2]   ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.956      ; 3.143      ;
; -0.085 ; ram:U3|sdram:U_SDR|data_reg[1]   ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.965      ; 3.155      ;
; -0.070 ; keyboard:U4|keys[4][1]           ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.962      ; 3.167      ;
; -0.068 ; keyboard:U4|keys[5][1]           ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.962      ; 3.169      ;
; -0.066 ; keyboard:U4|keys[6][1]           ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.962      ; 3.171      ;
; -0.040 ; keyboard:U4|keys[0][2]           ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.185      ;
; -0.040 ; keyboard:U4|keys[1][1]           ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 3.198      ;
; -0.025 ; ram:U3|sdram:U_SDR|data_reg[0]   ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.967      ; 3.217      ;
; -0.025 ; keyboard:U4|keys[2][1]           ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 3.213      ;
; -0.015 ; keyboard:U4|keys[6][2]           ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.212      ;
; -0.004 ; keyboard:U4|keys[3][2]           ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.221      ;
; -0.001 ; keyboard:U4|keys[6][3]           ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.226      ;
; 0.014  ; keyboard:U4|keys[3][4]           ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.241      ;
; 0.034  ; keyboard:U4|keys[1][2]           ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.259      ;
; 0.038  ; keyboard:U4|keys[5][3]           ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.265      ;
; 0.047  ; keyboard:U4|keys[7][3]           ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.274      ;
; 0.057  ; keyboard:U4|keys[2][2]           ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.282      ;
; 0.076  ; keyboard:U4|keys[4][2]           ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.303      ;
; 0.080  ; keyboard:U4|keys[0][4]           ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.307      ;
; 0.086  ; keyboard:U4|keys[7][2]           ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.313      ;
; 0.115  ; keyboard:U4|keys[5][2]           ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.342      ;
; 0.127  ; keyboard:U4|keys[0][3]           ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.352      ;
; 0.133  ; keyboard:U4|keys[4][3]           ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.360      ;
; 0.145  ; keyboard:U4|keys[7][4]           ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.372      ;
; 0.220  ; keyboard:U4|keys[2][4]           ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.447      ;
; 0.221  ; keyboard:U4|keys[1][4]           ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.448      ;
; 0.229  ; keyboard:U4|keys[1][0]           ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.964      ; 3.468      ;
; 0.237  ; keyboard:U4|keys[0][1]           ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 3.475      ;
; 0.250  ; keyboard:U4|keys[4][0]           ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.964      ; 3.489      ;
; 0.255  ; keyboard:U4|keys[7][0]           ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.964      ; 3.494      ;
; 0.273  ; keyboard:U4|keys[2][0]           ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.964      ; 3.512      ;
; 0.273  ; keyboard:U4|keys[7][1]           ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.962      ; 3.510      ;
; 0.275  ; keyboard:U4|keys[6][4]           ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.502      ;
; 0.285  ; keyboard:U4|keys[2][3]           ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.510      ;
; 0.303  ; keyboard:U4|keys[3][3]           ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.528      ;
; 0.304  ; keyboard:U4|keys[0][2]           ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.529      ;
; 0.329  ; keyboard:U4|keys[1][3]           ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.554      ;
; 0.329  ; keyboard:U4|keys[6][2]           ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.556      ;
; 0.333  ; keyboard:U4|keys[3][0]           ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.964      ; 3.572      ;
; 0.340  ; keyboard:U4|keys[3][2]           ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.565      ;
; 0.341  ; keyboard:U4|keys[6][3]           ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.568      ;
; 0.371  ; keyboard:U4|keys[3][1]           ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 3.609      ;
; 0.376  ; keyboard:U4|keys[0][0]           ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.964      ; 3.615      ;
; 0.378  ; keyboard:U4|keys[1][2]           ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.603      ;
; 0.380  ; keyboard:U4|keys[5][3]           ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.607      ;
; 0.381  ; T80s:U1|T80:u0|Alternate         ; T80s:U1|T80:u0|Alternate ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.093      ; 0.669      ;
; 0.381  ; T80s:U1|T80:u0|TState[0]         ; T80s:U1|T80:u0|TState[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.093      ; 0.669      ;
; 0.389  ; keyboard:U4|keys[7][3]           ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.616      ;
; 0.401  ; keyboard:U4|keys[2][2]           ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.626      ;
; 0.401  ; T80s:U1|T80:u0|TState[1]         ; T80s:U1|T80:u0|TState[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T80s:U1|T80:u0|TState[2]         ; T80s:U1|T80:u0|TState[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T80s:U1|T80:u0|Halt_FF           ; T80s:U1|T80:u0|Halt_FF   ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T80s:U1|T80:u0|R[7]              ; T80s:U1|T80:u0|R[7]      ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T80s:U1|T80:u0|BTR_r             ; T80s:U1|T80:u0|BTR_r     ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; T80s:U1|T80:u0|IntCycle          ; T80s:U1|T80:u0|IntCycle  ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; T80s:U1|T80:u0|MCycle[0]         ; T80s:U1|T80:u0|MCycle[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.072      ; 0.669      ;
; 0.403  ; keyboard:U4|keys[4][1]           ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.962      ; 3.640      ;
; 0.405  ; keyboard:U4|keys[5][1]           ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.962      ; 3.642      ;
; 0.407  ; keyboard:U4|keys[6][1]           ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.962      ; 3.644      ;
; 0.412  ; keyboard:U4|keys[6][0]           ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.964      ; 3.651      ;
; 0.420  ; keyboard:U4|keys[4][2]           ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.647      ;
; 0.423  ; ula_top:U2|ula:ins_ula_cmp|INT_n ; T80s:U1|T80:u0|INT_s     ; ula_top:U2|ula:ins_ula_cmp|clk7                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; -0.500       ; 0.963      ; 1.101      ;
; 0.430  ; keyboard:U4|keys[7][2]           ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.657      ;
; 0.433  ; keyboard:U4|keys[1][1]           ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 3.671      ;
; 0.448  ; keyboard:U4|keys[2][1]           ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.963      ; 3.686      ;
; 0.459  ; keyboard:U4|keys[5][2]           ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.686      ;
; 0.469  ; keyboard:U4|keys[0][3]           ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.950      ; 3.694      ;
; 0.475  ; keyboard:U4|keys[4][3]           ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 2.952      ; 3.702      ;
+--------+----------------------------------+--------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.924 ; U0|altpll_component|auto_generated|pll1|clk[3]                                              ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_we_reg       ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.835      ; 3.161      ;
; -0.902 ; U0|altpll_component|auto_generated|pll1|clk[3]                                              ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_we_reg       ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.835      ; 3.183      ;
; -0.336 ; ula_top:U2|ula:ins_ula_cmp|clk7                                                             ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                               ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 0.684      ;
; -0.315 ; ula_top:U2|ula:ins_ula_cmp|clk7                                                             ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                               ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 0.705      ;
; 0.329  ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                                          ; scan_convert:U7|ivsync_last_x2                                                                                                ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.467      ; 1.341      ;
; 0.396  ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                                          ; scan_convert:U7|ivsync_last_x2                                                                                                ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.467      ; 1.408      ;
; 0.401  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|Output ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|Output                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[2]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[2]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[3]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[3]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[1]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[1]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[2]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[2]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[1]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[1]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2DataOut                     ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2DataOut                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[7][1]                                                                      ; keyboard:U4|keys[7][1]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[6][1]                                                                      ; keyboard:U4|keys[6][1]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[5][1]                                                                      ; keyboard:U4|keys[5][1]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[4][1]                                                                      ; keyboard:U4|keys[4][1]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[7][4]                                                                      ; keyboard:U4|keys[7][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[6][4]                                                                      ; keyboard:U4|keys[6][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[5][4]                                                                      ; keyboard:U4|keys[5][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[4][4]                                                                      ; keyboard:U4|keys[4][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[0][4]                                                                      ; keyboard:U4|keys[0][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[3][4]                                                                      ; keyboard:U4|keys[3][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[2][4]                                                                      ; keyboard:U4|keys[2][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[1][4]                                                                      ; keyboard:U4|keys[1][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[6][3]                                                                      ; keyboard:U4|keys[6][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[4][3]                                                                      ; keyboard:U4|keys[4][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[5][3]                                                                      ; keyboard:U4|keys[5][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[7][3]                                                                      ; keyboard:U4|keys[7][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[3][3]                                                                      ; keyboard:U4|keys[3][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[0][3]                                                                      ; keyboard:U4|keys[0][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[1][3]                                                                      ; keyboard:U4|keys[1][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[2][3]                                                                      ; keyboard:U4|keys[2][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[6][2]                                                                      ; keyboard:U4|keys[6][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[5][2]                                                                      ; keyboard:U4|keys[5][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[7][2]                                                                      ; keyboard:U4|keys[7][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[4][2]                                                                      ; keyboard:U4|keys[4][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[0][2]                                                                      ; keyboard:U4|keys[0][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[1][2]                                                                      ; keyboard:U4|keys[1][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[3][2]                                                                      ; keyboard:U4|keys[3][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[2][2]                                                                      ; keyboard:U4|keys[2][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[6][0]                                                                      ; keyboard:U4|keys[6][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[4][0]                                                                      ; keyboard:U4|keys[4][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[7][0]                                                                      ; keyboard:U4|keys[7][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[5][0]                                                                      ; keyboard:U4|keys[5][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[1][0]                                                                      ; keyboard:U4|keys[1][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[0][0]                                                                      ; keyboard:U4|keys[0][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[2][0]                                                                      ; keyboard:U4|keys[2][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|keys[3][0]                                                                      ; keyboard:U4|keys[3][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; scan_convert:U7|\p_out_ctrs:trigger                                                         ; scan_convert:U7|\p_out_ctrs:trigger                                                                                           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|Output  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|Output                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[0]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[0]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.CheckAck                 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.CheckAck                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.RequestToSend            ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.RequestToSend                                              ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.InhibitComunication      ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.InhibitComunication                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.SendData                 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.SendData                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.WaitRiseClock            ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.WaitRiseClock                                              ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Busy                        ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Busy                                                          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DReady                         ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DReady                                                           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataReady                      ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataReady                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock                      ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck               ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck                                                 ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck               ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck                                                 ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT             ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT                                               ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock                     ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd               ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd                                                 ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.Idle                     ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.Idle                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock                   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|CountOnes                      ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|CountOnes                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error                       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error                                                         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak          ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak                                            ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2ClockOut                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2ClockOut                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Clock_Z                     ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Clock_Z                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Data_Z                      ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Data_Z                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[0]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[0]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.470  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DReady                         ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataReady                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.503  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[1]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[2]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.771      ;
; 0.508  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[2]                    ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[3]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.776      ;
; 0.571  ; scan_convert:U7|hpos_i[2]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.531      ; 1.352      ;
; 0.571  ; scan_convert:U7|hpos_i[8]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.531      ; 1.352      ;
; 0.579  ; scan_convert:U7|hpos_i[5]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.531      ; 1.360      ;
; 0.610  ; scan_convert:U7|hpos_i[6]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.531      ; 1.391      ;
; 0.615  ; scan_convert:U7|hpos_i[3]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.531      ; 1.396      ;
; 0.620  ; scan_convert:U7|hpos_i[4]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.531      ; 1.401      ;
; 0.624  ; scan_convert:U7|hpos_i[7]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.531      ; 1.405      ;
; 0.625  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock                      ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.892      ;
; 0.630  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock                     ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.896      ;
; 0.632  ; scan_convert:U7|hpos_i[0]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.531      ; 1.413      ;
; 0.643  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.910      ;
; 0.643  ; scan_convert:U7|hpos_i[9]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.531      ; 1.424      ;
; 0.644  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.911      ;
; 0.659  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.CheckAck                 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Data_Z                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.926      ;
; 0.659  ; scan_convert:U7|hpos_i[1]                                                                   ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.531      ; 1.440      ;
; 0.664  ; scan_convert:U7|ivsync_last_x2                                                              ; scan_convert:U7|\p_out_ctrs:trigger                                                                                           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.931      ;
+--------+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|clk7'                                                                                                                                                   ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+---------------------------------+--------------+------------+------------+
; -0.364 ; ula_top:U2|ula:ins_ula_cmp|VSync_n      ; ula_top:U2|ula:ins_ula_cmp|VSync_n      ; ula_top:U2|ula:ins_ula_cmp|VSync_n     ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 2.188      ; 2.279      ;
; -0.194 ; ula_top:U2|ula:ins_ula_cmp|CPUClk       ; ula_top:U2|ula:ins_ula_cmp|CPUClk       ; ula_top:U2|ula:ins_ula_cmp|CPUClk      ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 2.169      ; 2.430      ;
; 0.151  ; ula_top:U2|ula:ins_ula_cmp|CPUClk       ; ula_top:U2|ula:ins_ula_cmp|CPUClk       ; ula_top:U2|ula:ins_ula_cmp|CPUClk      ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 2.169      ; 2.275      ;
; 0.349  ; ula_top:U2|ula:ins_ula_cmp|VSync_n      ; ula_top:U2|ula:ins_ula_cmp|VSync_n      ; ula_top:U2|ula:ins_ula_cmp|VSync_n     ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 2.188      ; 2.492      ;
; 0.404  ; ula_top:U2|ula:ins_ula_cmp|INT_n        ; ula_top:U2|ula:ins_ula_cmp|INT_n        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ula_top:U2|ula:ins_ula_cmp|VidEN_n      ; ula_top:U2|ula:ins_ula_cmp|VidEN_n      ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ula_top:U2|ula:ins_ula_cmp|HSync_n      ; ula_top:U2|ula:ins_ula_cmp|HSync_n      ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.070      ; 0.669      ;
; 0.504  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 0.770      ;
; 0.713  ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 0.979      ;
; 0.721  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 0.987      ;
; 0.723  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 0.989      ;
; 0.725  ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 0.991      ;
; 0.732  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 0.998      ;
; 0.742  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.008      ;
; 0.748  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.014      ;
; 0.757  ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.023      ;
; 0.780  ; ula_top:U2|ula:ins_ula_cmp|SRegister[4] ; ula_top:U2|ula:ins_ula_cmp|SRegister[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.070      ; 1.045      ;
; 0.790  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.056      ;
; 0.791  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.057      ;
; 0.803  ; ula_top:U2|ula:ins_ula_cmp|SRegister[0] ; ula_top:U2|ula:ins_ula_cmp|SRegister[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.070      ; 1.068      ;
; 0.820  ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.086      ;
; 0.858  ; ula_top:U2|ula:ins_ula_cmp|SRegister[1] ; ula_top:U2|ula:ins_ula_cmp|SRegister[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.070      ; 1.123      ;
; 0.884  ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.150      ;
; 0.898  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; ula_top:U2|ula:ins_ula_cmp|SRegister[0] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.124      ; 0.737      ;
; 0.898  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; ula_top:U2|ula:ins_ula_cmp|SRegister[2] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.124      ; 0.737      ;
; 0.899  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; ula_top:U2|ula:ins_ula_cmp|SRegister[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.124      ; 0.738      ;
; 0.899  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; ula_top:U2|ula:ins_ula_cmp|SRegister[5] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.124      ; 0.738      ;
; 0.899  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; ula_top:U2|ula:ins_ula_cmp|SRegister[6] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.124      ; 0.738      ;
; 0.901  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; ula_top:U2|ula:ins_ula_cmp|SRegister[4] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.124      ; 0.740      ;
; 0.910  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.176      ;
; 0.932  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.198      ;
; 1.017  ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.283      ;
; 1.018  ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.284      ;
; 1.027  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; ula_top:U2|ula:ins_ula_cmp|SRegister[7] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.124      ; 0.866      ;
; 1.031  ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.297      ;
; 1.040  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.306      ;
; 1.042  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.308      ;
; 1.043  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.309      ;
; 1.047  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.313      ;
; 1.051  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.317      ;
; 1.056  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.322      ;
; 1.058  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.324      ;
; 1.066  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.332      ;
; 1.073  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; ula_top:U2|ula:ins_ula_cmp|SRegister[3] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.123      ; 0.911      ;
; 1.079  ; ula_top:U2|ula:ins_ula_cmp|SRegister[2] ; ula_top:U2|ula:ins_ula_cmp|SRegister[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.074      ; 1.348      ;
; 1.081  ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.347      ;
; 1.099  ; ula_top:U2|ula:ins_ula_cmp|SRegister[3] ; ula_top:U2|ula:ins_ula_cmp|SRegister[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.067      ; 1.361      ;
; 1.140  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.406      ;
; 1.140  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.406      ;
; 1.141  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.407      ;
; 1.162  ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.428      ;
; 1.163  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.429      ;
; 1.164  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.430      ;
; 1.173  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.439      ;
; 1.183  ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.449      ;
; 1.198  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.464      ;
; 1.214  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.480      ;
; 1.227  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.493      ;
; 1.262  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.528      ;
; 1.273  ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|hc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.539      ;
; 1.274  ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.540      ;
; 1.274  ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|hc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.540      ;
; 1.274  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.540      ;
; 1.276  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.542      ;
; 1.285  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.551      ;
; 1.291  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.557      ;
; 1.297  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.563      ;
; 1.302  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.568      ;
; 1.305  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.571      ;
; 1.312  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|SLoad        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.090      ; 1.117      ;
; 1.317  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.583      ;
; 1.323  ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.589      ;
; 1.335  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|SLoad        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.090      ; 1.140      ;
; 1.336  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.602      ;
; 1.380  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.646      ;
; 1.391  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.657      ;
; 1.396  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.662      ;
; 1.398  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.664      ;
; 1.409  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.675      ;
; 1.419  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.685      ;
; 1.421  ; ula_top:U2|ula:ins_ula_cmp|hc[7]        ; ula_top:U2|ula:ins_ula_cmp|hc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.687      ;
; 1.426  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.692      ;
; 1.435  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|SLoad        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.090      ; 1.240      ;
; 1.458  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.724      ;
; 1.477  ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.743      ;
; 1.482  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.748      ;
; 1.486  ; ula_top:U2|ula:ins_ula_cmp|Border_n     ; ula_top:U2|ula:ins_ula_cmp|VidEN_n      ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.070      ; 1.751      ;
; 1.489  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.755      ;
; 1.494  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.760      ;
; 1.496  ; ula_top:U2|ula:ins_ula_cmp|SLoad        ; ula_top:U2|ula:ins_ula_cmp|SRegister[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.073      ; 1.764      ;
; 1.507  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.773      ;
; 1.516  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.782      ;
; 1.521  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.787      ;
; 1.535  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.801      ;
; 1.544  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|VBlank_n     ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.085      ; 1.344      ;
; 1.575  ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|c[3]         ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.089      ; 1.379      ;
; 1.591  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.857      ;
; 1.592  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.858      ;
; 1.592  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.071      ; 1.858      ;
; 1.610  ; ula_top:U2|ula:ins_ula_cmp|SRegister[6] ; ula_top:U2|ula:ins_ula_cmp|SRegister[7] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.070      ; 1.875      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.389 ; ram:U3|sdram:U_SDR|state[2]   ; ram:U3|sdram:U_SDR|state[2]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.389 ; ram:U3|sdram:U_SDR|idle1      ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.749 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[11]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.013      ;
; 0.846 ; ram:U3|sdram:U_SDR|data[0]    ; ram:U3|sdram:U_SDR|sdr_dq[8]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.298     ; 0.743      ;
; 0.847 ; ram:U3|sdram:U_SDR|data[1]    ; ram:U3|sdram:U_SDR|sdr_dq[9]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.298     ; 0.744      ;
; 0.848 ; ram:U3|sdram:U_SDR|data[1]    ; ram:U3|sdram:U_SDR|sdr_dq[1]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.298     ; 0.745      ;
; 0.849 ; ram:U3|sdram:U_SDR|data[0]    ; ram:U3|sdram:U_SDR|sdr_dq[0]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.298     ; 0.746      ;
; 0.872 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[10]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.136      ;
; 0.912 ; ram:U3|sdram:U_SDR|address[2] ; ram:U3|sdram:U_SDR|sdr_a[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.182      ;
; 0.945 ; ram:U3|sdram:U_SDR|temp[0]    ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.225      ;
; 1.037 ; ram:U3|sdram:U_SDR|data[2]    ; ram:U3|sdram:U_SDR|sdr_dq[10]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.298     ; 0.934      ;
; 1.058 ; ram:U3|sdram:U_SDR|address[5] ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.324      ;
; 1.073 ; ram:U3|sdram:U_SDR|address[4] ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.339      ;
; 1.120 ; ram:U3|sdram:U_SDR|address[9] ; ram:U3|sdram:U_SDR|sdr_a[8]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.386      ;
; 1.128 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_dqml     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 0.973      ;
; 1.128 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_dqmh     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 0.973      ;
; 1.158 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_a[9]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.003      ;
; 1.163 ; ram:U3|sdram:U_SDR|address[3] ; ram:U3|sdram:U_SDR|sdr_a[2]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.433      ;
; 1.174 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 1.874      ;
; 1.198 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_cmd[0]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.351     ; 1.042      ;
; 1.205 ; ram:U3|sdram:U_SDR|address[7] ; ram:U3|sdram:U_SDR|sdr_a[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.332     ; 1.068      ;
; 1.230 ; ram:U3|sdram:U_SDR|temp[0]    ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.510      ;
; 1.244 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.525      ;
; 1.267 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[9]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.531      ;
; 1.323 ; ram:U3|sdram:U_SDR|data[7]    ; ram:U3|sdram:U_SDR|sdr_dq[7]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.340     ; 1.178      ;
; 1.323 ; ram:U3|sdram:U_SDR|data[7]    ; ram:U3|sdram:U_SDR|sdr_dq[15]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.340     ; 1.178      ;
; 1.324 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.585      ;
; 1.326 ; ram:U3|sdram:U_SDR|data[5]    ; ram:U3|sdram:U_SDR|sdr_dq[5]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.340     ; 1.181      ;
; 1.326 ; ram:U3|sdram:U_SDR|data[5]    ; ram:U3|sdram:U_SDR|sdr_dq[13]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.340     ; 1.181      ;
; 1.351 ; ram:U3|sdram:U_SDR|address[0] ; ram:U3|sdram:U_SDR|sdr_dqmh     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.617      ;
; 1.352 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|state[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.633      ;
; 1.354 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|state[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.618      ;
; 1.355 ; ram:U3|sdram:U_SDR|data[3]    ; ram:U3|sdram:U_SDR|sdr_dq[3]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.325     ; 1.225      ;
; 1.356 ; ram:U3|sdram:U_SDR|data[3]    ; ram:U3|sdram:U_SDR|sdr_dq[11]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.325     ; 1.226      ;
; 1.370 ; ram:U3|sdram:U_SDR|address[0] ; ram:U3|sdram:U_SDR|sdr_dqml     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.636      ;
; 1.382 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.663      ;
; 1.384 ; ram:U3|sdram:U_SDR|data[6]    ; ram:U3|sdram:U_SDR|sdr_dq[14]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.340     ; 1.239      ;
; 1.386 ; ram:U3|sdram:U_SDR|data[6]    ; ram:U3|sdram:U_SDR|sdr_dq[6]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.340     ; 1.241      ;
; 1.407 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_dqml     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.252      ;
; 1.408 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_dqmh     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.253      ;
; 1.452 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.733      ;
; 1.469 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.750      ;
; 1.473 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|state[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.754      ;
; 1.482 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_cmd[0]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.745      ;
; 1.494 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.775      ;
; 1.500 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_cmd[2]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.351     ; 1.344      ;
; 1.590 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[9]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.435      ;
; 1.616 ; ram:U3|sdram:U_SDR|data[2]    ; ram:U3|sdram:U_SDR|sdr_dq[2]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.299     ; 1.512      ;
; 1.624 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.905      ;
; 1.626 ; ram:U3|sdram:U_SDR|address[8] ; ram:U3|sdram:U_SDR|sdr_a[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.332     ; 1.489      ;
; 1.629 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[8]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.474      ;
; 1.636 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.481      ;
; 1.639 ; ram:U3|sdram:U_SDR|data[4]    ; ram:U3|sdram:U_SDR|sdr_dq[4]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.312     ; 1.522      ;
; 1.640 ; ram:U3|sdram:U_SDR|data[4]    ; ram:U3|sdram:U_SDR|sdr_dq[12]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.312     ; 1.523      ;
; 1.641 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.321      ;
; 1.657 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.502      ;
; 1.666 ; ram:U3|sdram:U_SDR|address[6] ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.932      ;
; 1.670 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|state[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.951      ;
; 1.674 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.374      ;
; 1.759 ; ram:U3|sdram:U_SDR|temp[1]    ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.439      ;
; 1.771 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.616      ;
; 1.772 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.617      ;
; 1.777 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.622      ;
; 1.817 ; ram:U3|sdram:U_SDR|state[2]   ; ram:U3|sdram:U_SDR|sdr_cmd[0]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.318     ; 1.694      ;
; 1.849 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[9]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.694      ;
; 1.852 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.697      ;
; 1.857 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|state[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.557      ;
; 1.858 ; ram:U3|sdram:U_SDR|address[1] ; ram:U3|sdram:U_SDR|sdr_a[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.328     ; 1.725      ;
; 1.860 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.560      ;
; 1.901 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[10]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.746      ;
; 1.901 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[11]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.746      ;
; 1.901 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[2]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.346     ; 1.750      ;
; 1.903 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.346     ; 1.752      ;
; 1.921 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_ba[1]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.346     ; 1.770      ;
; 1.926 ; ram:U3|sdram:U_SDR|temp[1]    ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 2.626      ;
; 1.938 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|data[0]      ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.584      ;
; 1.938 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|data[1]      ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.584      ;
; 1.938 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|data[2]      ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.584      ;
; 1.961 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[11]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.806      ;
; 1.981 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.661      ;
; 1.987 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[8]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.251      ;
; 1.988 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.252      ;
; 1.988 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.252      ;
; 1.990 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.254      ;
; 1.990 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.254      ;
; 1.990 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.254      ;
; 1.991 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_ba[0]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.346     ; 1.840      ;
; 1.992 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_a[8]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.837      ;
; 1.993 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.838      ;
; 1.993 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.838      ;
; 1.995 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_a[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.840      ;
; 1.995 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_a[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.840      ;
; 1.995 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.350     ; 1.840      ;
; 1.997 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_cmd[2]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 2.260      ;
; 2.013 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 2.693      ;
; 2.014 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_cmd[0]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.351     ; 1.858      ;
; 2.025 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_dq[0]~en ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.351     ; 1.869      ;
; 2.038 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 2.299      ;
; 2.064 ; ram:U3|sdram:U_SDR|state[2]   ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.344      ;
; 2.072 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.346     ; 1.921      ;
+-------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.417 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 0.684      ;
; 0.686 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 0.953      ;
; 0.688 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 0.955      ;
; 0.710 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 0.979      ;
; 1.007 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 1.274      ;
; 1.008 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 1.275      ;
; 1.023 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 1.290      ;
; 1.025 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 1.292      ;
; 1.101 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 1.368      ;
; 1.130 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 1.397      ;
; 1.130 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.072      ; 1.397      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'                                                                                                                                                  ;
+-------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                               ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.578 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.110      ; 0.903      ;
; 0.640 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.110      ; 0.965      ;
; 0.907 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.110      ; 1.232      ;
; 0.932 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.110      ; 1.257      ;
; 1.080 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.110      ; 1.405      ;
; 1.122 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.113      ; 1.450      ;
; 1.142 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.113      ; 1.470      ;
; 1.169 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.106      ; 1.490      ;
; 1.389 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.089      ; 1.193      ;
; 1.396 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.089      ; 1.200      ;
; 1.397 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.089      ; 1.201      ;
; 1.398 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.089      ; 1.202      ;
; 1.399 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.089      ; 1.203      ;
; 1.407 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.089      ; 1.211      ;
; 1.413 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.088      ; 1.216      ;
; 1.562 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.084      ; 1.361      ;
; 1.565 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.084      ; 1.364      ;
; 1.600 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.084      ; 1.399      ;
; 1.602 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.084      ; 1.401      ;
; 1.612 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.083      ; 1.410      ;
; 1.613 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.083      ; 1.411      ;
; 1.654 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; 0.088      ; 1.457      ;
+-------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                ;
+-------+-----------------------------+---------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.695 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.959      ;
; 0.696 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[1]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.960      ;
; 0.696 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.960      ;
; 0.699 ; scan_convert:U7|hcnti[6]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.963      ;
; 0.700 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[2]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.964      ;
; 0.701 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.965      ;
; 0.702 ; scan_convert:U7|hcnti[8]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.966      ;
; 0.702 ; scan_convert:U7|hcnti[9]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.966      ;
; 0.708 ; scan_convert:U7|hcnti[7]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.972      ;
; 0.709 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[2] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[1] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; scan_convert:U7|hpos_i[8]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; scan_convert:U7|hpos_i[7]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.977      ;
; 0.713 ; scan_convert:U7|hpos_i[9]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.978      ;
; 0.715 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.980      ;
; 0.715 ; scan_convert:U7|hpos_i[6]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.980      ;
; 0.716 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[0]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.980      ;
; 0.731 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[0] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.996      ;
; 1.009 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[1]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.273      ;
; 1.017 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.281      ;
; 1.018 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.282      ;
; 1.018 ; scan_convert:U7|hcnti[6]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.282      ;
; 1.019 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.283      ;
; 1.020 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[2]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.284      ;
; 1.020 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.284      ;
; 1.021 ; scan_convert:U7|hcnti[8]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.285      ;
; 1.026 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[2]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.290      ;
; 1.029 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.294      ;
; 1.029 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[1] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; scan_convert:U7|hpos_i[8]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.296      ;
; 1.032 ; scan_convert:U7|hcnti[7]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.296      ;
; 1.033 ; scan_convert:U7|hcnti[6]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.297      ;
; 1.033 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.298      ;
; 1.033 ; scan_convert:U7|hpos_i[6]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.298      ;
; 1.034 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.298      ;
; 1.035 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.299      ;
; 1.035 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[2] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.300      ;
; 1.036 ; scan_convert:U7|hpos_i[7]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.301      ;
; 1.044 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.309      ;
; 1.044 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[2] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.309      ;
; 1.049 ; scan_convert:U7|hpos_i[6]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.314      ;
; 1.049 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.314      ;
; 1.112 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.376      ;
; 1.114 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.378      ;
; 1.116 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.380      ;
; 1.124 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.389      ;
; 1.130 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.395      ;
; 1.131 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.395      ;
; 1.131 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.396      ;
; 1.131 ; scan_convert:U7|hpos_i[7]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.396      ;
; 1.132 ; scan_convert:U7|hcnti[7]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.396      ;
; 1.139 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.403      ;
; 1.140 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.404      ;
; 1.140 ; scan_convert:U7|hcnti[6]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.404      ;
; 1.141 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.405      ;
; 1.142 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.406      ;
; 1.142 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.406      ;
; 1.148 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.412      ;
; 1.151 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.416      ;
; 1.151 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.416      ;
; 1.153 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.418      ;
; 1.155 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.420      ;
; 1.155 ; scan_convert:U7|hpos_i[6]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.420      ;
; 1.156 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.420      ;
; 1.157 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.421      ;
; 1.157 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.422      ;
; 1.158 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.423      ;
; 1.166 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.431      ;
; 1.166 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.431      ;
; 1.171 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.436      ;
; 1.234 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.498      ;
; 1.236 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.500      ;
; 1.238 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.502      ;
; 1.246 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.511      ;
; 1.252 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.517      ;
; 1.253 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.517      ;
; 1.253 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.518      ;
; 1.262 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.526      ;
; 1.263 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.527      ;
; 1.264 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.528      ;
; 1.264 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.528      ;
; 1.270 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.534      ;
; 1.273 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.538      ;
; 1.273 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.538      ;
; 1.275 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.540      ;
; 1.277 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.542      ;
; 1.278 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.542      ;
; 1.279 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.544      ;
; 1.288 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.553      ;
; 1.288 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 1.553      ;
; 1.289 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[0]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.553      ;
; 1.289 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[1]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.553      ;
; 1.289 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[2]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.553      ;
; 1.289 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.553      ;
; 1.289 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.553      ;
; 1.289 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 1.553      ;
+-------+-----------------------------+---------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                 ; Launch Clock                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; 1.154 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.064      ; 3.493      ;
; 1.556 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.069      ; 3.900      ;
; 1.874 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.064      ; 4.213      ;
; 1.874 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.064      ; 4.213      ;
; 1.888 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.064      ; 4.227      ;
; 1.889 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.064      ; 4.228      ;
; 1.889 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.064      ; 4.228      ;
; 2.099 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.715      ; 4.089      ;
; 2.295 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.715      ; 4.285      ;
; 2.385 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.714      ; 4.374      ;
; 2.416 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 2.064      ; 4.755      ;
; 2.417 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.717      ; 4.409      ;
; 2.557 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.723      ; 4.555      ;
; 2.582 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.724      ; 4.581      ;
; 2.648 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.706      ; 4.629      ;
; 2.658 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.719      ; 4.652      ;
; 2.715 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.730      ; 4.720      ;
; 2.741 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.720      ; 4.736      ;
; 2.772 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.707      ; 4.754      ;
; 3.005 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.714      ; 4.994      ;
; 3.055 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.706      ; 5.036      ;
; 3.123 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.716      ; 5.114      ;
; 3.169 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.702      ; 5.146      ;
; 3.318 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.703      ; 5.296      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                               ; Launch Clock                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; 1.624 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.059      ; 3.958      ;
; 1.787 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.066      ; 4.128      ;
; 2.649 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.058      ; 4.982      ;
; 2.729 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.061      ; 5.065      ;
; 2.896 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.062      ; 5.233      ;
; 2.915 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.712      ; 4.902      ;
; 2.933 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.061      ; 5.269      ;
; 2.949 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.727      ; 4.951      ;
; 2.961 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.062      ; 5.298      ;
; 2.972 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 2.062      ; 5.309      ;
; 3.111 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.712      ; 5.098      ;
; 3.266 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.700      ; 5.241      ;
; 3.380 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.696      ; 5.351      ;
; 3.444 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.711      ; 5.430      ;
; 3.475 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.709      ; 5.459      ;
; 3.504 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.715      ; 5.494      ;
; 3.552 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.700      ; 5.527      ;
; 3.565 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.722      ; 5.562      ;
; 3.593 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.711      ; 5.579      ;
; 3.644 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.721      ; 5.640      ;
; 3.708 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.704      ; 5.687      ;
; 3.717 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.716      ; 5.708      ;
; 3.755 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.705      ; 5.735      ;
; 3.801 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.718      ; 5.794      ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.995 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.075      ;
; 1.995 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.075      ;
; 2.010 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.090      ;
; 2.010 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.090      ;
; 2.021 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.101      ;
; 2.021 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.101      ;
; 2.021 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.101      ;
; 2.021 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.101      ;
; 2.042 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.122      ;
; 2.042 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.122      ;
; 2.289 ; ula_top:U2|ula:ins_ula_cmp|c[7]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.369      ;
; 2.292 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.372      ;
; 2.292 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.372      ;
; 2.293 ; ula_top:U2|ula:ins_ula_cmp|c[7]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.373      ;
; 2.295 ; ula_top:U2|ula:ins_ula_cmp|c[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.255     ; 1.380      ;
; 2.295 ; ula_top:U2|ula:ins_ula_cmp|c[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.375      ;
; 2.298 ; ula_top:U2|ula:ins_ula_cmp|c[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.378      ;
; 2.299 ; ula_top:U2|ula:ins_ula_cmp|c[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.379      ;
; 2.299 ; ula_top:U2|ula:ins_ula_cmp|c[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.379      ;
; 2.312 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.391      ;
; 2.312 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.391      ;
; 2.324 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.588      ;
; 2.324 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.588      ;
; 2.332 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.411      ;
; 2.332 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.411      ;
; 2.340 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.264     ; 1.416      ;
; 2.340 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.264     ; 1.416      ;
; 2.347 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.426      ;
; 2.347 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.426      ;
; 2.347 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.435      ;
; 2.347 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.435      ;
; 2.347 ; ula_top:U2|ula:ins_ula_cmp|c[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.255     ; 1.432      ;
; 2.354 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.442      ;
; 2.354 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.442      ;
; 2.354 ; ula_top:U2|ula:ins_ula_cmp|v[1]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.434      ;
; 2.354 ; ula_top:U2|ula:ins_ula_cmp|v[1]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.434      ;
; 2.355 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.443      ;
; 2.355 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.443      ;
; 2.355 ; ula_top:U2|ula:ins_ula_cmp|v[0]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.435      ;
; 2.355 ; ula_top:U2|ula:ins_ula_cmp|v[0]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.260     ; 1.435      ;
; 2.356 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.435      ;
; 2.356 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.435      ;
; 2.357 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.253     ; 1.444      ;
; 2.357 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.253     ; 1.444      ;
; 2.359 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.264     ; 1.435      ;
; 2.359 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.264     ; 1.435      ;
; 2.359 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.263     ; 1.436      ;
; 2.359 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.263     ; 1.436      ;
; 2.361 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.264     ; 1.437      ;
; 2.361 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.264     ; 1.437      ;
; 2.362 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.441      ;
; 2.362 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.441      ;
; 2.363 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.442      ;
; 2.363 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.442      ;
; 2.371 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.459      ;
; 2.371 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.459      ;
; 2.372 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.263     ; 1.449      ;
; 2.372 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.263     ; 1.449      ;
; 2.373 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.452      ;
; 2.373 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.452      ;
; 2.380 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.468      ;
; 2.380 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.468      ;
; 2.381 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.469      ;
; 2.381 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.469      ;
; 2.383 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.263     ; 1.460      ;
; 2.383 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.263     ; 1.460      ;
; 2.385 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.264     ; 1.461      ;
; 2.385 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.264     ; 1.461      ;
; 2.389 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.477      ;
; 2.389 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.477      ;
; 2.390 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.253     ; 1.477      ;
; 2.390 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.253     ; 1.477      ;
; 2.391 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.253     ; 1.478      ;
; 2.391 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.253     ; 1.478      ;
; 2.391 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.263     ; 1.468      ;
; 2.391 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.263     ; 1.468      ;
; 2.398 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.486      ;
; 2.398 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.252     ; 1.486      ;
; 2.410 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.253     ; 1.497      ;
; 2.410 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.253     ; 1.497      ;
; 2.524 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.603      ;
; 2.524 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.603      ;
; 2.577 ; ula_top:U2|ula:ins_ula_cmp|c[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.656      ;
; 2.582 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.661      ;
; 2.582 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.661      ;
; 2.584 ; ula_top:U2|ula:ins_ula_cmp|c[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.663      ;
; 2.584 ; ula_top:U2|ula:ins_ula_cmp|c[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.663      ;
; 2.592 ; ula_top:U2|ula:ins_ula_cmp|hc[3]                                                   ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.237     ; 1.695      ;
; 2.592 ; ula_top:U2|ula:ins_ula_cmp|hc[3]                                                   ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.237     ; 1.695      ;
; 2.599 ; ula_top:U2|ula:ins_ula_cmp|c[3]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.256     ; 1.683      ;
; 2.600 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.864      ;
; 2.600 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.864      ;
; 2.600 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.679      ;
; 2.605 ; ula_top:U2|ula:ins_ula_cmp|c[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.684      ;
; 2.609 ; ula_top:U2|ula:ins_ula_cmp|c[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.263     ; 1.686      ;
; 2.609 ; ula_top:U2|ula:ins_ula_cmp|c[5]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.263     ; 1.686      ;
; 2.610 ; ula_top:U2|ula:ins_ula_cmp|c[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.689      ;
; 2.610 ; ula_top:U2|ula:ins_ula_cmp|c[6]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.261     ; 1.689      ;
; 2.611 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.263     ; 1.688      ;
; 2.611 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                    ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.263     ; 1.688      ;
+-------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 67.698 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.074     ; 3.657      ;
; 67.698 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.074     ; 3.657      ;
; 67.698 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock            ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.074     ; 3.657      ;
; 67.698 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.074     ; 3.657      ;
; 67.776 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[3]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.075     ; 3.578      ;
; 67.776 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock             ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.075     ; 3.578      ;
; 67.776 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.075     ; 3.578      ;
; 67.776 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.075     ; 3.578      ;
; 67.776 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.075     ; 3.578      ;
; 67.776 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.075     ; 3.578      ;
; 67.776 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.075     ; 3.578      ;
; 67.776 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[0]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.075     ; 3.578      ;
; 68.049 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.073     ; 3.307      ;
; 68.049 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Send                ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.073     ; 3.307      ;
; 68.092 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.073     ; 3.264      ;
; 68.092 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.073     ; 3.264      ;
; 68.150 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.074     ; 3.205      ;
; 68.150 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.074     ; 3.205      ;
; 68.150 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.074     ; 3.205      ;
; 68.191 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.073     ; 3.165      ;
; 68.191 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.073     ; 3.165      ;
; 68.191 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[8]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.073     ; 3.165      ;
; 68.191 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.073     ; 3.165      ;
; 68.191 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[6]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.073     ; 3.165      ;
; 68.647 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.072     ; 2.710      ;
; 68.647 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.072     ; 2.710      ;
; 68.647 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.072     ; 2.710      ;
; 68.647 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.072     ; 2.710      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.162 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.429      ;
; 2.162 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.429      ;
; 2.162 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.429      ;
; 2.162 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.429      ;
; 2.479 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.745      ;
; 2.479 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.745      ;
; 2.479 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[8]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.745      ;
; 2.479 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.745      ;
; 2.479 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[6]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.745      ;
; 2.518 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.783      ;
; 2.518 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.783      ;
; 2.518 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.783      ;
; 2.588 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.854      ;
; 2.588 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.854      ;
; 2.617 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.883      ;
; 2.617 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Send                ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.883      ;
; 2.821 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[3]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.085      ;
; 2.821 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock             ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.085      ;
; 2.821 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.085      ;
; 2.821 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.085      ;
; 2.821 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.085      ;
; 2.821 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.085      ;
; 2.821 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.085      ;
; 2.821 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[0]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.085      ;
; 2.870 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.135      ;
; 2.870 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.135      ;
; 2.870 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock            ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.135      ;
; 2.870 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.135      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'                                                      ;
+--------+--------------+----------------+------------+-----------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                             ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------+-----------------------------------+------------+-----------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|IORQ_n              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|MREQ_n              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|RD_n                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[5]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[6]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[7]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ALU_Op_r[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ALU_Op_r[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ALU_Op_r[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ALU_Op_r[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[12]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[13]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[14]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[15]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Alternate    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Arith16_r    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Auto_Wait_t1 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Auto_Wait_t2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BTR_r        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Halt_FF      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|INT_s        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[5]        ;
+--------+--------------+----------------+------------+-----------------------------------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|clk7'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|Border_n       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|CPUClk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|HSync_n        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|INT_n          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SLoad          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[3]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[4]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[5]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[6]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[7]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[8]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|rSpk           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[3]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[5]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[6]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[7]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[8]          ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|CPUClk         ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[0]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[1]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[2]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[3]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[4]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[5]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[6]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[7]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[8]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[3]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[5]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[6]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[7]          ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[8]          ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|Border_n       ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SLoad          ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[0]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[1]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[2]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[4]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[5]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[6]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[7]   ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[3]           ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|HSync_n        ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|INT_n          ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[4]           ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[5]           ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[6]           ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[7]           ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[0]           ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[1]           ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[2]           ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[3]           ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[4]           ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[5]           ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7]     ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0]     ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1]     ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2]     ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3]     ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4]     ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5]     ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6]     ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7]     ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1]     ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4]     ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[0]|clk             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[1]|clk             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[2]|clk             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[3]|clk             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[4]|clk             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[5]|clk             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[6]|clk             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[7]|clk             ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n~clkctrl|inclk[0] ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n|q                ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n~clkctrl|inclk[0] ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n~clkctrl|outclk   ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[1]|clk             ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[4]|clk             ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[0]|clk             ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[2]|clk             ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[3]|clk             ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[5]|clk             ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[6]|clk             ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[7]|clk             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]       ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]       ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]       ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]       ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]       ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]       ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]       ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]       ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]       ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]       ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]       ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]       ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[1]|clk               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[4]|clk               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[5]|clk               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[6]|clk               ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[7]|clk               ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[0]|clk               ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[2]|clk               ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[3]|clk               ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n~clkctrl|inclk[0] ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n|q                ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n~clkctrl|inclk[0] ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n~clkctrl|outclk   ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[2]|clk               ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[3]|clk               ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[0]|clk               ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[1]|clk               ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[4]|clk               ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[5]|clk               ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[6]|clk               ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[7]|clk               ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7]     ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3]     ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0]     ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1]     ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2]     ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4]     ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5]     ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6]     ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7]     ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0]     ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1]     ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2]     ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4]     ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5]     ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6]     ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7]     ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3]     ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[0]|clk             ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[1]|clk             ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[2]|clk             ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[4]|clk             ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[5]|clk             ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[6]|clk             ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[7]|clk             ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[3]|clk             ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n~clkctrl|inclk[0] ;
; 0.484  ; 0.484        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n|q                ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n~clkctrl|inclk[0] ;
; 0.515  ; 0.515        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n~clkctrl|outclk   ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[3]|clk             ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[0]|clk             ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[1]|clk             ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[2]|clk             ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[4]|clk             ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[5]|clk             ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[6]|clk             ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[7]|clk             ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4]  ;
; 0.176  ; 0.392        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0]  ;
; 0.176  ; 0.392        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1]  ;
; 0.176  ; 0.392        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2]  ;
; 0.176  ; 0.392        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3]  ;
; 0.176  ; 0.392        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4]  ;
; 0.418  ; 0.602        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0]  ;
; 0.418  ; 0.602        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1]  ;
; 0.418  ; 0.602        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2]  ;
; 0.418  ; 0.602        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3]  ;
; 0.418  ; 0.602        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4]  ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n~clkctrl|inclk[0] ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n~clkctrl|outclk   ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[0]|clk          ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[1]|clk          ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[2]|clk          ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[3]|clk          ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n|q                ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[0]|clk          ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[1]|clk          ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[2]|clk          ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[3]|clk          ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[4]|clk          ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n~clkctrl|inclk[0] ;
; 0.575  ; 0.575        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------+
; 5.666 ; 5.850        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[1]    ;
; 5.666 ; 5.850        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[7]    ;
; 5.666 ; 5.850        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[8]    ;
; 5.671 ; 5.887        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[2]   ;
; 5.672 ; 5.888        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[0]   ;
; 5.672 ; 5.888        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[1]   ;
; 5.672 ; 5.888        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[3]   ;
; 5.672 ; 5.888        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[4]   ;
; 5.672 ; 5.888        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[5]   ;
; 5.672 ; 5.888        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[6]   ;
; 5.672 ; 5.888        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[7]   ;
; 5.672 ; 5.856        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|idle1         ;
; 5.672 ; 5.856        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_cmd[1]    ;
; 5.672 ; 5.856        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[2]      ;
; 5.672 ; 5.856        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|temp[0]       ;
; 5.674 ; 5.858        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[0]      ;
; 5.674 ; 5.858        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[3]      ;
; 5.674 ; 5.858        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[4]      ;
; 5.675 ; 5.859        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[0]       ;
; 5.675 ; 5.859        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[1]       ;
; 5.675 ; 5.859        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[2]       ;
; 5.675 ; 5.859        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[3]       ;
; 5.675 ; 5.859        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[5]       ;
; 5.675 ; 5.859        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[6]       ;
; 5.675 ; 5.859        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[7]       ;
; 5.677 ; 5.861        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[4]       ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[10]     ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[11]     ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[3]      ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[4]      ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[5]      ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[6]      ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[7]      ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[8]      ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[9]      ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dqmh      ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dqml      ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[1]      ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|temp[1]       ;
; 5.715 ; 5.899        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|temp[2]       ;
; 5.716 ; 5.900        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[0]      ;
; 5.716 ; 5.900        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[1]      ;
; 5.716 ; 5.900        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[2]      ;
; 5.716 ; 5.900        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_ba[0]     ;
; 5.716 ; 5.900        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_ba[1]     ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[0]    ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[2]    ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[3]    ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[4]    ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[5]    ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[6]    ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[9]    ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_cmd[0]    ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_cmd[2]    ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[0]     ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[0]~en  ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[10]    ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[10]~en ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[11]    ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[11]~en ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[12]~en ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[13]~en ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[14]~en ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[15]~en ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[1]     ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[1]~en  ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[2]~en  ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[3]     ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[3]~en  ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[4]~en  ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[5]~en  ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[6]~en  ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[7]~en  ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[8]     ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[8]~en  ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[9]     ;
; 5.717 ; 5.901        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[9]~en  ;
; 5.719 ; 5.903        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[12]    ;
; 5.719 ; 5.903        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[13]    ;
; 5.719 ; 5.903        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[14]    ;
; 5.719 ; 5.903        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[15]    ;
; 5.719 ; 5.903        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[2]     ;
; 5.719 ; 5.903        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[4]     ;
; 5.719 ; 5.903        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[5]     ;
; 5.719 ; 5.903        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[6]     ;
; 5.719 ; 5.903        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[7]     ;
; 5.781 ; 5.997        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[12]    ;
; 5.781 ; 5.997        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[13]    ;
; 5.781 ; 5.997        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[14]    ;
; 5.781 ; 5.997        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[15]    ;
; 5.781 ; 5.997        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[2]     ;
; 5.781 ; 5.997        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[4]     ;
; 5.781 ; 5.997        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[5]     ;
; 5.781 ; 5.997        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[6]     ;
; 5.781 ; 5.997        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[7]     ;
; 5.783 ; 5.999        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[0]     ;
; 5.783 ; 5.999        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[10]    ;
; 5.783 ; 5.999        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[10]~en ;
; 5.783 ; 5.999        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[11]    ;
; 5.783 ; 5.999        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[11]~en ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 10.360 ; 10.360       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.360 ; 10.360       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.360 ; 10.360       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.360 ; 10.360       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.360 ; 10.360       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.392 ; 10.392       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.409 ; 10.409       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.416 ; 10.416       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.417 ; 10.417       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.441 ; 10.441       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.472 ; 10.472       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.472 ; 10.472       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.472 ; 10.472       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.472 ; 10.472       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.472 ; 10.472       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.833 ; 20.833       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 17.531 ; 17.747       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store                                   ;
; 17.577 ; 17.793       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ;
; 17.577 ; 17.807       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 17.577 ; 17.807       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ;
; 17.578 ; 17.808       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ;
; 17.578 ; 17.808       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 17.579 ; 17.809       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 17.579 ; 17.809       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_we_reg        ;
; 17.579 ; 17.809       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 17.579 ; 17.809       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ;
; 17.579 ; 17.809       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ;
; 17.579 ; 17.809       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ;
; 17.579 ; 17.809       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_we_reg        ;
; 17.579 ; 17.809       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 17.580 ; 17.810       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ;
; 17.580 ; 17.810       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ;
; 17.580 ; 17.810       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ;
; 17.580 ; 17.810       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_we_reg        ;
; 17.580 ; 17.810       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 17.580 ; 17.810       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 17.580 ; 17.810       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_we_reg        ;
; 17.580 ; 17.810       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_we_reg       ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_address_reg0 ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_we_reg       ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_we_reg        ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_we_reg        ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ;
; 17.581 ; 17.811       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_address_reg0 ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_we_reg       ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_we_reg       ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_we_reg        ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_we_reg        ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_address_reg0                ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_re_reg                      ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_address_reg0                ;
; 17.582 ; 17.812       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_re_reg                      ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_we_reg       ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_we_reg        ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_address_reg0                ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_re_reg                      ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_address_reg0                ;
; 17.583 ; 17.813       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_re_reg                      ;
; 17.584 ; 17.814       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 17.584 ; 17.814       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 17.584 ; 17.814       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 17.584 ; 17.814       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 17.584 ; 17.814       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_address_reg0                ;
; 17.584 ; 17.814       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_re_reg                      ;
; 17.585 ; 17.815       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 17.585 ; 17.815       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_address_reg0 ;
; 17.585 ; 17.815       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_we_reg       ;
; 17.585 ; 17.815       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 17.585 ; 17.815       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 17.585 ; 17.815       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_we_reg        ;
; 17.587 ; 17.817       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 17.587 ; 17.817       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 17.588 ; 17.818       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[7]                                         ;
; 17.589 ; 17.819       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[1]                                         ;
; 17.589 ; 17.819       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[2]                                         ;
; 17.589 ; 17.819       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[4]                                         ;
; 17.589 ; 17.819       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[5]                                         ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[3]                                         ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[6]                                         ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[0]                                         ;
; 17.656 ; 17.886       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[0]                                         ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[1]                                         ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[3]                                         ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[4]                                         ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[5]                                         ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[6]                                         ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[7]                                         ;
; 17.658 ; 17.888       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_datain_reg0  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+
; 35.430 ; 35.646       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[1]                             ;
; 35.430 ; 35.646       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[2]                             ;
; 35.430 ; 35.646       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[3]                             ;
; 35.430 ; 35.646       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2ClockPrevious                        ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock                              ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady                             ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[0]                            ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]                            ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]                            ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[3]                            ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]                            ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock                               ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]                           ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                           ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                           ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                           ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]                           ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]                           ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[6]                           ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                           ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[8]                           ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock                            ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break                           ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck                        ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended                        ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak                   ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs                            ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck                        ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                           ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT                      ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[0]                             ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[1]                             ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[2]                             ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[3]                             ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[2]                                 ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[3]                                 ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[4]                                 ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[5]                                 ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[6]                                 ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[7]                                 ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[0] ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[1] ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[2] ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[3] ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[4] ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|Output          ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|DelayCounter[0]  ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|DelayCounter[1]  ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|DelayCounter[2]  ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|DelayCounter[3]  ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|DelayCounter[4]  ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|Internal         ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|Output           ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2DataOut                              ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[0]                          ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[10]                         ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[11]                         ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[12]                         ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[1]                          ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[2]                          ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[3]                          ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[4]                          ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[5]                          ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[6]                          ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[7]                          ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[8]                          ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[9]                          ;
; 35.431 ; 35.647       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                      ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Send                                  ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd                        ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[0]                             ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[0]                                 ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Byte[1]                                 ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|CountOnes                               ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DReady                                  ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[0]                             ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[1]                             ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[2]                             ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[3]                             ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[4]                             ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]                             ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[6]                             ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]                             ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataReady                               ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|Internal        ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Busy                                 ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2ClockOut                             ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Clock_Z                              ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Data_Z                               ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error                                ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.CheckAck                          ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.Idle                              ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.InhibitComunication               ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.ReceiveData                       ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.RequestToSend                     ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.SendData                          ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.WaitRiseClock                     ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[0][4]                                                                               ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[1][4]                                                                               ;
; 35.432 ; 35.648       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[2][4]                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                      ;
+---------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+---------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 71.191  ; 71.375       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[0]                                            ;
; 71.191  ; 71.375       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[1]                                            ;
; 71.191  ; 71.375       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[2]                                            ;
; 71.191  ; 71.375       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[3]                                            ;
; 71.191  ; 71.375       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[4]                                            ;
; 71.191  ; 71.375       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[5]                                            ;
; 71.191  ; 71.375       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[6]                                            ;
; 71.191  ; 71.375       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[7]                                            ;
; 71.191  ; 71.375       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[8]                                            ;
; 71.191  ; 71.375       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[9]                                            ;
; 71.192  ; 71.376       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[0]                                             ;
; 71.192  ; 71.376       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[1]                                             ;
; 71.192  ; 71.376       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[2]                                             ;
; 71.192  ; 71.376       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[3]                                             ;
; 71.192  ; 71.376       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[4]                                             ;
; 71.192  ; 71.376       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[5]                                             ;
; 71.192  ; 71.376       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[6]                                             ;
; 71.192  ; 71.376       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[7]                                             ;
; 71.192  ; 71.376       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[8]                                             ;
; 71.192  ; 71.376       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[9]                                             ;
; 71.193  ; 71.377       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|ihsync_last                                          ;
; 71.257  ; 71.473       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[0]                                             ;
; 71.257  ; 71.473       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[1]                                             ;
; 71.257  ; 71.473       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[2]                                             ;
; 71.257  ; 71.473       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[3]                                             ;
; 71.257  ; 71.473       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[4]                                             ;
; 71.257  ; 71.473       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[5]                                             ;
; 71.257  ; 71.473       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[6]                                             ;
; 71.257  ; 71.473       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[7]                                             ;
; 71.257  ; 71.473       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[8]                                             ;
; 71.257  ; 71.473       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[9]                                             ;
; 71.257  ; 71.473       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|ihsync_last                                          ;
; 71.259  ; 71.475       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[0]                                            ;
; 71.259  ; 71.475       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[1]                                            ;
; 71.259  ; 71.475       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[2]                                            ;
; 71.259  ; 71.475       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[3]                                            ;
; 71.259  ; 71.475       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[4]                                            ;
; 71.259  ; 71.475       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[5]                                            ;
; 71.259  ; 71.475       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[6]                                            ;
; 71.259  ; 71.475       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[7]                                            ;
; 71.259  ; 71.475       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[8]                                            ;
; 71.259  ; 71.475       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[9]                                            ;
; 71.392  ; 71.392       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 71.392  ; 71.392       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 71.415  ; 71.415       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[0]|clk                                                     ;
; 71.415  ; 71.415       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[1]|clk                                                     ;
; 71.415  ; 71.415       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[2]|clk                                                     ;
; 71.415  ; 71.415       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[3]|clk                                                     ;
; 71.415  ; 71.415       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[4]|clk                                                     ;
; 71.415  ; 71.415       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[5]|clk                                                     ;
; 71.415  ; 71.415       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[6]|clk                                                     ;
; 71.415  ; 71.415       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[7]|clk                                                     ;
; 71.415  ; 71.415       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[8]|clk                                                     ;
; 71.415  ; 71.415       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[9]|clk                                                     ;
; 71.416  ; 71.416       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[0]|clk                                                      ;
; 71.416  ; 71.416       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[1]|clk                                                      ;
; 71.416  ; 71.416       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[2]|clk                                                      ;
; 71.416  ; 71.416       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[3]|clk                                                      ;
; 71.416  ; 71.416       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[4]|clk                                                      ;
; 71.416  ; 71.416       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[5]|clk                                                      ;
; 71.416  ; 71.416       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[6]|clk                                                      ;
; 71.416  ; 71.416       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[7]|clk                                                      ;
; 71.416  ; 71.416       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[8]|clk                                                      ;
; 71.416  ; 71.416       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[9]|clk                                                      ;
; 71.417  ; 71.417       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|ihsync_last|clk                                                   ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[0]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[1]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[2]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[3]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[4]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[5]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[6]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[7]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[8]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[9]|clk                                                      ;
; 71.436  ; 71.436       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|ihsync_last|clk                                                   ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[0]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[1]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[2]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[3]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[4]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[5]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[6]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[7]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[8]|clk                                                     ;
; 71.438  ; 71.438       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[9]|clk                                                     ;
; 71.460  ; 71.460       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 71.460  ; 71.460       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[0]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[1]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[2]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[3]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[4]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[5]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[6]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[7]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[8]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[9]                                             ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[0]                                            ;
; 140.367 ; 142.854      ; 2.487          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[1]                                            ;
+---------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 5.163 ; 5.195 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 4.590 ; 4.636 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 4.368 ; 4.454 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 4.636 ; 4.726 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 4.941 ; 4.960 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 4.909 ; 5.008 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 4.608 ; 4.715 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 4.972 ; 5.049 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 5.163 ; 5.195 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 4.172 ; 4.235 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 4.565 ; 4.617 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 4.289 ; 4.406 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 4.692 ; 4.730 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 4.894 ; 4.972 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 4.834 ; 4.902 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 5.034 ; 5.126 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 4.810 ; 4.915 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 5.821 ; 5.880 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 5.806 ; 5.736 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; -3.460 ; -3.513 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; -3.806 ; -3.815 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; -3.648 ; -3.721 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; -3.870 ; -3.931 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; -4.162 ; -4.155 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; -4.088 ; -4.163 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; -3.801 ; -3.882 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; -4.170 ; -4.214 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; -4.329 ; -4.342 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; -3.460 ; -3.513 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; -3.838 ; -3.880 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; -3.574 ; -3.678 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; -3.935 ; -3.961 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; -4.091 ; -4.155 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; -4.029 ; -4.078 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; -4.285 ; -4.367 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; -4.010 ; -4.101 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; -3.396 ; -3.417 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; -3.478 ; -3.471 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; SDRAM_CLK     ; CLK                             ; 3.068 ;       ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_A[*]    ; CLK                             ; 6.321 ; 6.182 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLK                             ; 5.197 ; 4.935 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLK                             ; 6.060 ; 5.914 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLK                             ; 4.731 ; 4.519 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLK                             ; 4.961 ; 4.738 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLK                             ; 5.466 ; 5.118 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLK                             ; 5.272 ; 5.008 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLK                             ; 4.974 ; 4.769 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLK                             ; 5.689 ; 5.361 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLK                             ; 5.663 ; 5.351 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLK                             ; 4.691 ; 4.560 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLK                             ; 5.340 ; 5.080 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLK                             ; 5.051 ; 4.857 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLK                             ; 6.321 ; 6.182 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLK                             ; 5.239 ; 4.997 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]  ; CLK                             ; 4.786 ; 4.578 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLK                             ; 5.239 ; 4.997 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N   ; CLK                             ; 5.665 ; 5.402 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLK                             ;       ; 2.937 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLK                             ; 6.914 ; 6.734 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK                             ; 5.962 ; 5.724 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK                             ; 6.307 ; 5.913 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK                             ; 4.945 ; 4.749 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK                             ; 6.914 ; 6.734 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK                             ; 4.587 ; 4.472 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK                             ; 4.940 ; 4.762 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK                             ; 5.022 ; 4.851 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK                             ; 6.210 ; 5.725 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK                             ; 5.203 ; 4.929 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK                             ; 4.933 ; 4.721 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK                             ; 5.821 ; 5.436 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK                             ; 5.596 ; 5.272 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK                             ; 5.213 ; 4.927 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK                             ; 5.233 ; 4.927 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK                             ; 5.278 ; 5.034 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK                             ; 5.310 ; 5.077 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLK                             ; 4.989 ; 4.762 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLK                             ; 6.514 ; 6.013 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N   ; CLK                             ; 7.327 ; 7.052 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N    ; CLK                             ; 6.408 ; 6.073 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK                             ; 4.733 ; 4.965 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK                             ; 4.710 ; 4.934 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_B[*]      ; CLK                             ; 6.877 ; 6.619 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[2]     ; CLK                             ; 6.877 ; 6.619 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[3]     ; CLK                             ; 6.614 ; 6.147 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[4]     ; CLK                             ; 5.933 ; 5.565 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_G[*]      ; CLK                             ; 6.970 ; 6.698 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[3]     ; CLK                             ; 5.675 ; 5.394 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[4]     ; CLK                             ; 6.634 ; 6.180 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[5]     ; CLK                             ; 6.970 ; 6.698 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_HS        ; CLK                             ; 4.845 ; 4.651 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_R[*]      ; CLK                             ; 7.874 ; 7.411 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[2]     ; CLK                             ; 6.492 ; 6.070 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[3]     ; CLK                             ; 7.874 ; 7.411 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[4]     ; CLK                             ; 6.492 ; 6.070 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_VS        ; CLK                             ; 4.765 ; 4.606 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; BUZZER        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 7.033 ; 6.721 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|clk7                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; SDRAM_CLK     ; CLK                             ; 2.607 ;       ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_A[*]    ; CLK                             ; 4.157 ; 3.988 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLK                             ; 4.639 ; 4.388 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLK                             ; 5.519 ; 5.381 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLK                             ; 4.193 ; 3.988 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLK                             ; 4.418 ; 4.202 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLK                             ; 4.902 ; 4.566 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLK                             ; 4.715 ; 4.460 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLK                             ; 4.429 ; 4.231 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLK                             ; 5.116 ; 4.799 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLK                             ; 5.091 ; 4.790 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLK                             ; 4.157 ; 4.030 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLK                             ; 4.777 ; 4.526 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLK                             ; 4.503 ; 4.315 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLK                             ; 5.773 ; 5.641 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLK                             ; 4.245 ; 4.045 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]  ; CLK                             ; 4.245 ; 4.045 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLK                             ; 4.681 ; 4.447 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N   ; CLK                             ; 5.093 ; 4.839 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLK                             ;       ; 2.481 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLK                             ; 4.054 ; 3.942 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK                             ; 5.378 ; 5.149 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK                             ; 5.709 ; 5.330 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK                             ; 4.398 ; 4.209 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK                             ; 6.339 ; 6.167 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK                             ; 4.054 ; 3.942 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK                             ; 4.393 ; 4.221 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK                             ; 4.475 ; 4.309 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK                             ; 5.615 ; 5.148 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK                             ; 4.649 ; 4.384 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK                             ; 4.390 ; 4.185 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK                             ; 5.242 ; 4.871 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK                             ; 5.026 ; 4.713 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK                             ; 4.658 ; 4.382 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK                             ; 4.677 ; 4.382 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK                             ; 4.720 ; 4.485 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK                             ; 4.751 ; 4.527 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLK                             ; 4.443 ; 4.224 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLK                             ; 5.908 ; 5.425 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N   ; CLK                             ; 6.737 ; 6.475 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N    ; CLK                             ; 5.804 ; 5.482 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK                             ; 4.195 ; 4.420 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK                             ; 4.172 ; 4.389 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_B[*]      ; CLK                             ; 5.365 ; 5.011 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[2]     ; CLK                             ; 6.319 ; 6.074 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[3]     ; CLK                             ; 5.720 ; 5.297 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[4]     ; CLK                             ; 5.365 ; 5.011 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_G[*]      ; CLK                             ; 5.118 ; 4.847 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[3]     ; CLK                             ; 5.118 ; 4.847 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[4]     ; CLK                             ; 5.770 ; 5.350 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[5]     ; CLK                             ; 6.412 ; 6.152 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_HS        ; CLK                             ; 4.301 ; 4.113 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_R[*]      ; CLK                             ; 5.902 ; 5.496 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[2]     ; CLK                             ; 5.902 ; 5.496 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[3]     ; CLK                             ; 6.888 ; 6.481 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[4]     ; CLK                             ; 5.902 ; 5.496 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_VS        ; CLK                             ; 4.226 ; 4.072 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; BUZZER        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 6.741 ; 6.440 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|clk7                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 4.285 ; 4.192 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 5.470 ; 5.371 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 5.014 ; 4.915 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 4.846 ; 4.771 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 6.158 ; 6.131 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 5.096 ; 5.021 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 5.048 ; 4.973 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 4.936 ; 4.843 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 5.211 ; 5.118 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 5.072 ; 4.979 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 4.996 ; 4.903 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 5.045 ; 4.952 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 4.688 ; 4.595 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 4.681 ; 4.588 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 4.627 ; 4.534 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 4.308 ; 4.215 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 4.285 ; 4.192 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 4.989 ; 4.890 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 4.653 ; 4.554 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                              ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 3.751 ; 3.658 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 4.935 ; 4.836 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 4.498 ; 4.399 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 4.332 ; 4.257 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 5.643 ; 5.616 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 4.572 ; 4.497 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 4.526 ; 4.451 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 4.376 ; 4.283 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 4.640 ; 4.547 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 4.506 ; 4.413 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 4.434 ; 4.341 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 4.481 ; 4.388 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 4.138 ; 4.045 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 4.132 ; 4.039 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 4.080 ; 3.987 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 3.773 ; 3.680 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 3.751 ; 3.658 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 4.472 ; 4.373 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 4.149 ; 4.050 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                             ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 4.112     ; 4.205     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 5.120     ; 5.219     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 4.746     ; 4.845     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 4.578     ; 4.653     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 5.931     ; 5.958     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 4.731     ; 4.806     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 4.697     ; 4.772     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 4.625     ; 4.718     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 4.793     ; 4.886     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 4.839     ; 4.932     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 4.716     ; 4.809     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 4.749     ; 4.842     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 4.456     ; 4.549     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 4.463     ; 4.556     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 4.412     ; 4.505     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 4.133     ; 4.226     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 4.112     ; 4.205     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 4.694     ; 4.793     ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 4.413     ; 4.512     ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                     ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 3.582     ; 3.675     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 4.595     ; 4.694     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 4.236     ; 4.335     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 4.072     ; 4.147     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 5.423     ; 5.450     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 4.219     ; 4.294     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 4.186     ; 4.261     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 4.074     ; 4.167     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 4.235     ; 4.328     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 4.279     ; 4.372     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 4.161     ; 4.254     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 4.193     ; 4.286     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 3.911     ; 4.004     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 3.918     ; 4.011     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 3.869     ; 3.962     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 3.602     ; 3.695     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 3.582     ; 3.675     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 4.185     ; 4.284     ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 3.915     ; 4.014     ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; -5.620 ; -1472.349     ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; -3.734 ; -277.240      ;
; U0|altpll_component|auto_generated|pll1|clk[0] ; -3.415 ; -132.617      ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; -2.716 ; -56.534       ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; -2.149 ; -16.686       ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; -2.113 ; -22.990       ;
; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; -1.899 ; -13.650       ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; -1.074 ; -36.259       ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; -0.451 ; -2.852        ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; 0.125  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; -0.896 ; -8.906        ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; -0.447 ; -0.501        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; -0.245 ; -0.485        ;
; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.176  ; 0.000         ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; 0.193  ; 0.000         ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; 0.235  ; 0.000         ;
; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; 0.292  ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.295  ; 0.000         ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; 0.506  ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; 1.034  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U0|altpll_component|auto_generated|pll1|clk[2] ; 69.650 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.999 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; -1.000 ; -355.000      ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; -1.000 ; -55.000       ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; -1.000 ; -8.000        ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; -1.000 ; -8.000        ;
; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; -1.000 ; -8.000        ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; -1.000 ; -5.000        ;
; U0|altpll_component|auto_generated|pll1|clk[0] ; 5.679  ; 0.000         ;
; CLK                                            ; 10.011 ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; 17.590 ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; 35.448 ; 0.000         ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; 71.182 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'                                                                                                                            ;
+--------+------------------------+-----------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                 ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -5.620 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.768      ;
; -5.611 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.759      ;
; -5.604 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.146      ; 6.737      ;
; -5.601 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.156      ; 6.744      ;
; -5.595 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.146      ; 6.728      ;
; -5.592 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.156      ; 6.735      ;
; -5.590 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.738      ;
; -5.586 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.171      ; 6.744      ;
; -5.581 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.729      ;
; -5.577 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.171      ; 6.735      ;
; -5.545 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.182      ; 6.714      ;
; -5.536 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.182      ; 6.705      ;
; -5.519 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.667      ;
; -5.518 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.666      ;
; -5.517 ; T80s:U1|T80:u0|IR[4]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.665      ;
; -5.511 ; T80s:U1|T80:u0|F[0]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.659      ;
; -5.510 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.658      ;
; -5.509 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.657      ;
; -5.506 ; T80s:U1|T80:u0|IR[2]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.165      ; 6.658      ;
; -5.504 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.145      ; 6.636      ;
; -5.501 ; T80s:U1|T80:u0|IR[4]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.146      ; 6.634      ;
; -5.498 ; T80s:U1|T80:u0|IR[4]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.156      ; 6.641      ;
; -5.495 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.160      ; 6.642      ;
; -5.495 ; T80s:U1|T80:u0|F[0]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.146      ; 6.628      ;
; -5.495 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.145      ; 6.627      ;
; -5.492 ; T80s:U1|T80:u0|F[0]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.156      ; 6.635      ;
; -5.490 ; T80s:U1|T80:u0|IR[2]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.150      ; 6.627      ;
; -5.487 ; T80s:U1|T80:u0|IR[2]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.160      ; 6.634      ;
; -5.487 ; T80s:U1|T80:u0|IR[4]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.635      ;
; -5.486 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.160      ; 6.633      ;
; -5.483 ; T80s:U1|T80:u0|IR[4]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.171      ; 6.641      ;
; -5.481 ; T80s:U1|T80:u0|F[0]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.629      ;
; -5.477 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.153      ; 6.617      ;
; -5.477 ; T80s:U1|T80:u0|F[0]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.171      ; 6.635      ;
; -5.476 ; T80s:U1|T80:u0|IR[2]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.165      ; 6.628      ;
; -5.472 ; T80s:U1|T80:u0|IR[2]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.175      ; 6.634      ;
; -5.468 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.153      ; 6.608      ;
; -5.466 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|IncDecZ                  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.171      ; 6.624      ;
; -5.462 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.176      ; 6.625      ;
; -5.459 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[6][6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.168      ; 6.614      ;
; -5.457 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|IncDecZ                  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.171      ; 6.615      ;
; -5.453 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.176      ; 6.616      ;
; -5.452 ; T80s:U1|T80:u0|F[2]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.600      ;
; -5.450 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.179      ; 6.616      ;
; -5.450 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[6][6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.168      ; 6.605      ;
; -5.449 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.176      ; 6.612      ;
; -5.448 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.174      ; 6.609      ;
; -5.442 ; T80s:U1|T80:u0|IR[4]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.182      ; 6.611      ;
; -5.441 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.179      ; 6.607      ;
; -5.440 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.176      ; 6.603      ;
; -5.440 ; T80s:U1|T80:u0|IR[3]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.165      ; 6.592      ;
; -5.439 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.174      ; 6.600      ;
; -5.439 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.144      ; 6.570      ;
; -5.438 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.172      ; 6.597      ;
; -5.436 ; T80s:U1|T80:u0|F[0]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.182      ; 6.605      ;
; -5.436 ; T80s:U1|T80:u0|F[2]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.146      ; 6.569      ;
; -5.433 ; T80s:U1|T80:u0|F[2]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.156      ; 6.576      ;
; -5.431 ; T80s:U1|T80:u0|IR[2]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.186      ; 6.604      ;
; -5.430 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.144      ; 6.561      ;
; -5.429 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.162      ; 6.578      ;
; -5.429 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[4][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.172      ; 6.588      ;
; -5.425 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.144      ; 6.556      ;
; -5.424 ; T80s:U1|T80:u0|IR[3]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.150      ; 6.561      ;
; -5.422 ; T80s:U1|T80:u0|F[2]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.570      ;
; -5.421 ; T80s:U1|T80:u0|IR[3]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.160      ; 6.568      ;
; -5.420 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[6][1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.162      ; 6.569      ;
; -5.418 ; T80s:U1|T80:u0|F[2]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.171      ; 6.576      ;
; -5.416 ; T80s:U1|T80:u0|IR[4]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.564      ;
; -5.416 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.144      ; 6.547      ;
; -5.415 ; T80s:U1|T80:u0|IR[4]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.563      ;
; -5.410 ; T80s:U1|T80:u0|IR[3]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.165      ; 6.562      ;
; -5.410 ; T80s:U1|T80:u0|F[0]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.558      ;
; -5.409 ; T80s:U1|T80:u0|F[0]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.557      ;
; -5.406 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.163      ; 6.556      ;
; -5.406 ; T80s:U1|T80:u0|IR[3]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.175      ; 6.568      ;
; -5.405 ; T80s:U1|T80:u0|IR[2]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.165      ; 6.557      ;
; -5.404 ; T80s:U1|T80:u0|IR[2]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.165      ; 6.556      ;
; -5.401 ; T80s:U1|T80:u0|IR[4]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.145      ; 6.533      ;
; -5.400 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.176      ; 6.563      ;
; -5.397 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.163      ; 6.547      ;
; -5.395 ; T80s:U1|T80:u0|F[0]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.145      ; 6.527      ;
; -5.392 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.540      ;
; -5.392 ; T80s:U1|T80:u0|IR[4]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.160      ; 6.539      ;
; -5.391 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[5][4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.176      ; 6.554      ;
; -5.390 ; T80s:U1|T80:u0|IR[2]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[3][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.149      ; 6.526      ;
; -5.386 ; T80s:U1|T80:u0|F[0]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.160      ; 6.533      ;
; -5.385 ; T80s:U1|T80:u0|IR[1]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.160      ; 6.532      ;
; -5.383 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.161      ; 6.531      ;
; -5.381 ; T80s:U1|T80:u0|IR[2]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.164      ; 6.532      ;
; -5.377 ; T80s:U1|T80:u0|F[2]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.182      ; 6.546      ;
; -5.374 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.172      ; 6.533      ;
; -5.374 ; T80s:U1|T80:u0|IR[4]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.153      ; 6.514      ;
; -5.369 ; T80s:U1|T80:u0|IR[1]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.145      ; 6.501      ;
; -5.368 ; T80s:U1|T80:u0|F[0]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsL[7][6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.153      ; 6.508      ;
; -5.367 ; T80s:U1|T80:u0|IR[5]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.166      ; 6.520      ;
; -5.366 ; T80s:U1|T80:u0|IR[1]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.155      ; 6.508      ;
; -5.365 ; T80s:U1|T80:u0|IR[3]   ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[3][7] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.186      ; 6.538      ;
; -5.365 ; T80s:U1|T80:u0|F[7]    ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[0][4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.172      ; 6.524      ;
; -5.364 ; T80s:U1|T80:u0|ISet[1] ; T80s:U1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.154      ; 6.505      ;
; -5.363 ; T80s:U1|T80:u0|IR[4]   ; T80s:U1|T80:u0|IncDecZ                  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 1.000        ; 0.171      ; 6.521      ;
+--------+------------------------+-----------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                       ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                                                                              ; Launch Clock                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+
; -3.734 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.432     ; 2.252      ;
; -3.732 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.429     ; 2.253      ;
; -3.732 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.430     ; 2.252      ;
; -3.730 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.427     ; 2.253      ;
; -3.725 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.430     ; 2.245      ;
; -3.717 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.432     ; 2.235      ;
; -3.715 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.430     ; 2.235      ;
; -3.713 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.432     ; 2.231      ;
; -3.699 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.429     ; 2.220      ;
; -3.697 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.427     ; 2.220      ;
; -3.691 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.434     ; 2.207      ;
; -3.691 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.434     ; 2.207      ;
; -3.668 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.434     ; 2.184      ;
; -3.668 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.434     ; 2.184      ;
; -3.656 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.427     ; 2.179      ;
; -3.641 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.429     ; 2.162      ;
; -3.618 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.424     ; 2.144      ;
; -3.616 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.422     ; 2.144      ;
; -3.614 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.427     ; 2.137      ;
; -3.613 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 2.128      ;
; -3.613 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 2.128      ;
; -3.612 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.425     ; 2.137      ;
; -3.594 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.441     ; 2.103      ;
; -3.592 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.439     ; 2.103      ;
; -3.590 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 2.105      ;
; -3.590 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 2.105      ;
; -3.586 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 2.101      ;
; -3.586 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 2.101      ;
; -3.582 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 2.097      ;
; -3.571 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.429     ; 2.092      ;
; -3.569 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.427     ; 2.092      ;
; -3.563 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 2.078      ;
; -3.563 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 2.078      ;
; -3.551 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.439     ; 2.062      ;
; -3.551 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.441     ; 2.060      ;
; -3.551 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.441     ; 2.060      ;
; -3.547 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.434     ; 2.063      ;
; -3.547 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.434     ; 2.063      ;
; -3.546 ; T80s:U1|T80:u0|A[9]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.429     ; 2.067      ;
; -3.545 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.438     ; 2.057      ;
; -3.545 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.432     ; 2.063      ;
; -3.544 ; T80s:U1|T80:u0|A[9]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.427     ; 2.067      ;
; -3.543 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.436     ; 2.057      ;
; -3.543 ; T80s:U1|T80:u0|A[7]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.430     ; 2.063      ;
; -3.543 ; T80s:U1|T80:u0|A[8]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.438     ; 2.055      ;
; -3.541 ; T80s:U1|T80:u0|A[8]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.436     ; 2.055      ;
; -3.541 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.433     ; 2.058      ;
; -3.541 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.433     ; 2.058      ;
; -3.540 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.443     ; 2.047      ;
; -3.538 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.439     ; 2.049      ;
; -3.534 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.441     ; 2.043      ;
; -3.534 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.433     ; 2.051      ;
; -3.524 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.442     ; 2.032      ;
; -3.523 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.440     ; 2.033      ;
; -3.522 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.440     ; 2.032      ;
; -3.521 ; T80s:U1|T80:u0|A[2]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.438     ; 2.033      ;
; -3.518 ; T80s:U1|T80:u0|A[5]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.432     ; 2.036      ;
; -3.516 ; T80s:U1|T80:u0|A[5]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.430     ; 2.036      ;
; -3.508 ; T80s:U1|T80:u0|A[14] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.432     ; 2.026      ;
; -3.507 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.440     ; 2.017      ;
; -3.505 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.438     ; 2.017      ;
; -3.503 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.433     ; 2.020      ;
; -3.503 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.433     ; 2.020      ;
; -3.498 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 2.013      ;
; -3.496 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.433     ; 2.013      ;
; -3.495 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.441     ; 2.004      ;
; -3.493 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.439     ; 2.004      ;
; -3.486 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.441     ; 1.995      ;
; -3.485 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.433     ; 2.002      ;
; -3.485 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.433     ; 2.002      ;
; -3.484 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.439     ; 1.995      ;
; -3.484 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.436     ; 1.998      ;
; -3.482 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.434     ; 1.998      ;
; -3.480 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.433     ; 1.997      ;
; -3.480 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.433     ; 1.997      ;
; -3.479 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.440     ; 1.989      ;
; -3.478 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.440     ; 1.988      ;
; -3.478 ; T80s:U1|MREQ_n       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.440     ; 1.988      ;
; -3.477 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.438     ; 1.989      ;
; -3.477 ; T80s:U1|RD_n         ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_we_reg        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.436     ; 1.991      ;
; -3.470 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.436     ; 1.984      ;
; -3.469 ; T80s:U1|T80:u0|A[4]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.438     ; 1.981      ;
; -3.469 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 1.984      ;
; -3.469 ; T80s:U1|RD_n         ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 1.984      ;
; -3.468 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.434     ; 1.984      ;
; -3.465 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.441     ; 1.974      ;
; -3.464 ; T80s:U1|T80:u0|A[4]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.441     ; 1.973      ;
; -3.464 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.438     ; 1.976      ;
; -3.463 ; T80s:U1|T80:u0|A[12] ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.439     ; 1.974      ;
; -3.463 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.434     ; 1.979      ;
; -3.463 ; T80s:U1|T80:u0|A[14] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.434     ; 1.979      ;
; -3.462 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.437     ; 1.975      ;
; -3.462 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.436     ; 1.976      ;
; -3.462 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.443     ; 1.969      ;
; -3.462 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_address_reg0                ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.433     ; 1.979      ;
; -3.462 ; T80s:U1|T80:u0|A[15] ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_re_reg                      ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.433     ; 1.979      ;
; -3.461 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.442     ; 1.969      ;
; -3.461 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.441     ; 1.970      ;
; -3.460 ; T80s:U1|T80:u0|A[3]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.435     ; 1.975      ;
; -3.460 ; T80s:U1|T80:u0|A[6]  ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.001        ; -1.441     ; 1.969      ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+--------+-----------------------+-------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                       ; Launch Clock                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+
; -3.415 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_a[9]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.762      ;
; -3.382 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_a[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.733      ;
; -3.382 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_a[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.733      ;
; -3.382 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_a[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.733      ;
; -3.360 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_ba[0]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.711      ;
; -3.360 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_ba[1]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.711      ;
; -3.355 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_a[9]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.702      ;
; -3.332 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_a[9]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.679      ;
; -3.322 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_a[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.673      ;
; -3.322 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_a[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.673      ;
; -3.322 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_a[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.673      ;
; -3.301 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_a[9]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.648      ;
; -3.300 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_ba[0]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.651      ;
; -3.300 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_ba[1]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.651      ;
; -3.299 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_a[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.650      ;
; -3.299 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_a[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.650      ;
; -3.299 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_a[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.650      ;
; -3.291 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_ba[0]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.642      ;
; -3.291 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_ba[1]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.642      ;
; -3.268 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_a[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.619      ;
; -3.268 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_a[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.619      ;
; -3.268 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_a[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.619      ;
; -3.246 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_ba[0]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.597      ;
; -3.246 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_ba[1]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.584     ; 1.597      ;
; -3.183 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|data[3]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.374     ; 1.744      ;
; -3.183 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|data[5]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.374     ; 1.744      ;
; -3.183 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|data[6]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.374     ; 1.744      ;
; -3.183 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|data[7]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.374     ; 1.744      ;
; -3.172 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|data[4]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.387     ; 1.720      ;
; -3.146 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|state[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.493      ;
; -3.136 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_a[10]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.483      ;
; -3.136 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_a[11]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.483      ;
; -3.136 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_a[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.483      ;
; -3.136 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_a[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.483      ;
; -3.136 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_a[5]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.483      ;
; -3.136 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_a[6]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.483      ;
; -3.136 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_a[7]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.483      ;
; -3.136 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_a[8]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.483      ;
; -3.121 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|state[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.379     ; 1.677      ;
; -3.111 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|data[3]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.374     ; 1.672      ;
; -3.111 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|data[5]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.374     ; 1.672      ;
; -3.111 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|data[6]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.374     ; 1.672      ;
; -3.111 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|data[7]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.374     ; 1.672      ;
; -3.104 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|sdr_cmd[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.449      ;
; -3.100 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|data[4]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.387     ; 1.648      ;
; -3.077 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|state[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.424      ;
; -3.076 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_a[10]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.423      ;
; -3.076 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_a[11]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.423      ;
; -3.076 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_a[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.423      ;
; -3.076 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_a[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.423      ;
; -3.076 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_a[5]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.423      ;
; -3.076 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_a[6]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.423      ;
; -3.076 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_a[7]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.423      ;
; -3.076 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_a[8]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.423      ;
; -3.073 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|data[0]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.395     ; 1.613      ;
; -3.073 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|data[1]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.395     ; 1.613      ;
; -3.073 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|data[2]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.395     ; 1.613      ;
; -3.069 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|data[3]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.374     ; 1.630      ;
; -3.069 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|data[5]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.374     ; 1.630      ;
; -3.069 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|data[6]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.374     ; 1.630      ;
; -3.069 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|data[7]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.374     ; 1.630      ;
; -3.063 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|state[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.363     ; 1.635      ;
; -3.061 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|address[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.406      ;
; -3.061 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|address[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.406      ;
; -3.061 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|address[3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.406      ;
; -3.061 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|address[4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.406      ;
; -3.061 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|address[5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.406      ;
; -3.061 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|address[6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.406      ;
; -3.061 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|address[9] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.406      ;
; -3.059 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|state[0]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.363     ; 1.631      ;
; -3.059 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_a[10]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.406      ;
; -3.059 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_a[11]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.406      ;
; -3.059 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_a[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.406      ;
; -3.059 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_a[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.406      ;
; -3.059 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_a[5]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.406      ;
; -3.059 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_a[6]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.406      ;
; -3.059 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_a[7]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.406      ;
; -3.059 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|sdr_a[8]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.406      ;
; -3.058 ; T80s:U1|MREQ_n        ; ram:U3|sdram:U_SDR|state[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.363     ; 1.630      ;
; -3.058 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|data[4]    ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.387     ; 1.606      ;
; -3.052 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|state[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.379     ; 1.608      ;
; -3.048 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|state[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.395      ;
; -3.042 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|address[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.387      ;
; -3.042 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|address[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.387      ;
; -3.042 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|address[3] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.387      ;
; -3.042 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|address[4] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.387      ;
; -3.042 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|address[5] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.387      ;
; -3.042 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|address[6] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.387      ;
; -3.042 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|address[9] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.387      ;
; -3.037 ; T80s:U1|T80:u0|RFSH_n ; ram:U3|sdram:U_SDR|state[1]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.583     ; 1.389      ;
; -3.035 ; T80s:U1|T80:u0|A[15]  ; ram:U3|sdram:U_SDR|sdr_cmd[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.590     ; 1.380      ;
; -3.023 ; T80s:U1|WR_n          ; ram:U3|sdram:U_SDR|state[2]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.379     ; 1.579      ;
; -3.022 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_a[10]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.369      ;
; -3.022 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_a[11]  ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.369      ;
; -3.022 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_a[3]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.369      ;
; -3.022 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_a[4]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.369      ;
; -3.022 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_a[5]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.369      ;
; -3.022 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_a[6]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.369      ;
; -3.022 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_a[7]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.369      ;
; -3.022 ; T80s:U1|RD_n          ; ram:U3|sdram:U_SDR|sdr_a[8]   ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; -1.588     ; 1.369      ;
+--------+-----------------------+-------------------------------+-----------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.716 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 1.362      ;
; -2.716 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 1.362      ;
; -2.716 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 1.362      ;
; -2.716 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 1.362      ;
; -2.716 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 1.362      ;
; -2.716 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 1.362      ;
; -2.716 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 1.362      ;
; -2.716 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 1.362      ;
; -2.716 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 1.362      ;
; -2.716 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|vcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 1.362      ;
; -2.688 ; ula_top:U2|ula:ins_ula_cmp|HBlank_n                                        ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.100     ; 1.538      ;
; -2.399 ; ula_top:U2|ula:ins_ula_cmp|SRegister[7]                                    ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.098     ; 1.251      ;
; -2.357 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4]                                     ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.326     ; 0.981      ;
; -2.348 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 0.994      ;
; -2.348 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 0.994      ;
; -2.348 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 0.994      ;
; -2.348 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 0.994      ;
; -2.348 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 0.994      ;
; -2.348 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 0.994      ;
; -2.348 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 0.994      ;
; -2.348 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 0.994      ;
; -2.348 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 0.994      ;
; -2.348 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|hcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 0.994      ;
; -2.197 ; ula_top:U2|ula:ins_ula_cmp|VBlank_n                                        ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.100     ; 1.047      ;
; -2.115 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.032     ; 1.033      ;
; -2.078 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.031     ; 0.997      ;
; -2.066 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.032     ; 0.984      ;
; -2.062 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.031     ; 0.981      ;
; -1.984 ; ula_top:U2|ula:ins_ula_cmp|HSync_n                                         ; scan_convert:U7|\p_out_ctrs:trigger                                                                                          ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.282     ; 0.630      ;
; -1.877 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.032     ; 0.795      ;
; -1.819 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.032     ; 0.737      ;
; -1.721 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.032     ; 0.639      ;
; -1.720 ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2]                                      ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0 ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -1.032     ; 0.638      ;
; -1.060 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|\p_out_ctrs:trigger                                                                                          ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.953      ;
; -0.986 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.879      ;
; -0.986 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.879      ;
; -0.986 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.879      ;
; -0.986 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.879      ;
; -0.986 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.879      ;
; -0.986 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.879      ;
; -0.986 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.879      ;
; -0.986 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.879      ;
; -0.986 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.879      ;
; -0.986 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.879      ;
; -0.974 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.867      ;
; -0.974 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.867      ;
; -0.974 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.867      ;
; -0.974 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.867      ;
; -0.974 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.867      ;
; -0.974 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.867      ;
; -0.974 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.867      ;
; -0.974 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.867      ;
; -0.974 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.867      ;
; -0.974 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.867      ;
; -0.968 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.861      ;
; -0.968 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.861      ;
; -0.968 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.861      ;
; -0.968 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.861      ;
; -0.968 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.861      ;
; -0.968 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.861      ;
; -0.968 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.861      ;
; -0.968 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.861      ;
; -0.968 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.861      ;
; -0.968 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|vcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.861      ;
; -0.955 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|\p_out_ctrs:trigger                                                                                          ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.848      ;
; -0.946 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[0]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.839      ;
; -0.946 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[2]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.839      ;
; -0.946 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[3]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.839      ;
; -0.946 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[4]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.839      ;
; -0.946 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[5]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.839      ;
; -0.946 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[6]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.839      ;
; -0.946 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[7]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.839      ;
; -0.946 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[8]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.839      ;
; -0.946 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[9]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.839      ;
; -0.946 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|hcnt[1]                                                                                                      ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.839      ;
; -0.759 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|ivsync_last_x2                                                                                               ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.652      ;
; -0.701 ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                         ; scan_convert:U7|ivsync_last_x2                                                                                               ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.140     ; 0.594      ;
; -0.463 ; ula_top:U2|ula:ins_ula_cmp|clk7                                            ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                              ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.137     ; 0.359      ;
; -0.442 ; ula_top:U2|ula:ins_ula_cmp|clk7                                            ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                              ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.001        ; -0.137     ; 0.338      ;
; 67.340 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2] ; keyboard:U4|keys[0][0]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.043     ; 4.031      ;
; 67.426 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1] ; keyboard:U4|keys[0][0]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.043     ; 3.945      ;
; 67.957 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.033     ; 3.424      ;
; 68.005 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.032     ; 3.377      ;
; 68.047 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3] ; keyboard:U4|keys[0][0]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.043     ; 3.324      ;
; 68.072 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.033     ; 3.309      ;
; 68.101 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4] ; keyboard:U4|keys[0][0]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.041     ; 3.272      ;
; 68.120 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.032     ; 3.262      ;
; 68.165 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended                                                ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.034     ; 3.215      ;
; 68.165 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.034     ; 3.215      ;
; 68.167 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[6]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.032     ; 3.215      ;
; 68.183 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.034     ; 3.197      ;
; 68.193 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady   ; keyboard:U4|keys[3][1]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.041     ; 3.180      ;
; 68.224 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady   ; keyboard:U4|keys[1][1]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.041     ; 3.149      ;
; 68.259 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady   ; keyboard:U4|keys[0][1]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.041     ; 3.114      ;
; 68.280 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended                                                ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.034     ; 3.100      ;
; 68.280 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[5]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.034     ; 3.100      ;
; 68.291 ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7] ; keyboard:U4|keys[3][1]                                                                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.043     ; 3.080      ;
; 68.295 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.032     ; 3.087      ;
; 68.296 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.032     ; 3.086      ;
; 68.296 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataByte[7]   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.032     ; 3.086      ;
+--------+----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                               ; Launch Clock                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.149 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.947      ; 2.994      ;
; -2.148 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.947      ; 2.993      ;
; -2.142 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.947      ; 2.987      ;
; -2.128 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.947      ; 2.973      ;
; -2.119 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.758      ; 2.775      ;
; -2.097 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.766      ; 2.761      ;
; -2.073 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.765      ; 2.736      ;
; -2.071 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.947      ; 2.916      ;
; -2.067 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.757      ; 2.722      ;
; -2.063 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.758      ; 2.719      ;
; -2.026 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.943      ; 2.867      ;
; -2.024 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.767      ; 2.689      ;
; -2.023 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.766      ; 2.687      ;
; -1.955 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.760      ; 2.613      ;
; -1.930 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.753      ; 2.581      ;
; -1.914 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.758      ; 2.570      ;
; -1.912 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.764      ; 2.574      ;
; -1.875 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.761      ; 2.534      ;
; -1.847 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.754      ; 2.499      ;
; -1.774 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.763      ; 2.435      ;
; -1.676 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.772      ; 2.346      ;
; -1.630 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.762      ; 2.290      ;
; -1.539 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.951      ; 2.388      ;
; -1.357 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.001        ; 0.944      ; 2.199      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                          ;
+---------+------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.113  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[0]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -1.249     ; 0.792      ;
; -2.113  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[1]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -1.249     ; 0.792      ;
; -2.113  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[2]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -1.249     ; 0.792      ;
; -2.113  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[3]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -1.249     ; 0.792      ;
; -2.113  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[4]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -1.249     ; 0.792      ;
; -2.113  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[5]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -1.249     ; 0.792      ;
; -2.113  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[6]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -1.249     ; 0.792      ;
; -2.113  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[7]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -1.249     ; 0.792      ;
; -2.113  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[8]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -1.249     ; 0.792      ;
; -2.113  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|hcnti[9]    ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -1.249     ; 0.792      ;
; -1.860  ; ula_top:U2|ula:ins_ula_cmp|HSync_n ; scan_convert:U7|ihsync_last ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.001        ; -1.249     ; 0.539      ;
; 140.968 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.832      ;
; 140.968 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.832      ;
; 140.968 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.832      ;
; 140.968 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.832      ;
; 140.968 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.832      ;
; 140.968 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.832      ;
; 140.968 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.832      ;
; 140.968 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.832      ;
; 140.968 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.832      ;
; 140.968 ; scan_convert:U7|hcnti[3]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.832      ;
; 140.975 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.825      ;
; 140.975 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.825      ;
; 140.975 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.825      ;
; 140.975 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.825      ;
; 140.975 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.825      ;
; 140.975 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.825      ;
; 140.975 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.825      ;
; 140.975 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.825      ;
; 140.975 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.825      ;
; 140.975 ; scan_convert:U7|hcnti[4]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.825      ;
; 141.072 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.728      ;
; 141.072 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.728      ;
; 141.072 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.728      ;
; 141.072 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.728      ;
; 141.072 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.728      ;
; 141.072 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.728      ;
; 141.072 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.728      ;
; 141.072 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.728      ;
; 141.072 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.728      ;
; 141.072 ; scan_convert:U7|hcnti[2]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.728      ;
; 141.122 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.678      ;
; 141.122 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.678      ;
; 141.122 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.678      ;
; 141.122 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.678      ;
; 141.122 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.678      ;
; 141.122 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.678      ;
; 141.122 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.678      ;
; 141.122 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.678      ;
; 141.122 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.678      ;
; 141.122 ; scan_convert:U7|hcnti[1]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.678      ;
; 141.165 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.635      ;
; 141.165 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.635      ;
; 141.165 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.635      ;
; 141.165 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.635      ;
; 141.165 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.635      ;
; 141.165 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.635      ;
; 141.165 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.635      ;
; 141.165 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.635      ;
; 141.165 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.635      ;
; 141.165 ; scan_convert:U7|hcnti[7]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.635      ;
; 141.182 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.618      ;
; 141.182 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.618      ;
; 141.182 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.618      ;
; 141.182 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.618      ;
; 141.182 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.618      ;
; 141.182 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.618      ;
; 141.182 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.618      ;
; 141.182 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.618      ;
; 141.182 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.618      ;
; 141.182 ; scan_convert:U7|hcnti[6]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.618      ;
; 141.342 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.458      ;
; 141.342 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.458      ;
; 141.342 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.458      ;
; 141.342 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.458      ;
; 141.342 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.458      ;
; 141.342 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.458      ;
; 141.342 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.458      ;
; 141.342 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.458      ;
; 141.342 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.458      ;
; 141.342 ; scan_convert:U7|hcnti[5]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.458      ;
; 141.556 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.244      ;
; 141.556 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.244      ;
; 141.556 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.244      ;
; 141.556 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.244      ;
; 141.556 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.244      ;
; 141.556 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.244      ;
; 141.556 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.244      ;
; 141.556 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.244      ;
; 141.556 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.244      ;
; 141.556 ; scan_convert:U7|hcnti[9]           ; scan_convert:U7|hpos_i[9]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.244      ;
; 141.724 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[0]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.076      ;
; 141.724 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[1]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.076      ;
; 141.724 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[2]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.076      ;
; 141.724 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[3]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.076      ;
; 141.724 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[4]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.076      ;
; 141.724 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[5]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.076      ;
; 141.724 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[6]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.076      ;
; 141.724 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[7]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.076      ;
; 141.724 ; scan_convert:U7|hcnti[8]           ; scan_convert:U7|hpos_i[8]   ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 142.854      ; -0.041     ; 1.076      ;
+---------+------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                 ; Launch Clock                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.899 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.758      ; 2.555      ;
; -1.874 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.948      ; 2.720      ;
; -1.781 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.764      ; 2.443      ;
; -1.778 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.758      ; 2.434      ;
; -1.740 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.762      ; 2.400      ;
; -1.695 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.759      ; 2.352      ;
; -1.620 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.948      ; 2.466      ;
; -1.620 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.948      ; 2.466      ;
; -1.619 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.948      ; 2.465      ;
; -1.619 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.948      ; 2.465      ;
; -1.618 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.948      ; 2.464      ;
; -1.590 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.759      ; 2.247      ;
; -1.568 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.767      ; 2.233      ;
; -1.545 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.766      ; 2.209      ;
; -1.534 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.759      ; 2.191      ;
; -1.508 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.773      ; 2.179      ;
; -1.495 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.768      ; 2.161      ;
; -1.480 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.767      ; 2.145      ;
; -1.371 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.952      ; 2.221      ;
; -1.369 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.765      ; 2.032      ;
; -1.347 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.762      ; 2.007      ;
; -1.323 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.764      ; 1.985      ;
; -1.183 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.948      ; 2.029      ;
; -1.179 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.001        ; 0.763      ; 1.840      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|clk7'                                                                                                                                           ;
+--------+-------------------------------------+-------------------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                   ; Launch Clock                      ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+
; -1.074 ; T80s:U1|T80:u0|DO[4]                ; ula_top:U2|ula:ins_ula_cmp|rSpk           ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.417     ; 1.144      ;
; -1.041 ; ula_top:U2|ula:ins_ula_cmp|vc[6]    ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.027      ; 1.555      ;
; -1.039 ; ula_top:U2|ula:ins_ula_cmp|hc[8]    ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.028      ; 1.554      ;
; -1.036 ; ula_top:U2|ula:ins_ula_cmp|vc[6]    ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.023      ; 1.546      ;
; -1.029 ; T80s:U1|T80:u0|DO[1]                ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.417     ; 1.099      ;
; -1.029 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.027      ; 1.543      ;
; -1.024 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.027      ; 1.538      ;
; -0.991 ; T80s:U1|T80:u0|DO[2]                ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.417     ; 1.061      ;
; -0.967 ; ula_top:U2|ula:ins_ula_cmp|vc[5]    ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.027      ; 1.481      ;
; -0.963 ; T80s:U1|IORQ_n                      ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.395     ; 1.055      ;
; -0.963 ; T80s:U1|IORQ_n                      ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.395     ; 1.055      ;
; -0.963 ; T80s:U1|IORQ_n                      ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.395     ; 1.055      ;
; -0.963 ; T80s:U1|IORQ_n                      ; ula_top:U2|ula:ins_ula_cmp|rSpk           ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.395     ; 1.055      ;
; -0.962 ; ula_top:U2|ula:ins_ula_cmp|vc[5]    ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.023      ; 1.472      ;
; -0.958 ; ula_top:U2|ula:ins_ula_cmp|vc[8]    ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.027      ; 1.472      ;
; -0.940 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|v[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.457      ;
; -0.940 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|v[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.457      ;
; -0.940 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|v[2]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.457      ;
; -0.940 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|v[1]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.457      ;
; -0.940 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|v[0]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.457      ;
; -0.940 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|v[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.457      ;
; -0.940 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|v[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.457      ;
; -0.940 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|v[3]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.457      ;
; -0.940 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|c[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.457      ;
; -0.940 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|c[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.457      ;
; -0.940 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|c[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.457      ;
; -0.940 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|c[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.457      ;
; -0.939 ; ula_top:U2|ula:ins_ula_cmp|Border_n ; ula_top:U2|ula:ins_ula_cmp|CPUClk         ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.108     ; 1.318      ;
; -0.931 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|v[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.448      ;
; -0.931 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|v[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.448      ;
; -0.931 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|v[2]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.448      ;
; -0.931 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|v[1]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.448      ;
; -0.931 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|v[0]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.448      ;
; -0.931 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|v[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.448      ;
; -0.931 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|v[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.448      ;
; -0.931 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|v[3]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.448      ;
; -0.931 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|c[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.448      ;
; -0.931 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|c[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.448      ;
; -0.931 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|c[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.448      ;
; -0.931 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|c[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.448      ;
; -0.929 ; ula_top:U2|ula:ins_ula_cmp|hc[7]    ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.028      ; 1.444      ;
; -0.923 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.027      ; 1.437      ;
; -0.919 ; T80s:U1|WR_n                        ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.397     ; 1.009      ;
; -0.919 ; T80s:U1|WR_n                        ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.397     ; 1.009      ;
; -0.919 ; T80s:U1|WR_n                        ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.397     ; 1.009      ;
; -0.919 ; T80s:U1|WR_n                        ; ula_top:U2|ula:ins_ula_cmp|rSpk           ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.397     ; 1.009      ;
; -0.907 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.424      ;
; -0.906 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.423      ;
; -0.903 ; ula_top:U2|ula:ins_ula_cmp|vc[8]    ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.026      ; 1.416      ;
; -0.902 ; ula_top:U2|ula:ins_ula_cmp|vc[3]    ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.027      ; 1.416      ;
; -0.891 ; ula_top:U2|ula:ins_ula_cmp|hc[8]    ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.031      ; 1.409      ;
; -0.889 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|v[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.406      ;
; -0.889 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|v[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.406      ;
; -0.889 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|v[2]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.406      ;
; -0.889 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|v[1]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.406      ;
; -0.889 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|v[0]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.406      ;
; -0.889 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|v[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.406      ;
; -0.889 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|v[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.406      ;
; -0.889 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|v[3]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.406      ;
; -0.889 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|c[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.406      ;
; -0.889 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|c[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.406      ;
; -0.889 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|c[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.406      ;
; -0.889 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|c[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.406      ;
; -0.888 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.033     ; 1.842      ;
; -0.888 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.033     ; 1.842      ;
; -0.888 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.033     ; 1.842      ;
; -0.888 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|vc[7]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.033     ; 1.842      ;
; -0.888 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|vc[6]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.033     ; 1.842      ;
; -0.888 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|vc[5]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.033     ; 1.842      ;
; -0.888 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.033     ; 1.842      ;
; -0.888 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|vc[3]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.033     ; 1.842      ;
; -0.888 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|vc[8]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.033     ; 1.842      ;
; -0.873 ; ula_top:U2|ula:ins_ula_cmp|vc[6]    ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.026      ; 1.386      ;
; -0.871 ; ula_top:U2|ula:ins_ula_cmp|hc[2]    ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.027      ; 1.385      ;
; -0.864 ; ula_top:U2|ula:ins_ula_cmp|vc[3]    ; ula_top:U2|ula:ins_ula_cmp|INT_n          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.026      ; 1.377      ;
; -0.855 ; ula_top:U2|ula:ins_ula_cmp|vc[3]    ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.023      ; 1.365      ;
; -0.840 ; T80s:U1|T80:u0|A[0]                 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.397     ; 0.930      ;
; -0.840 ; T80s:U1|T80:u0|A[0]                 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.397     ; 0.930      ;
; -0.840 ; T80s:U1|T80:u0|A[0]                 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.397     ; 0.930      ;
; -0.840 ; T80s:U1|T80:u0|A[0]                 ; ula_top:U2|ula:ins_ula_cmp|rSpk           ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; -0.397     ; 0.930      ;
; -0.835 ; ula_top:U2|ula:ins_ula_cmp|vc[7]    ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.027      ; 1.349      ;
; -0.835 ; ula_top:U2|ula:ins_ula_cmp|hc[4]    ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.027      ; 1.349      ;
; -0.830 ; ula_top:U2|ula:ins_ula_cmp|vc[7]    ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.023      ; 1.340      ;
; -0.821 ; ula_top:U2|ula:ins_ula_cmp|hc[6]    ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.028      ; 1.336      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|v[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.334      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|v[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.334      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|v[2]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.334      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|v[1]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.334      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|v[0]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.334      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|v[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.334      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|v[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.334      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|v[3]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.334      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|c[7]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.334      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|c[6]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.334      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|c[5]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.334      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|c[4]           ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.030      ; 1.334      ;
; -0.817 ; ula_top:U2|ula:ins_ula_cmp|vc[8]    ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.023      ; 1.327      ;
; -0.815 ; ula_top:U2|ula:ins_ula_cmp|hc[0]    ; ula_top:U2|ula:ins_ula_cmp|HSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.031      ; 1.333      ;
; -0.814 ; ula_top:U2|ula:ins_ula_cmp|hc[1]    ; ula_top:U2|ula:ins_ula_cmp|HSync_n        ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.500        ; 0.031      ; 1.332      ;
; -0.802 ; ula_top:U2|ula:ins_ula_cmp|hc[3]    ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ; ula_top:U2|ula:ins_ula_cmp|clk7   ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 1.000        ; -0.033     ; 1.756      ;
+--------+-------------------------------------+-------------------------------------------+-----------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'                                                                                                                                                  ;
+--------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                               ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.451 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.121     ; 0.817      ;
; -0.387 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.124     ; 0.750      ;
; -0.387 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.124     ; 0.750      ;
; -0.379 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.123     ; 0.743      ;
; -0.377 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.123     ; 0.741      ;
; -0.339 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.123     ; 0.703      ;
; -0.336 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.123     ; 0.700      ;
; -0.310 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.120     ; 0.677      ;
; -0.307 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.120     ; 0.674      ;
; -0.303 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.120     ; 0.670      ;
; -0.299 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.120     ; 0.666      ;
; -0.297 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.120     ; 0.664      ;
; -0.291 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.121     ; 0.657      ;
; -0.284 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.500        ; -0.120     ; 0.651      ;
; 0.103  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.055     ; 0.829      ;
; 0.137  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.047     ; 0.803      ;
; 0.149  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.048     ; 0.790      ;
; 0.190  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.052     ; 0.745      ;
; 0.258  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.052     ; 0.677      ;
; 0.273  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.052     ; 0.662      ;
; 0.420  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.052     ; 0.515      ;
; 0.473  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 1.000        ; -0.052     ; 0.462      ;
+--------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'                                                                                                                                           ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.125 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.825      ;
; 0.129 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.821      ;
; 0.133 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.817      ;
; 0.135 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.815      ;
; 0.170 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.780      ;
; 0.174 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.776      ;
; 0.201 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.749      ;
; 0.203 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.747      ;
; 0.204 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.746      ;
; 0.397 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.553      ;
; 0.405 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.545      ;
; 0.410 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.540      ;
; 0.410 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.540      ;
; 0.421 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.529      ;
; 0.591 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 1.000        ; -0.037     ; 0.359      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'                                                                                                                                          ;
+--------+---------------------------------------+--------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                  ; Launch Clock                                   ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.896 ; ram:U3|sdram:U_SDR|data_reg[5]        ; T80s:U1|DI_Reg[5]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.631      ; 0.899      ;
; -0.874 ; ram:U3|sdram:U_SDR|data_reg[7]        ; T80s:U1|DI_Reg[7]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.631      ; 0.921      ;
; -0.772 ; ram:U3|sdram:U_SDR|data_reg[6]        ; T80s:U1|DI_Reg[6]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.631      ; 1.023      ;
; -0.746 ; ram:U3|sdram:U_SDR|data_reg[4]        ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.626      ; 1.044      ;
; -0.650 ; ram:U3|sdram:U_SDR|data_reg[0]        ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.627      ; 1.141      ;
; -0.604 ; ram:U3|sdram:U_SDR|data_reg[1]        ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.627      ; 1.187      ;
; -0.568 ; keyboard:U4|keys[3][4]                ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.619      ; 1.215      ;
; -0.545 ; keyboard:U4|keys[0][4]                ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.619      ; 1.238      ;
; -0.541 ; ram:U3|sdram:U_SDR|data_reg[3]        ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.622      ; 1.245      ;
; -0.535 ; keyboard:U4|keys[4][0]                ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.627      ; 1.256      ;
; -0.531 ; ram:U3|sdram:U_SDR|data_reg[2]        ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.626      ; 1.259      ;
; -0.516 ; keyboard:U4|keys[7][4]                ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.619      ; 1.267      ;
; -0.516 ; keyboard:U4|keys[7][0]                ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.627      ; 1.275      ;
; -0.491 ; keyboard:U4|keys[1][0]                ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.298      ;
; -0.488 ; ram:U3|sdram:U_SDR|data_reg[5]        ; T80s:U1|T80:u0|IR[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.626      ; 1.302      ;
; -0.476 ; keyboard:U4|keys[2][0]                ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.313      ;
; -0.475 ; keyboard:U4|keys[2][4]                ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.619      ; 1.308      ;
; -0.467 ; keyboard:U4|keys[1][4]                ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.619      ; 1.316      ;
; -0.466 ; keyboard:U4|keys[6][4]                ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.619      ; 1.317      ;
; -0.464 ; keyboard:U4|keys[6][0]                ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.627      ; 1.327      ;
; -0.461 ; ram:U3|sdram:U_SDR|data_reg[7]        ; T80s:U1|T80:u0|IR[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.627      ; 1.330      ;
; -0.456 ; keyboard:U4|keys[3][0]                ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.333      ;
; -0.449 ; keyboard:U4|keys[0][0]                ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.340      ;
; -0.429 ; ram:U3|sdram:U_SDR|data_reg[6]        ; T80s:U1|T80:u0|IR[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.626      ; 1.361      ;
; -0.422 ; keyboard:U4|keys[7][1]                ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.367      ;
; -0.416 ; keyboard:U4|keys[5][0]                ; T80s:U1|T80:u0|IR[0]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.627      ; 1.375      ;
; -0.409 ; keyboard:U4|keys[0][1]                ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.380      ;
; -0.408 ; ram:U3|sdram:U_SDR|data_reg[4]        ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.622      ; 1.378      ;
; -0.388 ; ram:U3|sdram:U_SDR|data_reg[3]        ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.622      ; 1.398      ;
; -0.384 ; ram:U3|sdram:U_SDR|data_reg[1]        ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.627      ; 1.407      ;
; -0.377 ; ram:U3|sdram:U_SDR|data_reg[2]        ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.626      ; 1.413      ;
; -0.376 ; keyboard:U4|keys[6][1]                ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.413      ;
; -0.372 ; keyboard:U4|keys[5][4]                ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.619      ; 1.411      ;
; -0.367 ; keyboard:U4|keys[4][4]                ; T80s:U1|T80:u0|IR[4]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.619      ; 1.416      ;
; -0.359 ; keyboard:U4|keys[5][1]                ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.430      ;
; -0.357 ; ram:U3|sdram:U_SDR|data_reg[0]        ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.628      ; 1.435      ;
; -0.356 ; keyboard:U4|keys[4][1]                ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.433      ;
; -0.348 ; keyboard:U4|keys[3][1]                ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.441      ;
; -0.338 ; keyboard:U4|keys[0][2]                ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.446      ;
; -0.331 ; keyboard:U4|keys[6][2]                ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.456      ;
; -0.321 ; keyboard:U4|keys[3][2]                ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.463      ;
; -0.319 ; keyboard:U4|keys[1][1]                ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.470      ;
; -0.313 ; keyboard:U4|keys[6][3]                ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.474      ;
; -0.308 ; keyboard:U4|keys[1][2]                ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.476      ;
; -0.305 ; keyboard:U4|keys[2][1]                ; T80s:U1|DI_Reg[1]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.484      ;
; -0.299 ; keyboard:U4|keys[2][2]                ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.485      ;
; -0.292 ; keyboard:U4|keys[7][2]                ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.495      ;
; -0.291 ; keyboard:U4|keys[5][3]                ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.496      ;
; -0.289 ; keyboard:U4|keys[5][2]                ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.498      ;
; -0.286 ; keyboard:U4|keys[7][3]                ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.501      ;
; -0.284 ; keyboard:U4|keys[4][2]                ; T80s:U1|DI_Reg[2]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.503      ;
; -0.271 ; keyboard:U4|keys[4][3]                ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.516      ;
; -0.250 ; keyboard:U4|keys[0][3]                ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.534      ;
; -0.242 ; keyboard:U4|keys[4][0]                ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.628      ; 1.550      ;
; -0.230 ; keyboard:U4|keys[3][4]                ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.615      ; 1.549      ;
; -0.223 ; keyboard:U4|keys[7][0]                ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.628      ; 1.569      ;
; -0.207 ; keyboard:U4|keys[0][4]                ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.615      ; 1.572      ;
; -0.202 ; keyboard:U4|keys[7][1]                ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.587      ;
; -0.198 ; keyboard:U4|keys[1][0]                ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.626      ; 1.592      ;
; -0.189 ; keyboard:U4|keys[0][1]                ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.600      ;
; -0.184 ; keyboard:U4|keys[0][2]                ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.600      ;
; -0.183 ; keyboard:U4|keys[2][0]                ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.626      ; 1.607      ;
; -0.178 ; keyboard:U4|keys[2][3]                ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.606      ;
; -0.178 ; keyboard:U4|keys[7][4]                ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.615      ; 1.601      ;
; -0.177 ; keyboard:U4|keys[6][2]                ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.610      ;
; -0.171 ; keyboard:U4|keys[6][0]                ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.628      ; 1.621      ;
; -0.170 ; keyboard:U4|keys[3][3]                ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.614      ;
; -0.167 ; keyboard:U4|keys[1][3]                ; T80s:U1|DI_Reg[3]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.617      ;
; -0.167 ; keyboard:U4|keys[3][2]                ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.617      ;
; -0.163 ; keyboard:U4|keys[3][0]                ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.626      ; 1.627      ;
; -0.160 ; keyboard:U4|keys[6][3]                ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.627      ;
; -0.156 ; keyboard:U4|keys[6][1]                ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.633      ;
; -0.156 ; keyboard:U4|keys[0][0]                ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.626      ; 1.634      ;
; -0.154 ; keyboard:U4|keys[1][2]                ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.630      ;
; -0.145 ; keyboard:U4|keys[2][2]                ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.639      ;
; -0.139 ; keyboard:U4|keys[5][1]                ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.650      ;
; -0.138 ; keyboard:U4|keys[7][2]                ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.649      ;
; -0.138 ; keyboard:U4|keys[5][3]                ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.649      ;
; -0.137 ; keyboard:U4|keys[2][4]                ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.615      ; 1.642      ;
; -0.136 ; keyboard:U4|keys[4][1]                ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.653      ;
; -0.135 ; keyboard:U4|keys[5][2]                ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.652      ;
; -0.133 ; keyboard:U4|keys[7][3]                ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.654      ;
; -0.130 ; keyboard:U4|keys[4][2]                ; T80s:U1|T80:u0|IR[2]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.657      ;
; -0.129 ; keyboard:U4|keys[1][4]                ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.615      ; 1.650      ;
; -0.128 ; keyboard:U4|keys[3][1]                ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.661      ;
; -0.128 ; keyboard:U4|keys[6][4]                ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.615      ; 1.651      ;
; -0.123 ; keyboard:U4|keys[5][0]                ; T80s:U1|DI_Reg[0]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.628      ; 1.669      ;
; -0.118 ; keyboard:U4|keys[4][3]                ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.623      ; 1.669      ;
; -0.099 ; keyboard:U4|keys[1][1]                ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.690      ;
; -0.097 ; keyboard:U4|keys[0][3]                ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.687      ;
; -0.085 ; keyboard:U4|keys[2][1]                ; T80s:U1|T80:u0|IR[1]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.625      ; 1.704      ;
; -0.034 ; keyboard:U4|keys[5][4]                ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.615      ; 1.745      ;
; -0.029 ; keyboard:U4|keys[4][4]                ; T80s:U1|DI_Reg[4]        ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.615      ; 1.750      ;
; -0.025 ; keyboard:U4|keys[2][3]                ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.759      ;
; -0.017 ; keyboard:U4|keys[3][3]                ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.767      ;
; -0.014 ; keyboard:U4|keys[1][3]                ; T80s:U1|T80:u0|IR[3]     ; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 1.620      ; 1.770      ;
; 0.168  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; T80s:U1|DI_Reg[7]        ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.468      ; 0.740      ;
; 0.178  ; T80s:U1|T80:u0|Alternate              ; T80s:U1|T80:u0|Alternate ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; T80s:U1|T80:u0|TState[0]              ; T80s:U1|T80:u0|TState[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.045      ; 0.307      ;
; 0.187  ; T80s:U1|T80:u0|TState[1]              ; T80s:U1|T80:u0|TState[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; 0.000        ; 0.036      ; 0.307      ;
+--------+---------------------------------------+--------------------------+------------------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.447 ; U0|altpll_component|auto_generated|pll1|clk[3]                                                       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_we_reg       ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.056      ; 1.733      ;
; -0.440 ; U0|altpll_component|auto_generated|pll1|clk[3]                                                       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_we_reg       ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 2.056      ; 1.740      ;
; -0.054 ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                               ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.314      ;
; -0.045 ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                      ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                               ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.323      ;
; 0.186  ; keyboard:U4|keys[7][1]                                                                               ; keyboard:U4|keys[7][1]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; keyboard:U4|keys[6][1]                                                                               ; keyboard:U4|keys[6][1]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; keyboard:U4|keys[5][1]                                                                               ; keyboard:U4|keys[5][1]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; keyboard:U4|keys[4][1]                                                                               ; keyboard:U4|keys[4][1]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|Output          ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|Output                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[0]                             ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[0]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|CountOnes                               ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|CountOnes                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error                                ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error                                                         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[7][4]                                                                               ; keyboard:U4|keys[7][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[6][4]                                                                               ; keyboard:U4|keys[6][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[5][4]                                                                               ; keyboard:U4|keys[5][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[4][4]                                                                               ; keyboard:U4|keys[4][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[0][4]                                                                               ; keyboard:U4|keys[0][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[3][4]                                                                               ; keyboard:U4|keys[3][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[2][4]                                                                               ; keyboard:U4|keys[2][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[1][4]                                                                               ; keyboard:U4|keys[1][4]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[6][3]                                                                               ; keyboard:U4|keys[6][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[4][3]                                                                               ; keyboard:U4|keys[4][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[5][3]                                                                               ; keyboard:U4|keys[5][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[7][3]                                                                               ; keyboard:U4|keys[7][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[3][3]                                                                               ; keyboard:U4|keys[3][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[0][3]                                                                               ; keyboard:U4|keys[0][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[1][3]                                                                               ; keyboard:U4|keys[1][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[2][3]                                                                               ; keyboard:U4|keys[2][3]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[6][2]                                                                               ; keyboard:U4|keys[6][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[5][2]                                                                               ; keyboard:U4|keys[5][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[7][2]                                                                               ; keyboard:U4|keys[7][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[4][2]                                                                               ; keyboard:U4|keys[4][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[0][2]                                                                               ; keyboard:U4|keys[0][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[1][2]                                                                               ; keyboard:U4|keys[1][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[3][2]                                                                               ; keyboard:U4|keys[3][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[2][2]                                                                               ; keyboard:U4|keys[2][2]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[6][0]                                                                               ; keyboard:U4|keys[6][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[4][0]                                                                               ; keyboard:U4|keys[4][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[7][0]                                                                               ; keyboard:U4|keys[7][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[5][0]                                                                               ; keyboard:U4|keys[5][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[1][0]                                                                               ; keyboard:U4|keys[1][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[0][0]                                                                               ; keyboard:U4|keys[0][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[2][0]                                                                               ; keyboard:U4|keys[2][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|keys[3][0]                                                                               ; keyboard:U4|keys[3][0]                                                                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; scan_convert:U7|\p_out_ctrs:trigger                                                                  ; scan_convert:U7|\p_out_ctrs:trigger                                                                                           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|Output           ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|Output                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[2]                             ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[2]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[3]                             ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[3]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.CheckAck                          ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.CheckAck                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.RequestToSend                     ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.RequestToSend                                              ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.InhibitComunication               ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.InhibitComunication                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.SendData                          ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.SendData                                                   ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[1]                             ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[1]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[2]                             ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[2]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.WaitRiseClock                     ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.WaitRiseClock                                              ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Busy                                 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Busy                                                          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DReady                                  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DReady                                                           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataReady                               ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataReady                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock                               ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck                        ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck                                                 ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck                        ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck                                                 ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT                      ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT                                               ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                           ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock                              ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd                        ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd                                                 ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.Idle                              ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.Idle                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[1]                             ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[1]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock                            ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak                   ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak                                            ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                           ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]                           ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                           ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]                           ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                           ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                                                    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2ClockOut                             ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2ClockOut                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Clock_Z                              ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Clock_Z                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2DataOut                              ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2DataOut                                                       ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Data_Z                               ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Data_Z                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[0]                             ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[0]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DReady                                  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|DataReady                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.210  ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                                                   ; scan_convert:U7|ivsync_last_x2                                                                                                ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.574      ;
; 0.224  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[1]                             ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[2]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.344      ;
; 0.228  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[2]                             ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsRead[3]                                                      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.348      ;
; 0.257  ; scan_convert:U7|hpos_i[2]                                                                            ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.613      ;
; 0.261  ; scan_convert:U7|hpos_i[8]                                                                            ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.617      ;
; 0.265  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock                               ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266  ; scan_convert:U7|hpos_i[5]                                                                            ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.622      ;
; 0.266  ; ula_top:U2|ula:ins_ula_cmp|VSync_n                                                                   ; scan_convert:U7|ivsync_last_x2                                                                                                ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 0.630      ;
; 0.269  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock                              ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.388      ;
; 0.275  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State.CheckAck                          ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Data_Z                                                        ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                           ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276  ; scan_convert:U7|hpos_i[6]                                                                            ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.632      ;
; 0.277  ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                           ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]                                                     ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.397      ;
; 0.280  ; scan_convert:U7|ivsync_last_x2                                                                       ; scan_convert:U7|\p_out_ctrs:trigger                                                                                           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280  ; scan_convert:U7|hpos_i[3]                                                                            ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.636      ;
; 0.286  ; scan_convert:U7|hpos_i[4]                                                                            ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.642      ;
; 0.290  ; scan_convert:U7|hpos_i[9]                                                                            ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.646      ;
; 0.292  ; scan_convert:U7|hpos_i[7]                                                                            ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.648      ;
; 0.295  ; scan_convert:U7|hpos_i[0]                                                                            ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.232      ; 0.651      ;
; 0.297  ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[1] ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[1]                          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|clk7'                                                                                                                                                   ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                           ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+---------------------------------+--------------+------------+------------+
; -0.245 ; ula_top:U2|ula:ins_ula_cmp|VSync_n      ; ula_top:U2|ula:ins_ula_cmp|VSync_n      ; ula_top:U2|ula:ins_ula_cmp|VSync_n     ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 1.141      ; 1.105      ;
; -0.240 ; ula_top:U2|ula:ins_ula_cmp|CPUClk       ; ula_top:U2|ula:ins_ula_cmp|CPUClk       ; ula_top:U2|ula:ins_ula_cmp|CPUClk      ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 1.069      ; 1.038      ;
; 0.152  ; ula_top:U2|ula:ins_ula_cmp|VSync_n      ; ula_top:U2|ula:ins_ula_cmp|VSync_n      ; ula_top:U2|ula:ins_ula_cmp|VSync_n     ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 1.141      ; 1.002      ;
; 0.184  ; ula_top:U2|ula:ins_ula_cmp|INT_n        ; ula_top:U2|ula:ins_ula_cmp|INT_n        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; ula_top:U2|ula:ins_ula_cmp|HSync_n      ; ula_top:U2|ula:ins_ula_cmp|HSync_n      ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.039      ; 0.307      ;
; 0.185  ; ula_top:U2|ula:ins_ula_cmp|VidEN_n      ; ula_top:U2|ula:ins_ula_cmp|VidEN_n      ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.038      ; 0.307      ;
; 0.225  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.346      ;
; 0.307  ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.427      ;
; 0.311  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.432      ;
; 0.313  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.434      ;
; 0.313  ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.434      ;
; 0.319  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.439      ;
; 0.321  ; ula_top:U2|ula:ins_ula_cmp|SRegister[4] ; ula_top:U2|ula:ins_ula_cmp|SRegister[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.038      ; 0.443      ;
; 0.323  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.444      ;
; 0.324  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.445      ;
; 0.331  ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.451      ;
; 0.331  ; ula_top:U2|ula:ins_ula_cmp|SRegister[0] ; ula_top:U2|ula:ins_ula_cmp|SRegister[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.038      ; 0.453      ;
; 0.349  ; ula_top:U2|ula:ins_ula_cmp|CPUClk       ; ula_top:U2|ula:ins_ula_cmp|CPUClk       ; ula_top:U2|ula:ins_ula_cmp|CPUClk      ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 1.069      ; 1.127      ;
; 0.353  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.474      ;
; 0.353  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.474      ;
; 0.361  ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.482      ;
; 0.370  ; ula_top:U2|ula:ins_ula_cmp|SRegister[1] ; ula_top:U2|ula:ins_ula_cmp|SRegister[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.038      ; 0.492      ;
; 0.373  ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.493      ;
; 0.392  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.512      ;
; 0.398  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.518      ;
; 0.458  ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.579      ;
; 0.460  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.581      ;
; 0.460  ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.581      ;
; 0.462  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.583      ;
; 0.465  ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.585      ;
; 0.469  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.590      ;
; 0.470  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.591      ;
; 0.473  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.594      ;
; 0.473  ; ula_top:U2|ula:ins_ula_cmp|SRegister[2] ; ula_top:U2|ula:ins_ula_cmp|SRegister[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.043      ; 0.600      ;
; 0.474  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.595      ;
; 0.477  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.597      ;
; 0.480  ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.600      ;
; 0.480  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.600      ;
; 0.487  ; ula_top:U2|ula:ins_ula_cmp|SRegister[3] ; ula_top:U2|ula:ins_ula_cmp|SRegister[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.034      ; 0.605      ;
; 0.509  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.630      ;
; 0.511  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.632      ;
; 0.523  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.644      ;
; 0.526  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.647      ;
; 0.536  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.657      ;
; 0.537  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.658      ;
; 0.541  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.661      ;
; 0.543  ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.663      ;
; 0.543  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.663      ;
; 0.547  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.667      ;
; 0.550  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.670      ;
; 0.551  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.672      ;
; 0.552  ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.673      ;
; 0.565  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.686      ;
; 0.577  ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.698      ;
; 0.589  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.710      ;
; 0.589  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.710      ;
; 0.590  ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.710      ;
; 0.590  ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|hc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.710      ;
; 0.590  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; ula_top:U2|ula:ins_ula_cmp|SRegister[0] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.119      ; 0.313      ;
; 0.590  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; ula_top:U2|ula:ins_ula_cmp|SRegister[2] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.119      ; 0.313      ;
; 0.591  ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|hc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.711      ;
; 0.591  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; ula_top:U2|ula:ins_ula_cmp|SRegister[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.119      ; 0.314      ;
; 0.591  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; ula_top:U2|ula:ins_ula_cmp|SRegister[5] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.119      ; 0.314      ;
; 0.591  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; ula_top:U2|ula:ins_ula_cmp|SRegister[6] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.119      ; 0.314      ;
; 0.593  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; ula_top:U2|ula:ins_ula_cmp|SRegister[4] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.119      ; 0.316      ;
; 0.594  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.715      ;
; 0.603  ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.724      ;
; 0.604  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.724      ;
; 0.605  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.726      ;
; 0.607  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.727      ;
; 0.612  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.733      ;
; 0.613  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.733      ;
; 0.614  ; ula_top:U2|ula:ins_ula_cmp|vc[2]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.735      ;
; 0.616  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.736      ;
; 0.629  ; ula_top:U2|ula:ins_ula_cmp|hc[7]        ; ula_top:U2|ula:ins_ula_cmp|hc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.749      ;
; 0.639  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.760      ;
; 0.648  ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.769      ;
; 0.651  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; ula_top:U2|ula:ins_ula_cmp|SRegister[7] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.119      ; 0.374      ;
; 0.653  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.774      ;
; 0.657  ; ula_top:U2|ula:ins_ula_cmp|vc[1]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.778      ;
; 0.664  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.785      ;
; 0.667  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.788      ;
; 0.668  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.789      ;
; 0.668  ; ula_top:U2|ula:ins_ula_cmp|vc[0]        ; ula_top:U2|ula:ins_ula_cmp|vc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.789      ;
; 0.668  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; ula_top:U2|ula:ins_ula_cmp|SRegister[3] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; ula_top:U2|ula:ins_ula_cmp|clk7 ; -0.500       ; 0.120      ; 0.392      ;
; 0.670  ; ula_top:U2|ula:ins_ula_cmp|hc[1]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.790      ;
; 0.676  ; ula_top:U2|ula:ins_ula_cmp|Border_n     ; ula_top:U2|ula:ins_ula_cmp|VidEN_n      ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.038      ; 0.798      ;
; 0.678  ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.799      ;
; 0.679  ; ula_top:U2|ula:ins_ula_cmp|hc[0]        ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.036      ; 0.799      ;
; 0.687  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.035      ; 0.806      ;
; 0.688  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.035      ; 0.807      ;
; 0.688  ; ula_top:U2|ula:ins_ula_cmp|SLoad        ; ula_top:U2|ula:ins_ula_cmp|SRegister[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.042      ; 0.814      ;
; 0.689  ; ula_top:U2|ula:ins_ula_cmp|hc[2]        ; ula_top:U2|ula:ins_ula_cmp|hc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.035      ; 0.808      ;
; 0.692  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.813      ;
; 0.745  ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|hc[8]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.035      ; 0.864      ;
; 0.746  ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.035      ; 0.865      ;
; 0.747  ; ula_top:U2|ula:ins_ula_cmp|hc[5]        ; ula_top:U2|ula:ins_ula_cmp|hc[7]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.035      ; 0.866      ;
; 0.749  ; ula_top:U2|ula:ins_ula_cmp|vc[4]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.870      ;
; 0.753  ; ula_top:U2|ula:ins_ula_cmp|hc[4]        ; ula_top:U2|ula:ins_ula_cmp|hc[6]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.035      ; 0.872      ;
; 0.762  ; ula_top:U2|ula:ins_ula_cmp|vc[3]        ; ula_top:U2|ula:ins_ula_cmp|vc[5]        ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 0.000        ; 0.037      ; 0.883      ;
+--------+-----------------------------------------+-----------------------------------------+----------------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.176 ; ram:U3|sdram:U_SDR|state[2]   ; ram:U3|sdram:U_SDR|state[2]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; ram:U3|sdram:U_SDR|idle1      ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.320 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[11]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.442      ;
; 0.369 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[10]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.491      ;
; 0.389 ; ram:U3|sdram:U_SDR|data[0]    ; ram:U3|sdram:U_SDR|sdr_dq[8]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.317      ;
; 0.389 ; ram:U3|sdram:U_SDR|data[1]    ; ram:U3|sdram:U_SDR|sdr_dq[9]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.317      ;
; 0.390 ; ram:U3|sdram:U_SDR|data[1]    ; ram:U3|sdram:U_SDR|sdr_dq[1]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.318      ;
; 0.391 ; ram:U3|sdram:U_SDR|data[0]    ; ram:U3|sdram:U_SDR|sdr_dq[0]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.319      ;
; 0.409 ; ram:U3|sdram:U_SDR|address[2] ; ram:U3|sdram:U_SDR|sdr_a[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.537      ;
; 0.416 ; ram:U3|sdram:U_SDR|temp[0]    ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.547      ;
; 0.460 ; ram:U3|sdram:U_SDR|address[5] ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.584      ;
; 0.465 ; ram:U3|sdram:U_SDR|address[4] ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.589      ;
; 0.470 ; ram:U3|sdram:U_SDR|data[2]    ; ram:U3|sdram:U_SDR|sdr_dq[10]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 0.398      ;
; 0.477 ; ram:U3|sdram:U_SDR|address[9] ; ram:U3|sdram:U_SDR|sdr_a[8]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.601      ;
; 0.483 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 0.840      ;
; 0.513 ; ram:U3|sdram:U_SDR|address[3] ; ram:U3|sdram:U_SDR|sdr_a[2]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.641      ;
; 0.528 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_dqml     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.425      ;
; 0.528 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_dqmh     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.425      ;
; 0.529 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.661      ;
; 0.534 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_a[9]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.431      ;
; 0.544 ; ram:U3|sdram:U_SDR|address[7] ; ram:U3|sdram:U_SDR|sdr_a[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.176     ; 0.452      ;
; 0.556 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_cmd[0]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.189     ; 0.451      ;
; 0.565 ; ram:U3|sdram:U_SDR|temp[0]    ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.696      ;
; 0.569 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[9]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.691      ;
; 0.571 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|state[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.693      ;
; 0.581 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|state[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.713      ;
; 0.588 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.611 ; ram:U3|sdram:U_SDR|address[0] ; ram:U3|sdram:U_SDR|sdr_dqml     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.735      ;
; 0.611 ; ram:U3|sdram:U_SDR|address[0] ; ram:U3|sdram:U_SDR|sdr_dqmh     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.735      ;
; 0.625 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.757      ;
; 0.634 ; ram:U3|sdram:U_SDR|data[7]    ; ram:U3|sdram:U_SDR|sdr_dq[15]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.183     ; 0.535      ;
; 0.635 ; ram:U3|sdram:U_SDR|data[7]    ; ram:U3|sdram:U_SDR|sdr_dq[7]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.183     ; 0.536      ;
; 0.636 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.768      ;
; 0.640 ; ram:U3|sdram:U_SDR|data[5]    ; ram:U3|sdram:U_SDR|sdr_dq[5]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.183     ; 0.541      ;
; 0.640 ; ram:U3|sdram:U_SDR|data[5]    ; ram:U3|sdram:U_SDR|sdr_dq[13]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.183     ; 0.541      ;
; 0.646 ; ram:U3|sdram:U_SDR|data[3]    ; ram:U3|sdram:U_SDR|sdr_dq[3]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.172     ; 0.558      ;
; 0.647 ; ram:U3|sdram:U_SDR|data[3]    ; ram:U3|sdram:U_SDR|sdr_dq[11]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.172     ; 0.559      ;
; 0.648 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|state[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.780      ;
; 0.652 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.784      ;
; 0.656 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_dqml     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.553      ;
; 0.656 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_dqmh     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.553      ;
; 0.659 ; ram:U3|sdram:U_SDR|data[6]    ; ram:U3|sdram:U_SDR|sdr_dq[14]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.183     ; 0.560      ;
; 0.661 ; ram:U3|sdram:U_SDR|data[6]    ; ram:U3|sdram:U_SDR|sdr_dq[6]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.183     ; 0.562      ;
; 0.663 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.795      ;
; 0.679 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_cmd[0]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.799      ;
; 0.699 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_cmd[2]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.189     ; 0.594      ;
; 0.709 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.841      ;
; 0.713 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.058      ;
; 0.716 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.073      ;
; 0.720 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[9]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.617      ;
; 0.732 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|state[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.864      ;
; 0.745 ; ram:U3|sdram:U_SDR|address[8] ; ram:U3|sdram:U_SDR|sdr_a[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.176     ; 0.653      ;
; 0.750 ; ram:U3|sdram:U_SDR|temp[1]    ; ram:U3|sdram:U_SDR|idle1        ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.095      ;
; 0.757 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[8]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.654      ;
; 0.762 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.119      ;
; 0.763 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.660      ;
; 0.783 ; ram:U3|sdram:U_SDR|data[2]    ; ram:U3|sdram:U_SDR|sdr_dq[2]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 0.710      ;
; 0.789 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.686      ;
; 0.791 ; ram:U3|sdram:U_SDR|address[6] ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.915      ;
; 0.792 ; ram:U3|sdram:U_SDR|data[4]    ; ram:U3|sdram:U_SDR|sdr_dq[4]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 0.711      ;
; 0.792 ; ram:U3|sdram:U_SDR|data[4]    ; ram:U3|sdram:U_SDR|sdr_dq[12]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.165     ; 0.711      ;
; 0.795 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|state[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.152      ;
; 0.799 ; ram:U3|sdram:U_SDR|temp[1]    ; ram:U3|sdram:U_SDR|state[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.156      ;
; 0.834 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.731      ;
; 0.834 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.731      ;
; 0.836 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|data[0]      ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.159      ;
; 0.836 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|data[1]      ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.159      ;
; 0.836 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|data[2]      ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.159      ;
; 0.839 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.736      ;
; 0.850 ; ram:U3|sdram:U_SDR|state[2]   ; ram:U3|sdram:U_SDR|sdr_cmd[0]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.168     ; 0.766      ;
; 0.861 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[10]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.758      ;
; 0.861 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_a[11]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.758      ;
; 0.864 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[9]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.761      ;
; 0.871 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.216      ;
; 0.872 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.769      ;
; 0.874 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.219      ;
; 0.881 ; ram:U3|sdram:U_SDR|address[1] ; ram:U3|sdram:U_SDR|sdr_a[0]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.172     ; 0.793      ;
; 0.892 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_cmd[2]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.012      ;
; 0.899 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.021      ;
; 0.899 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[8]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.021      ;
; 0.900 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.022      ;
; 0.901 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[2]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.183     ; 0.802      ;
; 0.901 ; ram:U3|sdram:U_SDR|temp[1]    ; ram:U3|sdram:U_SDR|state[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.023      ;
; 0.901 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.023      ;
; 0.902 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[6]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.024      ;
; 0.902 ; ram:U3|sdram:U_SDR|state[1]   ; ram:U3|sdram:U_SDR|sdr_a[7]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.024      ;
; 0.903 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[1]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.183     ; 0.804      ;
; 0.904 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_ba[1]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.183     ; 0.805      ;
; 0.911 ; ram:U3|sdram:U_SDR|temp[1]    ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.261      ; 1.256      ;
; 0.913 ; ram:U3|sdram:U_SDR|state[0]   ; ram:U3|sdram:U_SDR|sdr_cmd[1]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.033      ;
; 0.915 ; ram:U3|sdram:U_SDR|state[2]   ; ram:U3|sdram:U_SDR|state[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.068      ;
; 0.922 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_dq[0]~en ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.189     ; 0.817      ;
; 0.924 ; ram:U3|sdram:U_SDR|state[4]   ; ram:U3|sdram:U_SDR|sdr_a[11]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.187     ; 0.821      ;
; 0.924 ; ram:U3|sdram:U_SDR|state[3]   ; ram:U3|sdram:U_SDR|sdr_cmd[0]   ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.189     ; 0.819      ;
; 0.930 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|data[4]      ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 1.262      ;
; 0.935 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|sdr_a[10]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.057      ;
; 0.935 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|sdr_a[11]    ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.057      ;
; 0.935 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|sdr_a[3]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.057      ;
; 0.935 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|sdr_a[4]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.057      ;
; 0.935 ; ram:U3|sdram:U_SDR|temp[2]    ; ram:U3|sdram:U_SDR|sdr_a[5]     ; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.057      ;
+-------+-------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.193 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.314      ;
; 0.293 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.415      ;
; 0.300 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.423      ;
; 0.305 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.426      ;
; 0.442 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.563      ;
; 0.452 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.575      ;
; 0.456 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.578      ;
; 0.505 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.626      ;
; 0.519 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0] ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4] ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; 0.000        ; 0.037      ; 0.641      ;
+-------+----------------------------------------+----------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'                                                                                                                                                  ;
+-------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                               ; Launch Clock                           ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.235 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.053      ; 0.392      ;
; 0.262 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.053      ; 0.419      ;
; 0.400 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.054      ; 0.558      ;
; 0.409 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.054      ; 0.567      ;
; 0.464 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.054      ; 0.622      ;
; 0.510 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.057      ; 0.671      ;
; 0.516 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.058      ; 0.678      ;
; 0.543 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]     ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; 0.000        ; 0.050      ; 0.697      ;
; 0.931 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.010     ; 0.525      ;
; 0.931 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.010     ; 0.525      ;
; 0.936 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.010     ; 0.530      ;
; 0.938 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.010     ; 0.532      ;
; 0.939 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.010     ; 0.533      ;
; 0.939 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.010     ; 0.533      ;
; 0.956 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.011     ; 0.549      ;
; 1.019 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.013     ; 0.610      ;
; 1.022 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.013     ; 0.613      ;
; 1.031 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.013     ; 0.622      ;
; 1.033 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.013     ; 0.624      ;
; 1.040 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.014     ; 0.630      ;
; 1.040 ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.014     ; 0.630      ;
; 1.062 ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4] ; ula_top:U2|ula:ins_ula_cmp|clk7        ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; -0.500       ; -0.011     ; 0.655      ;
+-------+-------------------------------------------+---------------------------------------+----------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                 ; Launch Clock                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.292 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.206      ; 1.662      ;
; 0.473 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.030      ; 1.667      ;
; 0.506 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.210      ; 1.880      ;
; 0.591 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.030      ; 1.785      ;
; 0.617 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.029      ; 1.810      ;
; 0.633 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.032      ; 1.829      ;
; 0.667 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.206      ; 2.037      ;
; 0.667 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.206      ; 2.037      ;
; 0.678 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.206      ; 2.048      ;
; 0.679 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.206      ; 2.049      ;
; 0.679 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.206      ; 2.049      ;
; 0.727 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.033      ; 1.924      ;
; 0.739 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.034      ; 1.937      ;
; 0.759 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.039      ; 1.962      ;
; 0.770 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.025      ; 1.959      ;
; 0.775 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.032      ; 1.971      ;
; 0.804 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.033      ; 2.001      ;
; 0.816 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.026      ; 2.006      ;
; 0.905 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.025      ; 2.094      ;
; 0.910 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.206      ; 2.280      ;
; 0.911 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.028      ; 2.103      ;
; 0.947 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.031      ; 2.142      ;
; 1.000 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.024      ; 2.188      ;
; 1.069 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; 0.000        ; 1.025      ; 2.258      ;
+-------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                ;
+-------+-----------------------------+---------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+---------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.295 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[1]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.418      ;
; 0.298 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[2]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; scan_convert:U7|hcnti[6]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; scan_convert:U7|hcnti[8]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; scan_convert:U7|hcnti[9]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.420      ;
; 0.299 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.421      ;
; 0.302 ; scan_convert:U7|hcnti[7]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.424      ;
; 0.302 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[1] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[2] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; scan_convert:U7|hpos_i[8]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[0]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; scan_convert:U7|hpos_i[7]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; scan_convert:U7|hpos_i[9]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.427      ;
; 0.305 ; scan_convert:U7|hpos_i[6]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.428      ;
; 0.312 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[0] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.435      ;
; 0.444 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[2]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.566      ;
; 0.445 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.567      ;
; 0.445 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.567      ;
; 0.451 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[1]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.573      ;
; 0.451 ; scan_convert:U7|hcnti[7]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.573      ;
; 0.451 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.574      ;
; 0.452 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[2] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.575      ;
; 0.453 ; scan_convert:U7|hpos_i[7]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.576      ;
; 0.454 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[2]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.576      ;
; 0.456 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; scan_convert:U7|hcnti[8]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; scan_convert:U7|hcnti[6]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.579      ;
; 0.459 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.581      ;
; 0.459 ; scan_convert:U7|hcnti[6]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.581      ;
; 0.460 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.582      ;
; 0.461 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[1] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; scan_convert:U7|hpos_i[8]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.584      ;
; 0.462 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.585      ;
; 0.463 ; scan_convert:U7|hpos_i[6]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.586      ;
; 0.464 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.587      ;
; 0.464 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[2] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.587      ;
; 0.465 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.588      ;
; 0.466 ; scan_convert:U7|hpos_i[6]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.589      ;
; 0.507 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.629      ;
; 0.508 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.630      ;
; 0.508 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.630      ;
; 0.510 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.632      ;
; 0.511 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.633      ;
; 0.511 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.633      ;
; 0.514 ; scan_convert:U7|hcnti[7]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.636      ;
; 0.514 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.637      ;
; 0.515 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.638      ;
; 0.515 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.638      ;
; 0.516 ; scan_convert:U7|hpos_i[7]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.639      ;
; 0.517 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.639      ;
; 0.517 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.640      ;
; 0.518 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.641      ;
; 0.518 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.641      ;
; 0.520 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.642      ;
; 0.522 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.644      ;
; 0.522 ; scan_convert:U7|hcnti[6]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.644      ;
; 0.523 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.645      ;
; 0.525 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.647      ;
; 0.526 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.648      ;
; 0.527 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.650      ;
; 0.527 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.650      ;
; 0.528 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.651      ;
; 0.529 ; scan_convert:U7|hpos_i[6]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.652      ;
; 0.530 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.653      ;
; 0.530 ; scan_convert:U7|hpos_i[0]   ; scan_convert:U7|hpos_i[4] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.653      ;
; 0.531 ; scan_convert:U7|hpos_i[4]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.654      ;
; 0.567 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[0]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.689      ;
; 0.567 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[1]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.689      ;
; 0.567 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[2]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.689      ;
; 0.567 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[3]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.689      ;
; 0.567 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[4]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.689      ;
; 0.567 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.689      ;
; 0.567 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.689      ;
; 0.567 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.689      ;
; 0.567 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.689      ;
; 0.567 ; scan_convert:U7|ihsync_last ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.689      ;
; 0.573 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.695      ;
; 0.574 ; scan_convert:U7|hcnti[5]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.696      ;
; 0.574 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.696      ;
; 0.576 ; scan_convert:U7|hcnti[1]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.698      ;
; 0.577 ; scan_convert:U7|hcnti[3]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.699      ;
; 0.580 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.703      ;
; 0.581 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[5] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.704      ;
; 0.581 ; scan_convert:U7|hpos_i[5]   ; scan_convert:U7|hpos_i[9] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.704      ;
; 0.583 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[5]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.705      ;
; 0.583 ; scan_convert:U7|hpos_i[3]   ; scan_convert:U7|hpos_i[8] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.706      ;
; 0.584 ; scan_convert:U7|hpos_i[1]   ; scan_convert:U7|hpos_i[6] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.707      ;
; 0.586 ; scan_convert:U7|hcnti[0]    ; scan_convert:U7|hcnti[6]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.708      ;
; 0.588 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[7]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.710      ;
; 0.589 ; scan_convert:U7|hcnti[4]    ; scan_convert:U7|hcnti[9]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.711      ;
; 0.591 ; scan_convert:U7|hcnti[2]    ; scan_convert:U7|hcnti[8]  ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.713      ;
; 0.593 ; scan_convert:U7|hpos_i[2]   ; scan_convert:U7|hpos_i[7] ; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.716      ;
+-------+-----------------------------+---------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                               ; Launch Clock                                   ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.506 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.201      ; 1.871      ;
; 0.609 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.208      ; 1.981      ;
; 0.858 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.028      ; 2.050      ;
; 0.862 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.037      ; 2.063      ;
; 0.976 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.028      ; 2.168      ;
; 1.037 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.019      ; 2.220      ;
; 1.042 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.200      ; 2.406      ;
; 1.074 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.204      ; 2.442      ;
; 1.082 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.027      ; 2.273      ;
; 1.112 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.031      ; 2.307      ;
; 1.125 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.023      ; 2.312      ;
; 1.132 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.018      ; 2.314      ;
; 1.132 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.204      ; 2.500      ;
; 1.135 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.205      ; 2.504      ;
; 1.146 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.205      ; 2.515      ;
; 1.159 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.205      ; 2.528      ;
; 1.161 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.026      ; 2.351      ;
; 1.172 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.023      ; 2.359      ;
; 1.185 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.033      ; 2.382      ;
; 1.206 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.032      ; 2.402      ;
; 1.240 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.030      ; 2.434      ;
; 1.241 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.024      ; 2.429      ;
; 1.262 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.025      ; 2.451      ;
; 1.275 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7] ; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; 0.000        ; 1.032      ; 2.471      ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.034 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[7]                                         ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_re_reg ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[0]                                         ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_re_reg ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[1]                                         ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_re_reg ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[5]                                         ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.035 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[4]                                         ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_re_reg ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[6]                                         ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[2]                                         ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_re_reg ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[3]                                         ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.151      ;
; 1.091 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store              ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.249      ;
; 1.091 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store              ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.249      ;
; 1.104 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.489      ;
; 1.105 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.488      ;
; 1.110 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.495      ;
; 1.111 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.494      ;
; 1.112 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.497      ;
; 1.113 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.496      ;
; 1.117 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.502      ;
; 1.118 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.501      ;
; 1.125 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.510      ;
; 1.126 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.509      ;
; 1.233 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store              ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.390      ;
; 1.233 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store              ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.390      ;
; 1.251 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store              ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.406      ;
; 1.251 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store              ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.406      ;
; 1.257 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store              ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.415      ;
; 1.257 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store              ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.415      ;
; 1.257 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.642      ;
; 1.257 ; ula_top:U2|ula:ins_ula_cmp|c[5]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.642      ;
; 1.257 ; ula_top:U2|ula:ins_ula_cmp|c[5]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.640      ;
; 1.258 ; ula_top:U2|ula:ins_ula_cmp|c[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.641      ;
; 1.260 ; ula_top:U2|ula:ins_ula_cmp|c[7]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.645      ;
; 1.260 ; ula_top:U2|ula:ins_ula_cmp|c[7]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.643      ;
; 1.261 ; ula_top:U2|ula:ins_ula_cmp|c[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.646      ;
; 1.261 ; ula_top:U2|ula:ins_ula_cmp|v[0]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.646      ;
; 1.261 ; ula_top:U2|ula:ins_ula_cmp|v[1]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.646      ;
; 1.262 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.647      ;
; 1.262 ; ula_top:U2|ula:ins_ula_cmp|c[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.645      ;
; 1.262 ; ula_top:U2|ula:ins_ula_cmp|v[0]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.645      ;
; 1.262 ; ula_top:U2|ula:ins_ula_cmp|v[1]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.645      ;
; 1.263 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.646      ;
; 1.266 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store              ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.427      ;
; 1.266 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store              ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 1.427      ;
; 1.266 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.651      ;
; 1.267 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.650      ;
; 1.268 ; ula_top:U2|ula:ins_ula_cmp|c[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.824     ; 0.658      ;
; 1.279 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.664      ;
; 1.280 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.829     ; 0.665      ;
; 1.280 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.663      ;
; 1.280 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.830     ; 0.664      ;
; 1.281 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.664      ;
; 1.281 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.832     ; 0.663      ;
; 1.285 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.832     ; 0.667      ;
; 1.285 ; ula_top:U2|ula:ins_ula_cmp|c[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.673      ;
; 1.286 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.834     ; 0.666      ;
; 1.286 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.674      ;
; 1.287 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.828     ; 0.673      ;
; 1.288 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.830     ; 0.672      ;
; 1.288 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.671      ;
; 1.289 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.677      ;
; 1.289 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.832     ; 0.671      ;
; 1.289 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.833     ; 0.670      ;
; 1.290 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.828     ; 0.676      ;
; 1.290 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.832     ; 0.672      ;
; 1.291 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.832     ; 0.673      ;
; 1.291 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.834     ; 0.671      ;
; 1.292 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.834     ; 0.672      ;
; 1.293 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.681      ;
; 1.293 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.830     ; 0.677      ;
; 1.294 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.828     ; 0.680      ;
; 1.294 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.832     ; 0.676      ;
; 1.294 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.682      ;
; 1.294 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.682      ;
; 1.295 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.683      ;
; 1.295 ; ula_top:U2|ula:ins_ula_cmp|v[5]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.828     ; 0.681      ;
; 1.295 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.828     ; 0.681      ;
; 1.296 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.828     ; 0.682      ;
; 1.296 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.679      ;
; 1.297 ; ula_top:U2|ula:ins_ula_cmp|v[2]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.833     ; 0.678      ;
; 1.300 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.688      ;
; 1.301 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.689      ;
; 1.301 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.828     ; 0.687      ;
; 1.301 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.684      ;
; 1.302 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.828     ; 0.688      ;
; 1.302 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.831     ; 0.685      ;
; 1.302 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.833     ; 0.683      ;
; 1.303 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.691      ;
; 1.303 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.833     ; 0.684      ;
; 1.304 ; ula_top:U2|ula:ins_ula_cmp|v[6]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.828     ; 0.690      ;
; 1.304 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.832     ; 0.686      ;
; 1.305 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.834     ; 0.685      ;
; 1.309 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.697      ;
; 1.310 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.828     ; 0.696      ;
; 1.310 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.698      ;
; 1.310 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.826     ; 0.698      ;
; 1.311 ; ula_top:U2|ula:ins_ula_cmp|v[3]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.828     ; 0.697      ;
; 1.311 ; ula_top:U2|ula:ins_ula_cmp|v[4]                                                                 ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.828     ; 0.697      ;
; 1.320 ; ula_top:U2|ula:ins_ula_cmp|hc[3]                                                                ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.763     ; 0.771      ;
; 1.321 ; ula_top:U2|ula:ins_ula_cmp|hc[3]                                                                ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.765     ; 0.770      ;
; 1.343 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store              ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.502      ;
; 1.343 ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store              ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.502      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 69.650 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.039     ; 1.725      ;
; 69.650 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.039     ; 1.725      ;
; 69.650 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock            ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.039     ; 1.725      ;
; 69.650 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.039     ; 1.725      ;
; 69.671 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[3]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.040     ; 1.703      ;
; 69.671 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock             ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.040     ; 1.703      ;
; 69.671 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.040     ; 1.703      ;
; 69.671 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.040     ; 1.703      ;
; 69.671 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.040     ; 1.703      ;
; 69.671 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.040     ; 1.703      ;
; 69.671 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.040     ; 1.703      ;
; 69.671 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[0]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.040     ; 1.703      ;
; 69.795 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.037     ; 1.582      ;
; 69.795 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Send                ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.037     ; 1.582      ;
; 69.810 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.038     ; 1.566      ;
; 69.810 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.038     ; 1.566      ;
; 69.849 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.039     ; 1.526      ;
; 69.849 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.039     ; 1.526      ;
; 69.849 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.039     ; 1.526      ;
; 69.875 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.038     ; 1.501      ;
; 69.875 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.038     ; 1.501      ;
; 69.875 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[8]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.038     ; 1.501      ;
; 69.875 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.038     ; 1.501      ;
; 69.875 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[6]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.038     ; 1.501      ;
; 70.063 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.037     ; 1.314      ;
; 70.063 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.037     ; 1.314      ;
; 70.063 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.037     ; 1.314      ;
; 70.063 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 71.427       ; -0.037     ; 1.314      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.999 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.119      ;
; 0.999 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.119      ;
; 0.999 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.119      ;
; 0.999 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.119      ;
; 1.163 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Break         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.282      ;
; 1.163 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ExtendedBreak ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.282      ;
; 1.163 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[8]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.282      ;
; 1.163 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.282      ;
; 1.163 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[6]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.282      ;
; 1.180 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady           ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.298      ;
; 1.180 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.298      ;
; 1.180 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.298      ;
; 1.213 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetAck      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.332      ;
; 1.213 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.WaitForBAT    ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.332      ;
; 1.222 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.342      ;
; 1.222 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Send                ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.342      ;
; 1.331 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[3]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.448      ;
; 1.331 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock             ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.448      ;
; 1.331 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.448      ;
; 1.331 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.448      ;
; 1.331 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.448      ;
; 1.331 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start         ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.448      ;
; 1.331 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.448      ;
; 1.331 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[0]          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.448      ;
; 1.344 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended      ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.462      ;
; 1.344 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.462      ;
; 1.344 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock            ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.462      ;
; 1.344 ; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Error ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock          ; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.462      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|CPUClk'                                                      ;
+--------+--------------+----------------+------------+-----------------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                             ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------+-----------------------------------+------------+-----------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|DI_Reg[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|IORQ_n              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|MREQ_n              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|RD_n                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ACC[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ALU_Op_r[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ALU_Op_r[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ALU_Op_r[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|ALU_Op_r[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|A[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Alternate    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Ap[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Arith16_r    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Auto_Wait_t1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Auto_Wait_t2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BTR_r        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusA[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|BusB[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|DO[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|F[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Fp[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|Halt_FF      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|INT_s        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ula_top:U2|ula:ins_ula_cmp|CPUClk ; Rise       ; T80s:U1|T80:u0|IR[5]        ;
+--------+--------------+----------------+------------+-----------------------------------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|clk7'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|Border_n       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|CPUClk         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|HSync_n        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|INT_n          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SLoad          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|rSpk           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|vc[8]          ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n      ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n    ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|HSync_n        ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|INT_n          ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[4]           ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[5]           ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[6]           ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[7]           ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[0]           ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[1]           ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[2]           ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[3]           ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[4]           ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[5]           ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[6]           ;
; 0.225  ; 0.441        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|v[7]           ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[0] ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[1] ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|BorderColor[2] ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|Border_n       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|HBlank_n       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SLoad          ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[3]   ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VBlank_n       ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VSync_n        ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|VidEN_n        ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|c[3]           ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|rSpk           ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[0]   ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[1]   ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[2]   ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[4]   ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[5]   ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[6]   ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|SRegister[7]   ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|CPUClk         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[0]          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[1]          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[2]          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[3]          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[4]          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[5]          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[6]          ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|clk7 ; Rise       ; ula_top:U2|ula:ins_ula_cmp|hc[7]          ;
+--------+--------------+----------------+------------------+---------------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|AOLatch_n'                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7]     ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0]     ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2]     ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3]     ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5]     ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6]     ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7]     ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1]     ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4]     ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[1]     ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[4]     ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[0]     ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[2]     ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[3]     ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[5]     ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[6]     ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrOut[7]     ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[0]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[2]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[3]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[5]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[6]|clk             ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[7]|clk             ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[1]|clk             ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[4]|clk             ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n~clkctrl|inclk[0] ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n|q                ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n~clkctrl|inclk[0] ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AOLatch_n~clkctrl|outclk   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[1]|clk             ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[4]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[0]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[2]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[3]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[5]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[6]|clk             ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n ; Rise       ; U2|ins_ula_cmp|AttrOut[7]|clk             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|AttrLatch_n'                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]       ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]       ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]       ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]       ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]       ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]       ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]       ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]       ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]       ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[1]       ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[4]       ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[0]       ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[2]       ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[3]       ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[5]       ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[6]       ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|AttrReg[7]       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[0]|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[2]|clk               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[3]|clk               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[1]|clk               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[4]|clk               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[5]|clk               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[6]|clk               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[7]|clk               ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n~clkctrl|inclk[0] ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n|q                ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n~clkctrl|inclk[0] ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrLatch_n~clkctrl|outclk   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[1]|clk               ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[4]|clk               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[0]|clk               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[2]|clk               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[3]|clk               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[5]|clk               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[6]|clk               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ; Rise       ; U2|ins_ula_cmp|AttrReg[7]|clk               ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|DataLatch_n'                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7]     ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3]     ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0]     ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1]     ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2]     ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4]     ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5]     ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6]     ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7]     ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[0]     ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[1]     ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[2]     ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[4]     ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[5]     ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[6]     ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[7]     ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|BitmapReg[3]     ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[3]|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[0]|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[1]|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[2]|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[4]|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[5]|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[6]|clk             ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[7]|clk             ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n~clkctrl|inclk[0] ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n|q                ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n~clkctrl|inclk[0] ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|DataLatch_n~clkctrl|outclk   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[0]|clk             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[1]|clk             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[2]|clk             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[4]|clk             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[5]|clk             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[6]|clk             ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[7]|clk             ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n ; Rise       ; U2|ins_ula_cmp|BitmapReg[3]|clk             ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ula_top:U2|ula:ins_ula_cmp|VSync_n'                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                  ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4]  ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0]  ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1]  ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2]  ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3]  ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4]  ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[0]  ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[1]  ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[2]  ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[3]  ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; ula_top:U2|ula:ins_ula_cmp|FlashCnt[4]  ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[0]|clk          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[1]|clk          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[2]|clk          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[3]|clk          ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[4]|clk          ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n~clkctrl|inclk[0] ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n|q                ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n~clkctrl|inclk[0] ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|VSync_n~clkctrl|outclk   ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[0]|clk          ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[1]|clk          ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[2]|clk          ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[3]|clk          ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; ula_top:U2|ula:ins_ula_cmp|VSync_n ; Rise       ; U2|ins_ula_cmp|FlashCnt[4]|clk          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------+
; 5.679 ; 5.895        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[0]      ;
; 5.679 ; 5.895        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[3]      ;
; 5.679 ; 5.895        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[4]      ;
; 5.680 ; 5.896        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[3]       ;
; 5.680 ; 5.896        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[5]       ;
; 5.680 ; 5.896        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[6]       ;
; 5.680 ; 5.896        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[7]       ;
; 5.684 ; 5.900        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[1]    ;
; 5.684 ; 5.900        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[7]    ;
; 5.684 ; 5.900        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[8]    ;
; 5.684 ; 5.900        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|idle1         ;
; 5.684 ; 5.900        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_cmd[1]    ;
; 5.684 ; 5.900        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[2]      ;
; 5.684 ; 5.900        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|temp[0]       ;
; 5.689 ; 5.905        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[4]       ;
; 5.692 ; 5.908        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[0]       ;
; 5.692 ; 5.908        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[1]       ;
; 5.692 ; 5.908        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|data[2]       ;
; 5.707 ; 5.923        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[0]      ;
; 5.707 ; 5.923        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[1]      ;
; 5.707 ; 5.923        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[2]      ;
; 5.707 ; 5.923        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_ba[0]     ;
; 5.707 ; 5.923        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_ba[1]     ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[10]     ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[11]     ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[3]      ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[4]      ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[5]      ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[6]      ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[7]      ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[8]      ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_a[9]      ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[0]     ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[10]    ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[11]    ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[1]     ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[3]     ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[8]     ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[9]     ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dqmh      ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dqml      ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|state[1]      ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|temp[1]       ;
; 5.708 ; 5.924        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|temp[2]       ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[0]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[2]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[3]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[4]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[5]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[6]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[9]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_cmd[0]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_cmd[2]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[0]~en  ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[10]~en ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[11]~en ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[12]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[12]~en ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[13]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[13]~en ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[14]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[14]~en ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[15]    ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[15]~en ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[1]~en  ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[2]     ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[2]~en  ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[3]~en  ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[4]     ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[4]~en  ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[5]     ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[5]~en  ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[6]     ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[6]~en  ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[7]     ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[7]~en  ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[8]~en  ;
; 5.709 ; 5.925        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|sdr_dq[9]~en  ;
; 5.749 ; 5.933        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[1]   ;
; 5.749 ; 5.933        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[2]   ;
; 5.749 ; 5.933        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[4]   ;
; 5.749 ; 5.933        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[5]   ;
; 5.749 ; 5.933        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[6]   ;
; 5.749 ; 5.933        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[7]   ;
; 5.750 ; 5.934        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[0]   ;
; 5.750 ; 5.934        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[3]   ;
; 5.751 ; 5.967        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[0]   ;
; 5.751 ; 5.967        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[3]   ;
; 5.752 ; 5.968        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[1]   ;
; 5.752 ; 5.968        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[4]   ;
; 5.752 ; 5.968        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[5]   ;
; 5.752 ; 5.968        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[6]   ;
; 5.752 ; 5.968        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[7]   ;
; 5.753 ; 5.969        ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram:U3|sdram:U_SDR|data_reg[2]   ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[0]    ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[2]    ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[3]    ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[4]    ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[5]    ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ram:U3|sdram:U_SDR|address[6]    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.011 ; 10.011       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.037 ; 10.037       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.039 ; 10.039       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.416 ; 10.416       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.417 ; 10.417       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.793 ; 10.793       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.796 ; 10.796       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.820 ; 10.820       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.820 ; 10.820       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.820 ; 10.820       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.820 ; 10.820       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.820 ; 10.820       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.833 ; 20.833       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_we_reg        ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_we_reg       ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_address_reg0 ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_we_reg       ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_address_reg0  ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_we_reg        ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_address_reg0  ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_we_reg        ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_address_reg0  ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_we_reg        ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_address_reg0                ;
; 17.590 ; 17.820       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a7~porta_re_reg                      ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_address_reg0 ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_we_reg       ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_address_reg0 ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_we_reg       ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~portb_address_reg0 ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~portb_address_reg0  ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_address_reg0  ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_we_reg        ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_we_reg        ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~portb_address_reg0  ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~portb_address_reg0  ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_we_reg        ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_address_reg0  ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_we_reg        ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[7]                                         ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_address_reg0                ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a0~porta_re_reg                      ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_address_reg0                ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a1~porta_re_reg                      ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_address_reg0                ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a2~porta_re_reg                      ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_address_reg0                ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a3~porta_re_reg                      ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_address_reg0                ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a4~porta_re_reg                      ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_address_reg0                ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a5~porta_re_reg                      ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_address_reg0                ;
; 17.591 ; 17.821       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ram_block1a6~porta_re_reg                      ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~portb_address_reg0 ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~portb_address_reg0 ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_address_reg0 ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_we_reg       ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~portb_address_reg0  ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_address_reg0  ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_we_reg        ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~portb_address_reg0  ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_address_reg0  ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_we_reg        ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[0]                                         ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[1]                                         ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[2]                                         ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[3]                                         ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[4]                                         ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[5]                                         ;
; 17.592 ; 17.822       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[6]                                         ;
; 17.593 ; 17.823       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 17.593 ; 17.823       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 17.593 ; 17.823       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ;
; 17.593 ; 17.823       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_address_reg0 ;
; 17.593 ; 17.823       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_we_reg       ;
; 17.593 ; 17.823       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 17.593 ; 17.823       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 17.593 ; 17.823       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~portb_address_reg0  ;
; 17.593 ; 17.823       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 17.593 ; 17.823       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 17.593 ; 17.823       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 17.594 ; 17.824       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 17.594 ; 17.824       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ;
; 17.594 ; 17.824       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 17.594 ; 17.824       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 17.595 ; 17.825       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 17.640 ; 17.824       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|rden_a_store                                   ;
; 17.653 ; 17.837       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ;
; 17.656 ; 17.886       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[0]                                         ;
; 17.657 ; 17.873       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|address_reg_b[0]                 ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a13~portb_address_reg0 ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a15~portb_address_reg0 ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ram_block1a9~portb_address_reg0  ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[1]                                         ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[3]                                         ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[5]                                         ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[6]                                         ;
; 17.657 ; 17.887       ; 0.230          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|q_a[7]                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 35.448 ; 35.678       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_address_reg0 ;
; 35.448 ; 35.678       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_we_reg       ;
; 35.449 ; 35.679       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|q_b[0]                          ;
; 35.449 ; 35.679       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|q_b[1]                          ;
; 35.449 ; 35.679       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|q_b[2]                          ;
; 35.449 ; 35.679       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|q_b[3]                          ;
; 35.449 ; 35.679       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|q_b[4]                          ;
; 35.449 ; 35.679       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|q_b[5]                          ;
; 35.449 ; 35.679       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~portb_address_reg0 ;
; 35.450 ; 35.680       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 35.451 ; 35.681       ; 0.230          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[0][4]                                                                                                        ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[1][4]                                                                                                        ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[2][4]                                                                                                        ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[3][4]                                                                                                        ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[4][4]                                                                                                        ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[5][4]                                                                                                        ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[6][4]                                                                                                        ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[7][4]                                                                                                        ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|O_VSYNC                                                                                                       ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|\p_out_ctrs:trigger                                                                                           ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hcnt[0]                                                                                                       ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hcnt[1]                                                                                                       ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hcnt[2]                                                                                                       ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hcnt[3]                                                                                                       ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hcnt[4]                                                                                                       ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hcnt[5]                                                                                                       ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hcnt[6]                                                                                                       ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hcnt[7]                                                                                                       ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hcnt[8]                                                                                                       ;
; 35.510 ; 35.694       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hcnt[9]                                                                                                       ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CapsLock                                                       ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|CodeReady                                                      ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[0]                                                     ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[1]                                                     ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]                                                     ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[3]                                                     ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]                                                     ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|NumLock                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[4]                                                    ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[5]                                                    ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScrollLock                                                     ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Send                                                           ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.CheckAck                                                 ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Extended                                                 ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.LEDs                                                     ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.ResetKbd                                                 ;
; 35.511 ; 35.727       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State.Start                                                    ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[0][1]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[1][1]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[2][1]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[3][1]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[4][0]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[4][2]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[4][3]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[5][0]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[5][2]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[5][3]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[6][0]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[6][2]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[6][3]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[7][0]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[7][2]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|keys[7][3]                                                                                                        ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|O_HSYNC                                                                                                       ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hpos_o[0]                                                                                                     ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hpos_o[1]                                                                                                     ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hpos_o[2]                                                                                                     ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hpos_o[3]                                                                                                     ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hpos_o[4]                                                                                                     ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hpos_o[5]                                                                                                     ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hpos_o[6]                                                                                                     ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hpos_o[7]                                                                                                     ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hpos_o[8]                                                                                                     ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|hpos_o[9]                                                                                                     ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|ivsync_last_x2                                                                                                ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|vcnt[0]                                                                                                       ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|vcnt[1]                                                                                                       ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|vcnt[2]                                                                                                       ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|vcnt[3]                                                                                                       ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|vcnt[4]                                                                                                       ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|vcnt[5]                                                                                                       ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|vcnt[6]                                                                                                       ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|vcnt[7]                                                                                                       ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|vcnt[8]                                                                                                       ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; scan_convert:U7|vcnt[9]                                                                                                       ;
; 35.511 ; 35.695       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ula_top:U2|ula:ins_ula_cmp|clk7                                                                                               ;
; 35.512 ; 35.728       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]                                                    ;
; 35.512 ; 35.696       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[0]                                                    ;
; 35.512 ; 35.728       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                                                    ;
; 35.512 ; 35.696       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[1]                                                    ;
; 35.512 ; 35.728       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                                                    ;
; 35.512 ; 35.696       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[2]                                                    ;
; 35.512 ; 35.728       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                                                    ;
; 35.512 ; 35.696       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[3]                                                    ;
; 35.512 ; 35.728       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[6]                                                    ;
; 35.512 ; 35.696       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[6]                                                    ;
; 35.512 ; 35.728       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                    ;
; 35.512 ; 35.696       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[7]                                                    ;
; 35.512 ; 35.728       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|ScanCode[8]                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                      ;
+---------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+---------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[0]                                             ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[1]                                             ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[2]                                             ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[3]                                             ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[4]                                             ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[5]                                             ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[6]                                             ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[7]                                             ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[8]                                             ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[9]                                             ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[0]                                            ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[1]                                            ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[2]                                            ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[3]                                            ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[4]                                            ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[5]                                            ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[6]                                            ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[7]                                            ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[8]                                            ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[9]                                            ;
; 71.182  ; 71.398       ; 0.216          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|ihsync_last                                          ;
; 71.271  ; 71.455       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[0]                                            ;
; 71.271  ; 71.455       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[1]                                            ;
; 71.271  ; 71.455       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[2]                                            ;
; 71.271  ; 71.455       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[3]                                            ;
; 71.271  ; 71.455       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[4]                                            ;
; 71.271  ; 71.455       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[5]                                            ;
; 71.271  ; 71.455       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[6]                                            ;
; 71.271  ; 71.455       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[7]                                            ;
; 71.271  ; 71.455       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[8]                                            ;
; 71.271  ; 71.455       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[9]                                            ;
; 71.272  ; 71.456       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[0]                                             ;
; 71.272  ; 71.456       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[1]                                             ;
; 71.272  ; 71.456       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[2]                                             ;
; 71.272  ; 71.456       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[3]                                             ;
; 71.272  ; 71.456       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[4]                                             ;
; 71.272  ; 71.456       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[5]                                             ;
; 71.272  ; 71.456       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[6]                                             ;
; 71.272  ; 71.456       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[7]                                             ;
; 71.272  ; 71.456       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[8]                                             ;
; 71.272  ; 71.456       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[9]                                             ;
; 71.272  ; 71.456       ; 0.184          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|ihsync_last                                          ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[0]|clk                                                      ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[1]|clk                                                      ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[2]|clk                                                      ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[3]|clk                                                      ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[4]|clk                                                      ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[5]|clk                                                      ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[6]|clk                                                      ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[7]|clk                                                      ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[8]|clk                                                      ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[9]|clk                                                      ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[0]|clk                                                     ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[1]|clk                                                     ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[2]|clk                                                     ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[3]|clk                                                     ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[4]|clk                                                     ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[5]|clk                                                     ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[6]|clk                                                     ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[7]|clk                                                     ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[8]|clk                                                     ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[9]|clk                                                     ;
; 71.403  ; 71.403       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|ihsync_last|clk                                                   ;
; 71.426  ; 71.426       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 71.426  ; 71.426       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 71.428  ; 71.428       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 71.428  ; 71.428       ; 0.000          ; Low Pulse Width  ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U0|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 71.449  ; 71.449       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[0]|clk                                                     ;
; 71.449  ; 71.449       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[1]|clk                                                     ;
; 71.449  ; 71.449       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[2]|clk                                                     ;
; 71.449  ; 71.449       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[3]|clk                                                     ;
; 71.449  ; 71.449       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[4]|clk                                                     ;
; 71.449  ; 71.449       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[5]|clk                                                     ;
; 71.449  ; 71.449       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[6]|clk                                                     ;
; 71.449  ; 71.449       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[7]|clk                                                     ;
; 71.449  ; 71.449       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[8]|clk                                                     ;
; 71.449  ; 71.449       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hpos_i[9]|clk                                                     ;
; 71.450  ; 71.450       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[0]|clk                                                      ;
; 71.450  ; 71.450       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[1]|clk                                                      ;
; 71.450  ; 71.450       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[2]|clk                                                      ;
; 71.450  ; 71.450       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[3]|clk                                                      ;
; 71.450  ; 71.450       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[4]|clk                                                      ;
; 71.450  ; 71.450       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[5]|clk                                                      ;
; 71.450  ; 71.450       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[6]|clk                                                      ;
; 71.450  ; 71.450       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[7]|clk                                                      ;
; 71.450  ; 71.450       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[8]|clk                                                      ;
; 71.450  ; 71.450       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|hcnti[9]|clk                                                      ;
; 71.450  ; 71.450       ; 0.000          ; High Pulse Width ; U0|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; U7|ihsync_last|clk                                                   ;
; 140.854 ; 142.854      ; 2.000          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[0]                                             ;
; 140.854 ; 142.854      ; 2.000          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[1]                                             ;
; 140.854 ; 142.854      ; 2.000          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[2]                                             ;
; 140.854 ; 142.854      ; 2.000          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[3]                                             ;
; 140.854 ; 142.854      ; 2.000          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[4]                                             ;
; 140.854 ; 142.854      ; 2.000          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[5]                                             ;
; 140.854 ; 142.854      ; 2.000          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[6]                                             ;
; 140.854 ; 142.854      ; 2.000          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[7]                                             ;
; 140.854 ; 142.854      ; 2.000          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[8]                                             ;
; 140.854 ; 142.854      ; 2.000          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hcnti[9]                                             ;
; 140.854 ; 142.854      ; 2.000          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[0]                                            ;
; 140.854 ; 142.854      ; 2.000          ; Min Period       ; U0|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; scan_convert:U7|hpos_i[1]                                            ;
+---------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 2.752 ; 3.437 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 2.491 ; 3.097 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 2.403 ; 3.013 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 2.532 ; 3.160 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 2.651 ; 3.290 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 2.658 ; 3.317 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 2.533 ; 3.164 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 2.689 ; 3.354 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 2.752 ; 3.437 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 2.305 ; 2.912 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 2.496 ; 3.143 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 2.373 ; 2.990 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 2.551 ; 3.186 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 2.672 ; 3.335 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 2.626 ; 3.282 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 2.715 ; 3.393 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 2.623 ; 3.286 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 3.070 ; 3.652 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 3.009 ; 3.580 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; -1.941 ; -2.532 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; -2.089 ; -2.674 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; -2.034 ; -2.628 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; -2.145 ; -2.746 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; -2.258 ; -2.871 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; -2.243 ; -2.878 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; -2.125 ; -2.727 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; -2.282 ; -2.921 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; -2.335 ; -2.992 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; -1.941 ; -2.532 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; -2.125 ; -2.754 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; -2.007 ; -2.607 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; -2.171 ; -2.776 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; -2.268 ; -2.902 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; -2.222 ; -2.852 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; -2.335 ; -2.994 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; -2.221 ; -2.855 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; -1.907 ; -2.476 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; -1.921 ; -2.501 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; SDRAM_CLK     ; CLK                             ; 1.530 ;       ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_A[*]    ; CLK                             ; 3.423 ; 3.589 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLK                             ; 2.517 ; 2.631 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLK                             ; 3.266 ; 3.403 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLK                             ; 2.314 ; 2.394 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLK                             ; 2.438 ; 2.553 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLK                             ; 2.630 ; 2.738 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLK                             ; 2.576 ; 2.687 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLK                             ; 2.444 ; 2.543 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLK                             ; 2.748 ; 2.884 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLK                             ; 2.761 ; 2.892 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLK                             ; 2.341 ; 2.431 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLK                             ; 2.605 ; 2.728 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLK                             ; 2.491 ; 2.601 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLK                             ; 3.423 ; 3.589 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLK                             ; 2.561 ; 2.673 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]  ; CLK                             ; 2.335 ; 2.421 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLK                             ; 2.561 ; 2.673 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N   ; CLK                             ; 2.765 ; 2.882 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLK                             ;       ; 1.578 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLK                             ; 3.696 ; 3.918 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK                             ; 2.921 ; 3.126 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK                             ; 3.004 ; 3.202 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK                             ; 2.406 ; 2.517 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK                             ; 3.696 ; 3.918 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK                             ; 2.269 ; 2.368 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK                             ; 2.421 ; 2.529 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK                             ; 2.482 ; 2.598 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK                             ; 2.933 ; 3.095 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK                             ; 2.524 ; 2.630 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK                             ; 2.417 ; 2.517 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK                             ; 2.804 ; 2.934 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK                             ; 2.690 ; 2.819 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK                             ; 2.540 ; 2.646 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK                             ; 2.532 ; 2.636 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK                             ; 2.565 ; 2.692 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK                             ; 2.593 ; 2.722 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLK                             ; 2.439 ; 2.543 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLK                             ; 3.054 ; 3.230 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N   ; CLK                             ; 3.869 ; 4.091 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N    ; CLK                             ; 3.131 ; 3.351 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK                             ; 2.485 ; 2.378 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK                             ; 2.466 ; 2.358 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_B[*]      ; CLK                             ; 3.630 ; 3.784 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[2]     ; CLK                             ; 3.630 ; 3.784 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[3]     ; CLK                             ; 3.103 ; 3.253 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[4]     ; CLK                             ; 2.863 ; 2.963 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_G[*]      ; CLK                             ; 3.674 ; 3.831 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[3]     ; CLK                             ; 2.768 ; 2.864 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[4]     ; CLK                             ; 3.128 ; 3.259 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[5]     ; CLK                             ; 3.674 ; 3.831 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_HS        ; CLK                             ; 2.331 ; 2.421 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_R[*]      ; CLK                             ; 3.754 ; 4.008 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[2]     ; CLK                             ; 3.108 ; 3.258 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[3]     ; CLK                             ; 3.754 ; 4.008 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[4]     ; CLK                             ; 3.108 ; 3.258 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_VS        ; CLK                             ; 2.315 ; 2.426 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; BUZZER        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 3.589 ; 3.714 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|clk7                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; SDRAM_CLK     ; CLK                             ; 1.295 ;       ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_A[*]    ; CLK                             ; 2.042 ; 2.120 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLK                             ; 2.237 ; 2.347 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLK                             ; 2.994 ; 3.128 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLK                             ; 2.042 ; 2.120 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLK                             ; 2.164 ; 2.275 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLK                             ; 2.344 ; 2.448 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLK                             ; 2.293 ; 2.399 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLK                             ; 2.166 ; 2.261 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLK                             ; 2.458 ; 2.589 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLK                             ; 2.470 ; 2.597 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLK                             ; 2.067 ; 2.153 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLK                             ; 2.322 ; 2.440 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLK                             ; 2.211 ; 2.316 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLK                             ; 3.143 ; 3.305 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLK                             ; 2.062 ; 2.146 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]  ; CLK                             ; 2.062 ; 2.146 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLK                             ; 2.280 ; 2.387 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N   ; CLK                             ; 2.474 ; 2.586 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLK                             ;       ; 1.342 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLK                             ; 1.999 ; 2.094 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK                             ; 2.627 ; 2.825 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK                             ; 2.707 ; 2.898 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK                             ; 2.130 ; 2.237 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK                             ; 3.406 ; 3.621 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK                             ; 1.999 ; 2.094 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK                             ; 2.144 ; 2.248 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK                             ; 2.202 ; 2.313 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK                             ; 2.635 ; 2.791 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK                             ; 2.242 ; 2.344 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK                             ; 2.140 ; 2.236 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK                             ; 2.511 ; 2.637 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK                             ; 2.402 ; 2.526 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK                             ; 2.258 ; 2.360 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK                             ; 2.250 ; 2.350 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK                             ; 2.282 ; 2.403 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK                             ; 2.309 ; 2.433 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLK                             ; 2.161 ; 2.261 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLK                             ; 2.752 ; 2.920 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N   ; CLK                             ; 3.571 ; 3.787 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N    ; CLK                             ; 2.825 ; 3.036 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK                             ; 2.211 ; 2.107 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK                             ; 2.193 ; 2.088 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_B[*]      ; CLK                             ; 2.571 ; 2.667 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[2]     ; CLK                             ; 3.345 ; 3.496 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[3]     ; CLK                             ; 2.688 ; 2.823 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[4]     ; CLK                             ; 2.571 ; 2.667 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_G[*]      ; CLK                             ; 2.479 ; 2.572 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[3]     ; CLK                             ; 2.479 ; 2.572 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[4]     ; CLK                             ; 2.715 ; 2.838 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[5]     ; CLK                             ; 3.387 ; 3.540 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_HS        ; CLK                             ; 2.059 ; 2.145 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_R[*]      ; CLK                             ; 2.806 ; 2.951 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[2]     ; CLK                             ; 2.806 ; 2.951 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[3]     ; CLK                             ; 3.296 ; 3.528 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[4]     ; CLK                             ; 2.806 ; 2.951 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_VS        ; CLK                             ; 2.047 ; 2.155 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; BUZZER        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 3.461 ; 3.582 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|clk7                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 2.156 ; 2.142 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 2.672 ; 2.671 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 2.475 ; 2.474 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 2.394 ; 2.381 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 3.340 ; 3.375 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 2.478 ; 2.465 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 2.462 ; 2.449 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 2.414 ; 2.400 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 2.501 ; 2.487 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 2.514 ; 2.500 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 2.478 ; 2.464 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 2.492 ; 2.478 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 2.337 ; 2.323 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 2.343 ; 2.329 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 2.317 ; 2.303 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 2.166 ; 2.152 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 2.156 ; 2.142 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 2.414 ; 2.413 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 2.273 ; 2.272 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                              ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 1.889 ; 1.875 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 2.393 ; 2.392 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 2.204 ; 2.203 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 2.124 ; 2.111 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 3.070 ; 3.105 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 2.205 ; 2.192 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 2.189 ; 2.176 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 2.136 ; 2.122 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 2.220 ; 2.206 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 2.232 ; 2.218 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 2.197 ; 2.183 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 2.211 ; 2.197 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 2.062 ; 2.048 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 2.068 ; 2.054 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 2.043 ; 2.029 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 1.898 ; 1.884 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 1.889 ; 1.875 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 2.147 ; 2.146 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 2.012 ; 2.011 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                             ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 2.192     ; 2.206     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 2.796     ; 2.797     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 2.570     ; 2.571     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 2.466     ; 2.479     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 3.468     ; 3.433     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 2.554     ; 2.567     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 2.536     ; 2.549     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 2.480     ; 2.494     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 2.572     ; 2.586     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 2.601     ; 2.615     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 2.544     ; 2.558     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 2.560     ; 2.574     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 2.392     ; 2.406     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 2.391     ; 2.405     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 2.364     ; 2.378     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 2.202     ; 2.216     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 2.192     ; 2.206     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 2.498     ; 2.499     ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 2.332     ; 2.333     ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                     ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 1.922     ; 1.936     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 2.513     ; 2.514     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 2.295     ; 2.296     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 2.192     ; 2.205     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 3.194     ; 3.159     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 2.276     ; 2.289     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 2.259     ; 2.272     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 2.199     ; 2.213     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 2.287     ; 2.301     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 2.315     ; 2.329     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 2.260     ; 2.274     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 2.276     ; 2.290     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 2.114     ; 2.128     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 2.113     ; 2.127     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 2.087     ; 2.101     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 1.932     ; 1.946     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 1.922     ; 1.936     ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 2.228     ; 2.229     ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 2.068     ; 2.069     ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-----------+-----------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                ; -14.004   ; -1.425  ; 67.494   ; 0.999   ; -1.487              ;
;  CLK                                            ; N/A       ; N/A     ; N/A      ; N/A     ; 10.011              ;
;  U0|altpll_component|auto_generated|pll1|clk[0] ; -7.489    ; 0.176   ; N/A      ; N/A     ; 5.666               ;
;  U0|altpll_component|auto_generated|pll1|clk[1] ; -7.873    ; 1.034   ; N/A      ; N/A     ; 17.531              ;
;  U0|altpll_component|auto_generated|pll1|clk[2] ; -5.758    ; -1.026  ; 67.494   ; 0.999   ; 35.430              ;
;  U0|altpll_component|auto_generated|pll1|clk[3] ; -4.548    ; 0.295   ; N/A      ; N/A     ; 71.182              ;
;  ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; -1.502    ; 0.235   ; N/A      ; N/A     ; -1.487              ;
;  ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; -5.449    ; 0.506   ; N/A      ; N/A     ; -1.487              ;
;  ula_top:U2|ula:ins_ula_cmp|CPUClk              ; -14.004   ; -1.425  ; N/A      ; N/A     ; -1.487              ;
;  ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; -4.906    ; 0.292   ; N/A      ; N/A     ; -1.487              ;
;  ula_top:U2|ula:ins_ula_cmp|VSync_n             ; -1.054    ; 0.193   ; N/A      ; N/A     ; -1.487              ;
;  ula_top:U2|ula:ins_ula_cmp|clk7                ; -3.284    ; -0.384  ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                                 ; -5051.813 ; -11.303 ; 0.0      ; 0.0     ; -652.793            ;
;  CLK                                            ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  U0|altpll_component|auto_generated|pll1|clk[0] ; -291.673  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  U0|altpll_component|auto_generated|pll1|clk[1] ; -586.845  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  U0|altpll_component|auto_generated|pll1|clk[2] ; -118.643  ; -1.260  ; 0.000    ; 0.000   ; 0.000               ;
;  U0|altpll_component|auto_generated|pll1|clk[3] ; -49.329   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; -10.224   ; 0.000   ; N/A      ; N/A     ; -11.896             ;
;  ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; -41.973   ; 0.000   ; N/A      ; N/A     ; -11.896             ;
;  ula_top:U2|ula:ins_ula_cmp|CPUClk              ; -3777.630 ; -9.366  ; N/A      ; N/A     ; -527.885            ;
;  ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; -34.656   ; 0.000   ; N/A      ; N/A     ; -11.896             ;
;  ula_top:U2|ula:ins_ula_cmp|VSync_n             ; -3.331    ; 0.000   ; N/A      ; N/A     ; -7.435              ;
;  ula_top:U2|ula:ins_ula_cmp|clk7                ; -137.509  ; -0.689  ; N/A      ; N/A     ; -81.785             ;
+-------------------------------------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+------------+-------+-------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; 5.788 ; 6.049 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; 5.203 ; 5.420 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; 4.965 ; 5.217 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; 5.255 ; 5.516 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; 5.565 ; 5.782 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; 5.535 ; 5.835 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; 5.229 ; 5.501 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; 5.596 ; 5.884 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; 5.788 ; 6.049 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; 4.749 ; 4.986 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; 5.168 ; 5.403 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; 4.882 ; 5.161 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; 5.307 ; 5.538 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; 5.527 ; 5.788 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; 5.452 ; 5.722 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; 5.657 ; 5.978 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; 5.430 ; 5.732 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; 6.540 ; 6.769 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; 6.500 ; 6.605 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+---------------+------------+--------+--------+------------+------------------------------------------------+
; SDRAM_DQ[*]   ; CLK        ; -1.941 ; -2.532 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK        ; -2.089 ; -2.674 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK        ; -2.034 ; -2.628 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK        ; -2.145 ; -2.746 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK        ; -2.258 ; -2.871 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK        ; -2.243 ; -2.878 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK        ; -2.125 ; -2.727 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK        ; -2.282 ; -2.921 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK        ; -2.335 ; -2.992 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK        ; -1.941 ; -2.532 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK        ; -2.125 ; -2.754 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK        ; -2.007 ; -2.607 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK        ; -2.171 ; -2.776 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK        ; -2.268 ; -2.902 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK        ; -2.222 ; -2.852 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK        ; -2.335 ; -2.994 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK        ; -2.221 ; -2.855 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK        ; -1.907 ; -2.476 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK        ; -1.921 ; -2.501 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
+---------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; SDRAM_CLK     ; CLK                             ; 3.294 ;       ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_A[*]    ; CLK                             ; 6.878 ; 6.868 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLK                             ; 5.566 ; 5.406 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLK                             ; 6.585 ; 6.579 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLK                             ; 5.082 ; 4.942 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLK                             ; 5.310 ; 5.198 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLK                             ; 5.844 ; 5.616 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLK                             ; 5.646 ; 5.489 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLK                             ; 5.336 ; 5.218 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLK                             ; 6.082 ; 5.880 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLK                             ; 6.064 ; 5.861 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLK                             ; 5.054 ; 4.985 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLK                             ; 5.720 ; 5.571 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLK                             ; 5.424 ; 5.314 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLK                             ; 6.878 ; 6.868 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLK                             ; 5.610 ; 5.469 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]  ; CLK                             ; 5.134 ; 5.010 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLK                             ; 5.610 ; 5.469 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N   ; CLK                             ; 6.070 ; 5.940 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLK                             ;       ; 3.184 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLK                             ; 7.481 ; 7.478 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK                             ; 6.348 ; 6.289 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK                             ; 6.680 ; 6.524 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK                             ; 5.298 ; 5.204 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK                             ; 7.481 ; 7.478 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK                             ; 4.931 ; 4.889 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK                             ; 5.299 ; 5.211 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK                             ; 5.382 ; 5.302 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK                             ; 6.584 ; 6.290 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK                             ; 5.564 ; 5.403 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK                             ; 5.279 ; 5.170 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK                             ; 6.205 ; 5.965 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK                             ; 5.963 ; 5.787 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK                             ; 5.572 ; 5.396 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK                             ; 5.577 ; 5.393 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK                             ; 5.639 ; 5.513 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK                             ; 5.679 ; 5.566 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLK                             ; 5.336 ; 5.215 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLK                             ; 6.894 ; 6.631 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N   ; CLK                             ; 7.914 ; 7.842 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N    ; CLK                             ; 6.828 ; 6.657 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK                             ; 5.171 ; 5.303 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK                             ; 5.155 ; 5.260 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_B[*]      ; CLK                             ; 7.475 ; 7.356 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[2]     ; CLK                             ; 7.475 ; 7.356 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[3]     ; CLK                             ; 7.038 ; 6.777 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[4]     ; CLK                             ; 6.354 ; 6.103 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_G[*]      ; CLK                             ; 7.555 ; 7.447 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[3]     ; CLK                             ; 6.095 ; 5.915 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[4]     ; CLK                             ; 7.073 ; 6.797 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[5]     ; CLK                             ; 7.555 ; 7.447 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_HS        ; CLK                             ; 5.190 ; 5.066 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_R[*]      ; CLK                             ; 8.400 ; 8.147 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[2]     ; CLK                             ; 6.924 ; 6.673 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[3]     ; CLK                             ; 8.400 ; 8.147 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[4]     ; CLK                             ; 6.924 ; 6.673 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_VS        ; CLK                             ; 5.096 ; 5.030 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; BUZZER        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 7.696 ; 7.513 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|clk7                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port     ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+
; SDRAM_CLK     ; CLK                             ; 1.295 ;       ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_A[*]    ; CLK                             ; 2.042 ; 2.120 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[0]   ; CLK                             ; 2.237 ; 2.347 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[1]   ; CLK                             ; 2.994 ; 3.128 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[2]   ; CLK                             ; 2.042 ; 2.120 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[3]   ; CLK                             ; 2.164 ; 2.275 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[4]   ; CLK                             ; 2.344 ; 2.448 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[5]   ; CLK                             ; 2.293 ; 2.399 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[6]   ; CLK                             ; 2.166 ; 2.261 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[7]   ; CLK                             ; 2.458 ; 2.589 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[8]   ; CLK                             ; 2.470 ; 2.597 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[9]   ; CLK                             ; 2.067 ; 2.153 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[10]  ; CLK                             ; 2.322 ; 2.440 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[11]  ; CLK                             ; 2.211 ; 2.316 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_A[12]  ; CLK                             ; 3.143 ; 3.305 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA[*]   ; CLK                             ; 2.062 ; 2.146 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[0]  ; CLK                             ; 2.062 ; 2.146 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_BA[1]  ; CLK                             ; 2.280 ; 2.387 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N   ; CLK                             ; 2.474 ; 2.586 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK     ; CLK                             ;       ; 1.342 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLK                             ; 1.999 ; 2.094 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLK                             ; 2.627 ; 2.825 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLK                             ; 2.707 ; 2.898 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLK                             ; 2.130 ; 2.237 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLK                             ; 3.406 ; 3.621 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLK                             ; 1.999 ; 2.094 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLK                             ; 2.144 ; 2.248 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLK                             ; 2.202 ; 2.313 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLK                             ; 2.635 ; 2.791 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLK                             ; 2.242 ; 2.344 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLK                             ; 2.140 ; 2.236 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLK                             ; 2.511 ; 2.637 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLK                             ; 2.402 ; 2.526 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLK                             ; 2.258 ; 2.360 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLK                             ; 2.250 ; 2.350 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLK                             ; 2.282 ; 2.403 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLK                             ; 2.309 ; 2.433 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMH    ; CLK                             ; 2.161 ; 2.261 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML    ; CLK                             ; 2.752 ; 2.920 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N   ; CLK                             ; 3.571 ; 3.787 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N    ; CLK                             ; 2.825 ; 3.036 ; Fall       ; U0|altpll_component|auto_generated|pll1|clk[0] ;
; PS2_CLK       ; CLK                             ; 2.211 ; 2.107 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; PS2_DAT       ; CLK                             ; 2.193 ; 2.088 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_B[*]      ; CLK                             ; 2.571 ; 2.667 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[2]     ; CLK                             ; 3.345 ; 3.496 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[3]     ; CLK                             ; 2.688 ; 2.823 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_B[4]     ; CLK                             ; 2.571 ; 2.667 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_G[*]      ; CLK                             ; 2.479 ; 2.572 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[3]     ; CLK                             ; 2.479 ; 2.572 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[4]     ; CLK                             ; 2.715 ; 2.838 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_G[5]     ; CLK                             ; 3.387 ; 3.540 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_HS        ; CLK                             ; 2.059 ; 2.145 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_R[*]      ; CLK                             ; 2.806 ; 2.951 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[2]     ; CLK                             ; 2.806 ; 2.951 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[3]     ; CLK                             ; 3.296 ; 3.528 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
;  VGA_R[4]     ; CLK                             ; 2.806 ; 2.951 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; VGA_VS        ; CLK                             ; 2.047 ; 2.155 ; Rise       ; U0|altpll_component|auto_generated|pll1|clk[2] ;
; BUZZER        ; ula_top:U2|ula:ins_ula_cmp|clk7 ; 3.461 ; 3.582 ; Fall       ; ula_top:U2|ula:ins_ula_cmp|clk7                ;
+---------------+---------------------------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_A[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NCSO         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DCLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ASDO         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_SI        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT_L    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT_R    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUZZER       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_RXD     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DATA0                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_SO                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEYS[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEYS[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEYS[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_TXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DAT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEYS[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_A[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; NCSO         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ASDO         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_VS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SD_SI        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SD_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SD_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DAC_OUT_L    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT_R    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; UART_RXD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_A[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_CKE    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; NCSO         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ASDO         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; VGA_B[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SD_SI        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT_L    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT_R    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; UART_RXD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_A[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_BA[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_CKE    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; NCSO         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DCLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ASDO         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; VGA_R[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; VGA_B[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; VGA_B[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SD_SI        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SD_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT_L    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT_R    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUZZER       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQ[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; UART_RXD     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PS2_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PS2_DAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 56       ; 0        ; 1054     ;
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 336      ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 24       ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 721      ; 993      ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; U0|altpll_component|auto_generated|pll1|clk[1] ; 797      ; 0        ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 3698     ; 0        ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 11       ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 21       ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 50       ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 28       ; 22       ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 0        ; 220      ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 0        ; 11       ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; 8        ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; 0        ; 14       ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; 24       ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; ula_top:U2|ula:ins_ula_cmp|clk7                ; 236      ; 1        ; 154      ; 37       ;
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|clk7                ; 7        ; 1        ; 16       ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; ula_top:U2|ula:ins_ula_cmp|clk7                ; 0        ; 0        ; 8        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; ula_top:U2|ula:ins_ula_cmp|clk7                ; 0        ; 0        ; 1        ; 1        ;
; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; 26       ; 0        ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; 94       ; 0        ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; 80       ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; 16       ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; 0        ; 17       ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; 6979095  ; 0        ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; 24       ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; 15       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U0|altpll_component|auto_generated|pll1|clk[0] ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 56       ; 0        ; 1054     ;
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; U0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 336      ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; U0|altpll_component|auto_generated|pll1|clk[1] ; 24       ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[1] ; 721      ; 993      ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; U0|altpll_component|auto_generated|pll1|clk[1] ; 797      ; 0        ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 3698     ; 0        ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 11       ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; U0|altpll_component|auto_generated|pll1|clk[2] ; 21       ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 50       ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; U0|altpll_component|auto_generated|pll1|clk[2] ; 28       ; 22       ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[3] ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 0        ; 220      ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; U0|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 0        ; 11       ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; 8        ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; ula_top:U2|ula:ins_ula_cmp|AOLatch_n           ; 0        ; 14       ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; 24       ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; ula_top:U2|ula:ins_ula_cmp|clk7                ; 236      ; 1        ; 154      ; 37       ;
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|clk7                ; 7        ; 1        ; 16       ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; ula_top:U2|ula:ins_ula_cmp|clk7                ; 0        ; 0        ; 8        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; ula_top:U2|ula:ins_ula_cmp|clk7                ; 0        ; 0        ; 1        ; 1        ;
; U0|altpll_component|auto_generated|pll1|clk[0] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; 26       ; 0        ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; 94       ; 0        ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[2] ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; 80       ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|AttrLatch_n         ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; 16       ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|clk7                ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; 0        ; 17       ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; ula_top:U2|ula:ins_ula_cmp|CPUClk              ; 6979095  ; 0        ; 0        ; 0        ;
; U0|altpll_component|auto_generated|pll1|clk[1] ; ula_top:U2|ula:ins_ula_cmp|DataLatch_n         ; 24       ; 0        ; 0        ; 0        ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; ula_top:U2|ula:ins_ula_cmp|VSync_n             ; 15       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                          ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 28       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                           ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U0|altpll_component|auto_generated|pll1|clk[2] ; U0|altpll_component|auto_generated|pll1|clk[2] ; 28       ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 350   ; 350  ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 78    ; 78   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 19 18:34:28 2015
Info: Command: quartus_sta zx_wxeda -c zx_wxeda
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'zx_wxeda.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name CLK CLK
    Info (332110): create_generated_clock -source {U0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 7 -duty_cycle 50.00 -name {U0|altpll_component|auto_generated|pll1|clk[0]} {U0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {U0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 12 -multiply_by 7 -duty_cycle 50.00 -name {U0|altpll_component|auto_generated|pll1|clk[1]} {U0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {U0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 7 -duty_cycle 50.00 -name {U0|altpll_component|auto_generated|pll1|clk[2]} {U0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {U0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 48 -multiply_by 7 -duty_cycle 50.00 -name {U0|altpll_component|auto_generated|pll1|clk[3]} {U0|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ula_top:U2|ula:ins_ula_cmp|CPUClk ula_top:U2|ula:ins_ula_cmp|CPUClk
    Info (332105): create_clock -period 1.000 -name ula_top:U2|ula:ins_ula_cmp|clk7 ula_top:U2|ula:ins_ula_cmp|clk7
    Info (332105): create_clock -period 1.000 -name ula_top:U2|ula:ins_ula_cmp|AttrLatch_n ula_top:U2|ula:ins_ula_cmp|AttrLatch_n
    Info (332105): create_clock -period 1.000 -name ula_top:U2|ula:ins_ula_cmp|AOLatch_n ula_top:U2|ula:ins_ula_cmp|AOLatch_n
    Info (332105): create_clock -period 1.000 -name ula_top:U2|ula:ins_ula_cmp|VSync_n ula_top:U2|ula:ins_ula_cmp|VSync_n
    Info (332105): create_clock -period 1.000 -name ula_top:U2|ula:ins_ula_cmp|DataLatch_n ula_top:U2|ula:ins_ula_cmp|DataLatch_n
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.004     -3777.630 ula_top:U2|ula:ins_ula_cmp|CPUClk 
    Info (332119):    -7.873      -586.845 U0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -7.489      -291.673 U0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.758      -118.643 U0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -5.449       -41.973 ula_top:U2|ula:ins_ula_cmp|AttrLatch_n 
    Info (332119):    -4.906       -34.656 ula_top:U2|ula:ins_ula_cmp|DataLatch_n 
    Info (332119):    -4.548       -49.329 U0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -3.284      -137.509 ula_top:U2|ula:ins_ula_cmp|clk7 
    Info (332119):    -1.502       -10.224 ula_top:U2|ula:ins_ula_cmp|AOLatch_n 
    Info (332119):    -1.054        -3.331 ula_top:U2|ula:ins_ula_cmp|VSync_n 
Info (332146): Worst-case hold slack is -1.425
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.425        -9.366 ula_top:U2|ula:ins_ula_cmp|CPUClk 
    Info (332119):    -1.026        -1.248 U0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.384        -0.689 ula_top:U2|ula:ins_ula_cmp|clk7 
    Info (332119):     0.436         0.000 U0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.465         0.000 ula_top:U2|ula:ins_ula_cmp|VSync_n 
    Info (332119):     0.651         0.000 ula_top:U2|ula:ins_ula_cmp|AOLatch_n 
    Info (332119):     0.745         0.000 U0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.182         0.000 ula_top:U2|ula:ins_ula_cmp|DataLatch_n 
    Info (332119):     1.698         0.000 ula_top:U2|ula:ins_ula_cmp|AttrLatch_n 
    Info (332119):     2.350         0.000 U0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 67.494
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    67.494         0.000 U0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 2.408
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.408         0.000 U0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487      -527.885 ula_top:U2|ula:ins_ula_cmp|CPUClk 
    Info (332119):    -1.487       -81.785 ula_top:U2|ula:ins_ula_cmp|clk7 
    Info (332119):    -1.487       -11.896 ula_top:U2|ula:ins_ula_cmp|AOLatch_n 
    Info (332119):    -1.487       -11.896 ula_top:U2|ula:ins_ula_cmp|AttrLatch_n 
    Info (332119):    -1.487       -11.896 ula_top:U2|ula:ins_ula_cmp|DataLatch_n 
    Info (332119):    -1.487        -7.435 ula_top:U2|ula:ins_ula_cmp|VSync_n 
    Info (332119):     5.672         0.000 U0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.351         0.000 CLK 
    Info (332119):    17.553         0.000 U0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    35.431         0.000 U0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    71.205         0.000 U0|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.185     -3551.229 ula_top:U2|ula:ins_ula_cmp|CPUClk 
    Info (332119):    -7.205      -539.902 U0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -6.886      -266.158 U0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.229      -106.799 U0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -5.222       -40.304 ula_top:U2|ula:ins_ula_cmp|AttrLatch_n 
    Info (332119):    -4.717       -33.261 ula_top:U2|ula:ins_ula_cmp|DataLatch_n 
    Info (332119):    -4.049       -43.869 U0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -3.072      -127.451 ula_top:U2|ula:ins_ula_cmp|clk7 
    Info (332119):    -1.363        -9.183 ula_top:U2|ula:ins_ula_cmp|AOLatch_n 
    Info (332119):    -0.866        -2.639 ula_top:U2|ula:ins_ula_cmp|VSync_n 
Info (332146): Worst-case hold slack is -1.252
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.252        -8.117 ula_top:U2|ula:ins_ula_cmp|CPUClk 
    Info (332119):    -0.924        -1.260 U0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.364        -0.558 ula_top:U2|ula:ins_ula_cmp|clk7 
    Info (332119):     0.389         0.000 U0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.417         0.000 ula_top:U2|ula:ins_ula_cmp|VSync_n 
    Info (332119):     0.578         0.000 ula_top:U2|ula:ins_ula_cmp|AOLatch_n 
    Info (332119):     0.695         0.000 U0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.154         0.000 ula_top:U2|ula:ins_ula_cmp|DataLatch_n 
    Info (332119):     1.624         0.000 ula_top:U2|ula:ins_ula_cmp|AttrLatch_n 
    Info (332119):     1.995         0.000 U0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 67.698
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    67.698         0.000 U0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 2.162
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.162         0.000 U0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487      -527.885 ula_top:U2|ula:ins_ula_cmp|CPUClk 
    Info (332119):    -1.487       -81.785 ula_top:U2|ula:ins_ula_cmp|clk7 
    Info (332119):    -1.487       -11.896 ula_top:U2|ula:ins_ula_cmp|AOLatch_n 
    Info (332119):    -1.487       -11.896 ula_top:U2|ula:ins_ula_cmp|AttrLatch_n 
    Info (332119):    -1.487       -11.896 ula_top:U2|ula:ins_ula_cmp|DataLatch_n 
    Info (332119):    -1.487        -7.435 ula_top:U2|ula:ins_ula_cmp|VSync_n 
    Info (332119):     5.666         0.000 U0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.360         0.000 CLK 
    Info (332119):    17.531         0.000 U0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    35.430         0.000 U0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    71.191         0.000 U0|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.620     -1472.349 ula_top:U2|ula:ins_ula_cmp|CPUClk 
    Info (332119):    -3.734      -277.240 U0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.415      -132.617 U0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.716       -56.534 U0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.149       -16.686 ula_top:U2|ula:ins_ula_cmp|AttrLatch_n 
    Info (332119):    -2.113       -22.990 U0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -1.899       -13.650 ula_top:U2|ula:ins_ula_cmp|DataLatch_n 
    Info (332119):    -1.074       -36.259 ula_top:U2|ula:ins_ula_cmp|clk7 
    Info (332119):    -0.451        -2.852 ula_top:U2|ula:ins_ula_cmp|AOLatch_n 
    Info (332119):     0.125         0.000 ula_top:U2|ula:ins_ula_cmp|VSync_n 
Info (332146): Worst-case hold slack is -0.896
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.896        -8.906 ula_top:U2|ula:ins_ula_cmp|CPUClk 
    Info (332119):    -0.447        -0.501 U0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.245        -0.485 ula_top:U2|ula:ins_ula_cmp|clk7 
    Info (332119):     0.176         0.000 U0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193         0.000 ula_top:U2|ula:ins_ula_cmp|VSync_n 
    Info (332119):     0.235         0.000 ula_top:U2|ula:ins_ula_cmp|AOLatch_n 
    Info (332119):     0.292         0.000 ula_top:U2|ula:ins_ula_cmp|DataLatch_n 
    Info (332119):     0.295         0.000 U0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.506         0.000 ula_top:U2|ula:ins_ula_cmp|AttrLatch_n 
    Info (332119):     1.034         0.000 U0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 69.650
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    69.650         0.000 U0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.999
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.999         0.000 U0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000      -355.000 ula_top:U2|ula:ins_ula_cmp|CPUClk 
    Info (332119):    -1.000       -55.000 ula_top:U2|ula:ins_ula_cmp|clk7 
    Info (332119):    -1.000        -8.000 ula_top:U2|ula:ins_ula_cmp|AOLatch_n 
    Info (332119):    -1.000        -8.000 ula_top:U2|ula:ins_ula_cmp|AttrLatch_n 
    Info (332119):    -1.000        -8.000 ula_top:U2|ula:ins_ula_cmp|DataLatch_n 
    Info (332119):    -1.000        -5.000 ula_top:U2|ula:ins_ula_cmp|VSync_n 
    Info (332119):     5.679         0.000 U0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.011         0.000 CLK 
    Info (332119):    17.590         0.000 U0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    35.448         0.000 U0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    71.182         0.000 U0|altpll_component|auto_generated|pll1|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 620 megabytes
    Info: Processing ended: Thu Mar 19 18:35:04 2015
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:24


