// Seed: 761875765
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  logic [7:0] id_6 = id_6[1'b0];
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    output tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    output wire id_8,
    output tri0 id_9,
    input supply0 id_10
);
  nor primCall (id_5, id_1, id_12, id_6, id_10, id_2, id_4, id_7);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
