#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 19 19:45:29 2023
# Process ID: 3044
# Current directory: C:/Users/pc/Desktop/FPGA-main/TP2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7200 C:\Users\pc\Desktop\FPGA-main\TP2\TP2.xpr
# Log file: C:/Users/pc/Desktop/FPGA-main/TP2/vivado.log
# Journal file: C:/Users/pc/Desktop/FPGA-main/TP2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/FPGA-main/TP2/TP2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'TP2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
TP2_clk_wiz_1_0
TP2_rst_clk_wiz_1_100M_0
TP2_axi_gpio_0_0
TP2_axi_gpio_0_1

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1143.445 ; gain = 0.000
update_compile_order -fileset sources_1
save_project_as TP3 C:/Users/pc/Desktop/FPGA-main/TP3 -force
WARNING: [IP_Flow 19-2162] IP 'TP2_clk_wiz_1_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:basys3:part0:1.1' used to customize the IP 'TP2_clk_wiz_1_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'TP2_rst_clk_wiz_1_100M_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:basys3:part0:1.1' used to customize the IP 'TP2_rst_clk_wiz_1_100M_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'TP2_axi_gpio_0_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:basys3:part0:1.1' used to customize the IP 'TP2_axi_gpio_0_0' do not match.
WARNING: [IP_Flow 19-2162] IP 'TP2_axi_gpio_0_1' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:basys3:part0:1.1' used to customize the IP 'TP2_axi_gpio_0_1' do not match.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'TP2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
TP2_clk_wiz_1_0
TP2_rst_clk_wiz_1_100M_0
TP2_axi_gpio_0_0
TP2_axi_gpio_0_1

open_bd_design {C:/Users/pc/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/TP2.bd}
Reading block design file <C:/Users/pc/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/TP2.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led_switch
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - boutons
Successfully read diagram <TP2> from block design file <C:/Users/pc/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/TP2.bd>
save_bd_design_as TP3
ERROR: [BD 41-1179] The following IPs in this design are locked. This command cannot be run until these IPs are unlocked. Please run report_ip_status for more details and a recommendation on how to fix this issue. 
/clk_wiz_1
/rst_clk_wiz_1_100M
/led_switch
/boutons

ERROR: [Common 17-39] 'save_bd_design_as' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {TP2_axi_gpio_0_1 TP2_rst_clk_wiz_1_100M_0 TP2_axi_gpio_0_0 TP2_clk_wiz_1_0}] -log ip_upgrade.log
Upgrading 'C:/Users/pc/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/TP2.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'TP2_axi_gpio_0_0'. Sub-design: 'C:/Users/pc/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/ip/TP2_axi_gpio_0_0/TP2_axi_gpio_0_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'TP2_axi_gpio_0_1'. Sub-design: 'C:/Users/pc/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/ip/TP2_axi_gpio_0_1/TP2_axi_gpio_0_1.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'TP2_clk_wiz_1_0'. Sub-design: 'C:/Users/pc/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/ip/TP2_clk_wiz_1_0/TP2_clk_wiz_1_0.xci'.
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'TP2_rst_clk_wiz_1_100M_0'. Sub-design: 'C:/Users/pc/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/ip/TP2_rst_clk_wiz_1_100M_0/TP2_rst_clk_wiz_1_100M_0.xci'.
INFO: [IP_Flow 19-3420] Updated TP2_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated TP2_axi_gpio_0_1 to use current project options
WARNING: [IP_Flow 19-4050] The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.
WARNING: [IP_Flow 19-3438] Customization errors found on 'TP2_clk_wiz_1_0'. Restoring to previous valid configuration.
WARNING: [IP_Flow 19-1721] During upgrade of 'TP2_clk_wiz_1_0':
The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.

CRITICAL WARNING: [IP_Flow 19-3419] Update of 'TP2_clk_wiz_1_0' to current project options has resulted in an incomplete parameterization. Please review the message log, and recustomize this instance before continuing with your design.
INFO: [IP_Flow 19-3420] Updated TP2_rst_clk_wiz_1_100M_0 to use current project options
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'TP2_clk_wiz_1_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/pc/Desktop/FPGA-main/TP3/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:\Users\pc\Desktop\FPGA-main\TP3\TP3.srcs\sources_1\bd\TP2\TP2.bd> 
Wrote  : <C:/Users/pc/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/ui/bd_ec7e7af6.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/pc/Desktop/FPGA-main/TP3/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.461 ; gain = 110.973
export_ip_user_files -of_objects [get_ips {TP2_axi_gpio_0_1 TP2_rst_clk_wiz_1_100M_0 TP2_axi_gpio_0_0 TP2_clk_wiz_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/pc/Desktop/FPGA-main/TP3/TP3.srcs/sources_1/bd/TP2/TP2.bd]
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\pc\Desktop\FPGA-main\TP3\TP3.srcs\sources_1\bd\TP2\TP2.bd> 
VHDL Output written to : c:/Users/pc/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP2/synth/TP2.vhd
VHDL Output written to : c:/Users/pc/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP2/sim/TP2.vhd
VHDL Output written to : c:/Users/pc/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP2/hdl/TP2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_switch .
INFO: [BD 41-1029] Generation completed for the IP Integrator block boutons .
Exporting to file c:/Users/pc/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP2/hw_handoff/TP2.hwh
Generated Block Design Tcl file c:/Users/pc/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP2/hw_handoff/TP2_bd.tcl
Generated Hardware Definition File c:/Users/pc/Desktop/FPGA-main/TP3/TP3.gen/sources_1/bd/TP2/synth/TP2.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1653.480 ; gain = 184.320
