
---------- Begin Simulation Statistics ----------
final_tick                                75100897000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150224                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739240                       # Number of bytes of host memory used
host_op_rate                                   231700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   665.67                       # Real time elapsed on the host
host_tick_rate                              112819857                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     154235675                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075101                       # Number of seconds simulated
sim_ticks                                 75100897000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             15584230                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              41549                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1104082                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          20920680                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8679836                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15584230                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          6904394                       # Number of indirect misses.
system.cpu.branchPred.lookups                20920680                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2183644                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       589226                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  92534099                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 90044680                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1104172                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   11181445                       # Number of branches committed
system.cpu.commit.bw_lim_events               4622950                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             731                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        43682352                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              154235675                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     68856082                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.239972                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.242862                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     16085308     23.36%     23.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16375751     23.78%     47.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13552298     19.68%     66.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9152579     13.29%     80.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2433757      3.53%     83.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3585085      5.21%     88.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2684940      3.90%     92.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       363414      0.53%     93.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4622950      6.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     68856082                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     368477                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1991497                       # Number of function calls committed.
system.cpu.commit.int_insts                 154151898                       # Number of committed integer instructions.
system.cpu.commit.loads                      28363809                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        17918      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        111262470     72.14%     72.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              48      0.00%     72.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            25549      0.02%     72.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          23419      0.02%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             286      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             236      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          10843      0.01%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        31806      0.02%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        10602      0.01%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        28339164     18.37%     90.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14222058      9.22%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        24645      0.02%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       265391      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         154235675                       # Class of committed instruction
system.cpu.commit.refs                       42851258                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     154235675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.751009                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.751009                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     21279992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21279992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81457.961604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81457.961604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82188.383748                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82188.383748                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     21240873                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21240873                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3186554000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3186554000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        39119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        27945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    918373000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    918373000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000525                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000525                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11174                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11174                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     14487440                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14487440                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 138442.443390                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 138442.443390                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 136453.317222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 136453.317222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14448348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14448348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5411991997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5411991997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002698                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002698                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        39092                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39092                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5333004997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5333004997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39083                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39083                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.345455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.666667                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        16944                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          334                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     35767432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35767432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 109940.366406                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 109940.366406                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 124388.204569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 124388.204569                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     35689221                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35689221                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   8598545997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8598545997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002187                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002187                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        78211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          78211                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        27954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27954                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6251377997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6251377997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001405                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001405                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        50257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        50257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     35767432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35767432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 109940.366406                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 109940.366406                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 124388.204569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 124388.204569                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     35689221                       # number of overall hits
system.cpu.dcache.overall_hits::total        35689221                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   8598545997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8598545997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002187                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002187                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        78211                       # number of overall misses
system.cpu.dcache.overall_misses::total         78211                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        27954                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27954                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6251377997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6251377997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001405                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001405                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        50257                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        50257                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  49233                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          584                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            711.134330                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         71585121                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.626952                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             50257                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          71585121                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1022.626952                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35739478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        39797                       # number of writebacks
system.cpu.dcache.writebacks::total             39797                       # number of writebacks
system.cpu.decode.BlockedCycles              29757471                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              214728579                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13351537                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  22915246                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1104790                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               7910947                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    32087669                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        245003                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    14844193                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1594                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    20920680                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  14966544                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      58201702                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                304562                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      136093477                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           984                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 2209580                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.278568                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           15732393                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10863480                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.812142                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           75039991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.969839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.430634                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 37975478     50.61%     50.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1704187      2.27%     52.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2592974      3.46%     56.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3830557      5.10%     61.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1581796      2.11%     63.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4857837      6.47%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1835214      2.45%     72.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2448343      3.26%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 18213605     24.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             75039991                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   1754784                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1822256                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     14966544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14966544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73481.633629                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73481.633629                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74026.863034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74026.863034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     14963386                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14963386                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    232054999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    232054999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         3158                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3158                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          515                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          515                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    195652999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    195652999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2643                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2643                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     14966544                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14966544                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73481.633629                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73481.633629                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74026.863034                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74026.863034                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     14963386                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14963386                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    232054999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    232054999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         3158                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3158                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          515                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    195652999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    195652999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2643                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2643                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     14966544                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14966544                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73481.633629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73481.633629                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74026.863034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74026.863034                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     14963386                       # number of overall hits
system.cpu.icache.overall_hits::total        14963386                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    232054999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    232054999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         3158                       # number of overall misses
system.cpu.icache.overall_misses::total          3158                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          515                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    195652999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    195652999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2643                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2643                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   2387                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           5662.515702                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         29935731                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.947386                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              2643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          29935731                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.947386                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14966029                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         2387                       # number of writebacks
system.cpu.icache.writebacks::total              2387                       # number of writebacks
system.cpu.idleCycles                           60907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1653990                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 13428623                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.385512                       # Inst execution rate
system.cpu.iew.exec_refs                     46932796                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   14844172                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5347104                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34597122                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1472                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3564                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15825373                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197917974                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32088624                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2764610                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             179154095                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3095                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2099957                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1104790                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2105068                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           286                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         10563383                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         5481                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          654                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      6233283                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1337924                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            654                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1255799                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         398191                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 236142659                       # num instructions consuming a value
system.cpu.iew.wb_count                     177447650                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.562662                       # average fanout of values written-back
system.cpu.iew.wb_producers                 132868413                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.362790                       # insts written-back per cycle
system.cpu.iew.wb_sent                      178358240                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                309910464                       # number of integer regfile reads
system.cpu.int_regfile_writes               147897975                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.331542                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.331542                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            148932      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             132858347     73.03%     73.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  774      0.00%     73.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 28499      0.02%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              670232      0.37%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1242      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   22      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  540      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  337      0.00%     73.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14829      0.01%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 31      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          565393      0.31%     73.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         113474      0.06%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31842643     17.50%     91.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14792094      8.13%     99.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          615896      0.34%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         265421      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              181918706                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2247886                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4496293                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1992326                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6036129                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2485487                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013663                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1685810     67.83%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     7      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     40      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 793436     31.92%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5783      0.23%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               389      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               20      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              182007375                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          437377210                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    175455324                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         235564697                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197915254                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 181918706                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2720                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        43682216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            510614                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1989                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     74308530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      75039991                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.424290                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.058664                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17420441     23.21%     23.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11904501     15.86%     39.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11434184     15.24%     54.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            13653739     18.20%     72.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8535936     11.38%     83.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5171086      6.89%     90.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3708839      4.94%     95.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1757708      2.34%     98.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1453557      1.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        75039991                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.422324                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    14966727                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           383                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            445616                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           812589                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34597122                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15825373                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                75270015                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                         75100898                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     75100897000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 7582426                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             214265099                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               22                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                6802293                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 16652461                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                9684920                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 11218                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             578891941                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              209282679                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           276792156                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  27431021                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                6081058                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1104790                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              22256554                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 62526871                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           3783715                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        361575666                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          12739                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                904                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  37272934                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            868                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    262151159                       # The number of ROB reads
system.cpu.rob.rob_writes                   402106400                       # The number of ROB writes
system.cpu.timesIdled                            1094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           94                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            94                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66625.688474                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66625.688474                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     21386846                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     21386846                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          321                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            321                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         2641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2641                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 110152.796726                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110152.796726                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90274.094327                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90274.094327                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    161484000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161484000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.555093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.555093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    132071000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132071000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.553957                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.553957                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1463                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         39084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 135021.000441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135021.000441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115025.492588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115025.492588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               561                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   561                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   5201414000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5201414000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.985646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           38523                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38523                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4430897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4430897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.985595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        38521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38521                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        11173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11173                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110139.914870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110139.914870                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90222.940448                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90222.940448                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3890                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3890                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    802149000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    802149000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.651839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.651839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         7283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    656011000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    656011000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.650765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.650765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7271                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         2367                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2367                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2367                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2367                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        39797                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        39797                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        39797                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            39797                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             2641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            50257                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52898                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 110152.796726                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 131064.991486                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130416.462176                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90274.094327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 111087.264151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110442.894932                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 1175                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4451                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5626                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    161484000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6003563000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6165047000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.555093                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.911435                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893644                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1466                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45806                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47272                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    132071000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5086908000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5218979000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.553957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.911157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.893323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47255                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            2641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           50257                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52898                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 110152.796726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 131064.991486                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130416.462176                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90274.094327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 111087.264151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66625.688474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110147.255885                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                1175                       # number of overall hits
system.l2.overall_hits::.cpu.data                4451                       # number of overall hits
system.l2.overall_hits::total                    5626                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    161484000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6003563000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6165047000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.555093                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.911435                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893644                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1466                       # number of overall misses
system.l2.overall_misses::.cpu.data             45806                       # number of overall misses
system.l2.overall_misses::total                 47272                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    132071000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5086908000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     21386846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5240365846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.553957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.911157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.899391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47576                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              424                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 427                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    10                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          44295                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          694                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3338                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.163543                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   884279                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     134.394756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        85.891404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3860.531129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.642276                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.032811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.942512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996938                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     48391                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    884279                       # Number of tag accesses
system.l2.tags.tagsinuse                  4083.459564                       # Cycle average of tags in use
system.l2.tags.total_refs                      104696                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        66                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               34883                       # number of writebacks
system.l2.writebacks::total                     34883                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     910613.54                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                58994.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     34883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     40244.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        40.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        29.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     29.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1246749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1246749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1246749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          39023342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       273552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40543644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       29726835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1246749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         39023342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       273552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70270479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       29726835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             29726835                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        12981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    406.353902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.962829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   408.285706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5617     43.27%     43.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1578     12.16%     55.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          676      5.21%     60.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          619      4.77%     65.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          279      2.15%     67.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          422      3.25%     70.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          284      2.19%     72.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          300      2.31%     75.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3206     24.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12981                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                3044352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 3044864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2230528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2232512                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        93632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         93632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          93632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2930688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3044864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232512                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        45792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38903.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     59788.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     35770.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        93632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2930176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1246749.422979595140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 39016524.662814609706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 273551.992328400549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56915750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2737837750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     11482244                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        34883                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  51278230.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2230528                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 29700417.559593196958                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1788738518250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         2157                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              132607                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32943                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         2157                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           45792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               47576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34883                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34883                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    84.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              3289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2280                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.005944501750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         2157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.038479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.551227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.681970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2127     98.61%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           25      1.16%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.14%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   44709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     47576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47576                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       47576                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 79.50                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    37816                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  237840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   75088282000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2806235744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1914335744                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         2157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.147992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.584433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1999     92.68%     92.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.05%     92.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              139      6.44%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      0.74%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    34883                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34883                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      34883                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                90.65                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   31623                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1310729250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 48087900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4744988940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            334.366966                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    351762250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     759460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  52011368500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   9366534000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2206361750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  10405410500                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            169332480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 25559325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      3596766240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               169503600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1795363440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      13160229840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            25111259055                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          71279709250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               89857080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1115637630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 44596440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3922440180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            315.472015                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    258651000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     600860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  56854927500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6862871750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1921640748                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   8601946002                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            127918560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 23703570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2635352160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               170131920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1420433040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      14139253860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            23692231320                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          72314823252                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               92070360                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       138354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       138354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 138354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5277376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5277376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5277376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           230319990                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          251754758                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47576                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47576    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47576                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         90778                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               9055                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34883                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8319                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38521                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38521                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9055                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       149747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                157418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       321792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5763456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6085248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75100897000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          188888000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7930998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         150771000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2232640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            97668                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012512                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111155                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  96446     98.75%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1222      1.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              97668                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        51620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1188                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       104520                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1188                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           44770                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             13816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74680                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2387                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18848                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39084                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39084                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2643                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11173                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
