

================================================================
== Vivado HLS Report for 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s'
================================================================
* Date:           Wed Feb 16 12:07:44 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.00 ns |   0 ns   |   0.25 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_19_V_read_2 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_19_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 2 'read' 'data_19_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_18_V_read_2 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_18_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 3 'read' 'data_18_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_17_V_read_2 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_17_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 4 'read' 'data_17_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_16_V_read_2 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_16_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 5 'read' 'data_16_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_15_V_read_2 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_15_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 6 'read' 'data_15_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_14_V_read_2 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_14_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 7 'read' 'data_14_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_13_V_read_2 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_13_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 8 'read' 'data_13_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_12_V_read_2 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_12_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 9 'read' 'data_12_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_11_V_read_2 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_11_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 10 'read' 'data_11_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_10_V_read11 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_10_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 11 'read' 'data_10_V_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_9_V_read_4 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_9_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 12 'read' 'data_9_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_8_V_read_4 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_8_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 13 'read' 'data_8_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_7_V_read_4 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_7_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 14 'read' 'data_7_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_6_V_read_4 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_6_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 15 'read' 'data_6_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_5_V_read_4 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_5_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 16 'read' 'data_5_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_4_V_read_4 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 17 'read' 'data_4_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_3_V_read_4 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 18 'read' 'data_3_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_2_V_read_4 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 19 'read' 'data_2_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_1_V_read_4 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 20 'read' 'data_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_0_V_read_4 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 21 'read' 'data_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)" [firmware/nnet_utils/nnet_activation.h:51]   --->   Operation 22 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [firmware/nnet_utils/nnet_activation.h:52]   --->   Operation 23 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp)" [firmware/nnet_utils/nnet_activation.h:53]   --->   Operation 24 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_0_V_read_4, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 25 'bitconcatenate' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_1_V_read_4, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 26 'bitconcatenate' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_2_V_read_4, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 27 'bitconcatenate' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_3_V_read_4, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 28 'bitconcatenate' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_4_V_read_4, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 29 'bitconcatenate' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%res_5_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_5_V_read_4, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 30 'bitconcatenate' 'res_5_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%res_6_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_6_V_read_4, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 31 'bitconcatenate' 'res_6_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%res_7_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_7_V_read_4, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 32 'bitconcatenate' 'res_7_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%res_8_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_8_V_read_4, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 33 'bitconcatenate' 'res_8_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%res_9_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_9_V_read_4, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 34 'bitconcatenate' 'res_9_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%res_10_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_10_V_read11, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 35 'bitconcatenate' 'res_10_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%res_11_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_11_V_read_2, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 36 'bitconcatenate' 'res_11_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%res_12_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_12_V_read_2, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 37 'bitconcatenate' 'res_12_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%res_13_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_13_V_read_2, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 38 'bitconcatenate' 'res_13_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%res_14_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_14_V_read_2, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 39 'bitconcatenate' 'res_14_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%res_15_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_15_V_read_2, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 40 'bitconcatenate' 'res_15_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%res_16_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_16_V_read_2, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 41 'bitconcatenate' 'res_16_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%res_17_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_17_V_read_2, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 42 'bitconcatenate' 'res_17_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%res_18_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_18_V_read_2, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 43 'bitconcatenate' 'res_18_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%res_19_V_write_assign = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %data_19_V_read_2, i5 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 44 'bitconcatenate' 'res_19_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 45 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 46 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 47 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 48 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 49 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %res_5_V_write_assign, 5" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 50 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %res_6_V_write_assign, 6" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 51 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %res_7_V_write_assign, 7" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 52 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7, i14 %res_8_V_write_assign, 8" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 53 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_8, i14 %res_9_V_write_assign, 9" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 54 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_9, i14 %res_10_V_write_assign, 10" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 55 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_10, i14 %res_11_V_write_assign, 11" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 56 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_11, i14 %res_12_V_write_assign, 12" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 57 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_12, i14 %res_13_V_write_assign, 13" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 58 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_13, i14 %res_14_V_write_assign, 14" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 59 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_14, i14 %res_15_V_write_assign, 15" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 60 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_15, i14 %res_16_V_write_assign, 16" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 61 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_16, i14 %res_17_V_write_assign, 17" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 62 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_17, i14 %res_18_V_write_assign, 18" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 63 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_18, i14 %res_19_V_write_assign, 19" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 64 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "ret { i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_19" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 65 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_12_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_13_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_14_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_15_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_16_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_17_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_18_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_19_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_19_V_read_2      (read           ) [ 00]
data_18_V_read_2      (read           ) [ 00]
data_17_V_read_2      (read           ) [ 00]
data_16_V_read_2      (read           ) [ 00]
data_15_V_read_2      (read           ) [ 00]
data_14_V_read_2      (read           ) [ 00]
data_13_V_read_2      (read           ) [ 00]
data_12_V_read_2      (read           ) [ 00]
data_11_V_read_2      (read           ) [ 00]
data_10_V_read11      (read           ) [ 00]
data_9_V_read_4       (read           ) [ 00]
data_8_V_read_4       (read           ) [ 00]
data_7_V_read_4       (read           ) [ 00]
data_6_V_read_4       (read           ) [ 00]
data_5_V_read_4       (read           ) [ 00]
data_4_V_read_4       (read           ) [ 00]
data_3_V_read_4       (read           ) [ 00]
data_2_V_read_4       (read           ) [ 00]
data_1_V_read_4       (read           ) [ 00]
data_0_V_read_4       (read           ) [ 00]
tmp                   (specregionbegin) [ 00]
specpipeline_ln52     (specpipeline   ) [ 00]
empty                 (specregionend  ) [ 00]
res_0_V_write_assign  (bitconcatenate ) [ 00]
res_1_V_write_assign  (bitconcatenate ) [ 00]
res_2_V_write_assign  (bitconcatenate ) [ 00]
res_3_V_write_assign  (bitconcatenate ) [ 00]
res_4_V_write_assign  (bitconcatenate ) [ 00]
res_5_V_write_assign  (bitconcatenate ) [ 00]
res_6_V_write_assign  (bitconcatenate ) [ 00]
res_7_V_write_assign  (bitconcatenate ) [ 00]
res_8_V_write_assign  (bitconcatenate ) [ 00]
res_9_V_write_assign  (bitconcatenate ) [ 00]
res_10_V_write_assign (bitconcatenate ) [ 00]
res_11_V_write_assign (bitconcatenate ) [ 00]
res_12_V_write_assign (bitconcatenate ) [ 00]
res_13_V_write_assign (bitconcatenate ) [ 00]
res_14_V_write_assign (bitconcatenate ) [ 00]
res_15_V_write_assign (bitconcatenate ) [ 00]
res_16_V_write_assign (bitconcatenate ) [ 00]
res_17_V_write_assign (bitconcatenate ) [ 00]
res_18_V_write_assign (bitconcatenate ) [ 00]
res_19_V_write_assign (bitconcatenate ) [ 00]
mrv                   (insertvalue    ) [ 00]
mrv_1                 (insertvalue    ) [ 00]
mrv_2                 (insertvalue    ) [ 00]
mrv_3                 (insertvalue    ) [ 00]
mrv_4                 (insertvalue    ) [ 00]
mrv_5                 (insertvalue    ) [ 00]
mrv_6                 (insertvalue    ) [ 00]
mrv_7                 (insertvalue    ) [ 00]
mrv_8                 (insertvalue    ) [ 00]
mrv_9                 (insertvalue    ) [ 00]
mrv_10                (insertvalue    ) [ 00]
mrv_11                (insertvalue    ) [ 00]
mrv_12                (insertvalue    ) [ 00]
mrv_13                (insertvalue    ) [ 00]
mrv_14                (insertvalue    ) [ 00]
mrv_15                (insertvalue    ) [ 00]
mrv_16                (insertvalue    ) [ 00]
mrv_17                (insertvalue    ) [ 00]
mrv_18                (insertvalue    ) [ 00]
mrv_19                (insertvalue    ) [ 00]
ret_ln61              (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_10_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_11_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_12_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_12_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_13_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_13_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_14_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_14_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_15_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_15_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_16_V_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_16_V_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="data_17_V_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_17_V_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="data_18_V_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_18_V_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="data_19_V_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_19_V_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="data_19_V_read_2_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="9" slack="0"/>
<pin id="66" dir="0" index="1" bw="9" slack="0"/>
<pin id="67" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_19_V_read_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_18_V_read_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="9" slack="0"/>
<pin id="73" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_18_V_read_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_17_V_read_2_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_17_V_read_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_16_V_read_2_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="9" slack="0"/>
<pin id="85" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_16_V_read_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_15_V_read_2_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_15_V_read_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_14_V_read_2_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="9" slack="0"/>
<pin id="97" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_14_V_read_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data_13_V_read_2_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="9" slack="0"/>
<pin id="103" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_13_V_read_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="data_12_V_read_2_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="0"/>
<pin id="109" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_12_V_read_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="data_11_V_read_2_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="0"/>
<pin id="115" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_11_V_read_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="data_10_V_read11_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_10_V_read11/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="data_9_V_read_4_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_8_V_read_4_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="9" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_4/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data_7_V_read_4_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="9" slack="0"/>
<pin id="139" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_4/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="data_6_V_read_4_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="0"/>
<pin id="145" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data_5_V_read_4_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="0"/>
<pin id="151" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_4/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_4_V_read_4_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="9" slack="0"/>
<pin id="157" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_4/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="data_3_V_read_4_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="0" index="1" bw="9" slack="0"/>
<pin id="163" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_4/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="data_2_V_read_4_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="0" index="1" bw="9" slack="0"/>
<pin id="169" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_4/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="data_1_V_read_4_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_4/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_0_V_read_4_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="9" slack="0"/>
<pin id="181" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="res_0_V_write_assign_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="14" slack="0"/>
<pin id="186" dir="0" index="1" bw="9" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_0_V_write_assign/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="res_1_V_write_assign_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="14" slack="0"/>
<pin id="194" dir="0" index="1" bw="9" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_1_V_write_assign/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="res_2_V_write_assign_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="14" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_2_V_write_assign/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="res_3_V_write_assign_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="14" slack="0"/>
<pin id="210" dir="0" index="1" bw="9" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_3_V_write_assign/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="res_4_V_write_assign_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="14" slack="0"/>
<pin id="218" dir="0" index="1" bw="9" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_4_V_write_assign/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="res_5_V_write_assign_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_5_V_write_assign/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="res_6_V_write_assign_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="14" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_6_V_write_assign/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="res_7_V_write_assign_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="0"/>
<pin id="242" dir="0" index="1" bw="9" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_7_V_write_assign/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="res_8_V_write_assign_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="0" index="1" bw="9" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_8_V_write_assign/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="res_9_V_write_assign_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="14" slack="0"/>
<pin id="258" dir="0" index="1" bw="9" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_9_V_write_assign/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="res_10_V_write_assign_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="14" slack="0"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_10_V_write_assign/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="res_11_V_write_assign_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_11_V_write_assign/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="res_12_V_write_assign_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="0"/>
<pin id="282" dir="0" index="1" bw="9" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_12_V_write_assign/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="res_13_V_write_assign_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="14" slack="0"/>
<pin id="290" dir="0" index="1" bw="9" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_13_V_write_assign/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="res_14_V_write_assign_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="0"/>
<pin id="298" dir="0" index="1" bw="9" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_14_V_write_assign/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="res_15_V_write_assign_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="14" slack="0"/>
<pin id="306" dir="0" index="1" bw="9" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_15_V_write_assign/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="res_16_V_write_assign_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="14" slack="0"/>
<pin id="314" dir="0" index="1" bw="9" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_16_V_write_assign/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="res_17_V_write_assign_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="14" slack="0"/>
<pin id="322" dir="0" index="1" bw="9" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_17_V_write_assign/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="res_18_V_write_assign_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="14" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_18_V_write_assign/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="res_19_V_write_assign_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="0"/>
<pin id="338" dir="0" index="1" bw="9" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_19_V_write_assign/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="mrv_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="280" slack="0"/>
<pin id="346" dir="0" index="1" bw="14" slack="0"/>
<pin id="347" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mrv_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="280" slack="0"/>
<pin id="352" dir="0" index="1" bw="14" slack="0"/>
<pin id="353" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="mrv_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="280" slack="0"/>
<pin id="358" dir="0" index="1" bw="14" slack="0"/>
<pin id="359" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="mrv_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="280" slack="0"/>
<pin id="364" dir="0" index="1" bw="14" slack="0"/>
<pin id="365" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="mrv_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="280" slack="0"/>
<pin id="370" dir="0" index="1" bw="14" slack="0"/>
<pin id="371" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="mrv_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="280" slack="0"/>
<pin id="376" dir="0" index="1" bw="14" slack="0"/>
<pin id="377" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mrv_6_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="280" slack="0"/>
<pin id="382" dir="0" index="1" bw="14" slack="0"/>
<pin id="383" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mrv_7_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="280" slack="0"/>
<pin id="388" dir="0" index="1" bw="14" slack="0"/>
<pin id="389" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="mrv_8_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="280" slack="0"/>
<pin id="394" dir="0" index="1" bw="14" slack="0"/>
<pin id="395" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="mrv_9_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="280" slack="0"/>
<pin id="400" dir="0" index="1" bw="14" slack="0"/>
<pin id="401" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="mrv_10_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="280" slack="0"/>
<pin id="406" dir="0" index="1" bw="14" slack="0"/>
<pin id="407" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="mrv_11_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="280" slack="0"/>
<pin id="412" dir="0" index="1" bw="14" slack="0"/>
<pin id="413" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="mrv_12_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="280" slack="0"/>
<pin id="418" dir="0" index="1" bw="14" slack="0"/>
<pin id="419" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mrv_13_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="280" slack="0"/>
<pin id="424" dir="0" index="1" bw="14" slack="0"/>
<pin id="425" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="mrv_14_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="280" slack="0"/>
<pin id="430" dir="0" index="1" bw="14" slack="0"/>
<pin id="431" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="mrv_15_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="280" slack="0"/>
<pin id="436" dir="0" index="1" bw="14" slack="0"/>
<pin id="437" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_15/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="mrv_16_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="280" slack="0"/>
<pin id="442" dir="0" index="1" bw="14" slack="0"/>
<pin id="443" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_16/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="mrv_17_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="280" slack="0"/>
<pin id="448" dir="0" index="1" bw="14" slack="0"/>
<pin id="449" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_17/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="mrv_18_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="280" slack="0"/>
<pin id="454" dir="0" index="1" bw="14" slack="0"/>
<pin id="455" dir="1" index="2" bw="280" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_18/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="mrv_19_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="280" slack="0"/>
<pin id="460" dir="0" index="1" bw="14" slack="0"/>
<pin id="461" dir="1" index="2" bw="280" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_19/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="40" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="38" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="178" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="172" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="166" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="60" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="160" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="154" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="60" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="148" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="142" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="60" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="136" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="60" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="130" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="60" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="124" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="118" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="112" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="58" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="106" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="60" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="58" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="100" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="94" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="58" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="88" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="82" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="76" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="60" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="70" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="60" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="58" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="64" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="60" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="62" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="184" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="192" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="200" pin="3"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="208" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="216" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="224" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="232" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="240" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="248" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="256" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="264" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="272" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="280" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="288" pin="3"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="296" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="304" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="312" pin="3"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="320" pin="3"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="328" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="336" pin="3"/><net_sink comp="458" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_0_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_1_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_2_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_3_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_4_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_5_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_6_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_7_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_8_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_9_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_10_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_11_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_12_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_13_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_14_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_15_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_16_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_17_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_18_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> : data_19_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_10 : 11
		mrv_11 : 12
		mrv_12 : 13
		mrv_13 : 14
		mrv_14 : 15
		mrv_15 : 16
		mrv_16 : 17
		mrv_17 : 18
		mrv_18 : 19
		mrv_19 : 20
		ret_ln61 : 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|
| Operation|        Functional Unit       |
|----------|------------------------------|
|          |  data_19_V_read_2_read_fu_64 |
|          |  data_18_V_read_2_read_fu_70 |
|          |  data_17_V_read_2_read_fu_76 |
|          |  data_16_V_read_2_read_fu_82 |
|          |  data_15_V_read_2_read_fu_88 |
|          |  data_14_V_read_2_read_fu_94 |
|          | data_13_V_read_2_read_fu_100 |
|          | data_12_V_read_2_read_fu_106 |
|          | data_11_V_read_2_read_fu_112 |
|   read   | data_10_V_read11_read_fu_118 |
|          |  data_9_V_read_4_read_fu_124 |
|          |  data_8_V_read_4_read_fu_130 |
|          |  data_7_V_read_4_read_fu_136 |
|          |  data_6_V_read_4_read_fu_142 |
|          |  data_5_V_read_4_read_fu_148 |
|          |  data_4_V_read_4_read_fu_154 |
|          |  data_3_V_read_4_read_fu_160 |
|          |  data_2_V_read_4_read_fu_166 |
|          |  data_1_V_read_4_read_fu_172 |
|          |  data_0_V_read_4_read_fu_178 |
|----------|------------------------------|
|          |  res_0_V_write_assign_fu_184 |
|          |  res_1_V_write_assign_fu_192 |
|          |  res_2_V_write_assign_fu_200 |
|          |  res_3_V_write_assign_fu_208 |
|          |  res_4_V_write_assign_fu_216 |
|          |  res_5_V_write_assign_fu_224 |
|          |  res_6_V_write_assign_fu_232 |
|          |  res_7_V_write_assign_fu_240 |
|          |  res_8_V_write_assign_fu_248 |
|bitconcatenate|  res_9_V_write_assign_fu_256 |
|          | res_10_V_write_assign_fu_264 |
|          | res_11_V_write_assign_fu_272 |
|          | res_12_V_write_assign_fu_280 |
|          | res_13_V_write_assign_fu_288 |
|          | res_14_V_write_assign_fu_296 |
|          | res_15_V_write_assign_fu_304 |
|          | res_16_V_write_assign_fu_312 |
|          | res_17_V_write_assign_fu_320 |
|          | res_18_V_write_assign_fu_328 |
|          | res_19_V_write_assign_fu_336 |
|----------|------------------------------|
|          |          mrv_fu_344          |
|          |         mrv_1_fu_350         |
|          |         mrv_2_fu_356         |
|          |         mrv_3_fu_362         |
|          |         mrv_4_fu_368         |
|          |         mrv_5_fu_374         |
|          |         mrv_6_fu_380         |
|          |         mrv_7_fu_386         |
|          |         mrv_8_fu_392         |
|insertvalue|         mrv_9_fu_398         |
|          |         mrv_10_fu_404        |
|          |         mrv_11_fu_410        |
|          |         mrv_12_fu_416        |
|          |         mrv_13_fu_422        |
|          |         mrv_14_fu_428        |
|          |         mrv_15_fu_434        |
|          |         mrv_16_fu_440        |
|          |         mrv_17_fu_446        |
|          |         mrv_18_fu_452        |
|          |         mrv_19_fu_458        |
|----------|------------------------------|
|   Total  |                              |
|----------|------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
