Release 13.4 ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx45csg324-3 -nt timestamp -bm system.bmm
C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/system.ngc"
...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/push_buttons_5
bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/pitiful_0_wrap
per.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/microblaze_0_w
rapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/microblaze_0_i
ntc_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/debug_module_w
rapper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/leds_8bits_wra
pper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/fit_timer_0_wr
apper.ngc"...
Loading design module
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/microblaze_0_b
ram_block_wrapper.ngc"...
Applying constraints in
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/Users/superman/Desktop/pegasus_427/lab2/lab2hw/implementation/microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[6].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/s_a
   xi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[6].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[6].clock_conv_inst/m_a
   xi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/int
   erconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Total memory usage is 228524 kilobytes

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   34 sec

Writing NGDBUILD log file "system.bld"...
