#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x275fb80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x275fd10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x27512d0 .functor NOT 1, L_0x27ba8d0, C4<0>, C4<0>, C4<0>;
L_0x27ba6b0 .functor XOR 2, L_0x27ba550, L_0x27ba610, C4<00>, C4<00>;
L_0x27ba7c0 .functor XOR 2, L_0x27ba6b0, L_0x27ba720, C4<00>, C4<00>;
v0x27b2c30_0 .net *"_ivl_10", 1 0, L_0x27ba720;  1 drivers
v0x27b2d30_0 .net *"_ivl_12", 1 0, L_0x27ba7c0;  1 drivers
v0x27b2e10_0 .net *"_ivl_2", 1 0, L_0x27b5ff0;  1 drivers
v0x27b2ed0_0 .net *"_ivl_4", 1 0, L_0x27ba550;  1 drivers
v0x27b2fb0_0 .net *"_ivl_6", 1 0, L_0x27ba610;  1 drivers
v0x27b30e0_0 .net *"_ivl_8", 1 0, L_0x27ba6b0;  1 drivers
v0x27b31c0_0 .net "a", 0 0, v0x27add50_0;  1 drivers
v0x27b3260_0 .net "b", 0 0, v0x27addf0_0;  1 drivers
v0x27b3300_0 .net "c", 0 0, v0x27ade90_0;  1 drivers
v0x27b33a0_0 .var "clk", 0 0;
v0x27b3440_0 .net "d", 0 0, v0x27adfd0_0;  1 drivers
v0x27b34e0_0 .net "out_pos_dut", 0 0, L_0x27ba3f0;  1 drivers
v0x27b3580_0 .net "out_pos_ref", 0 0, L_0x27b4ab0;  1 drivers
v0x27b3620_0 .net "out_sop_dut", 0 0, L_0x27b5a10;  1 drivers
v0x27b36c0_0 .net "out_sop_ref", 0 0, L_0x2788500;  1 drivers
v0x27b3760_0 .var/2u "stats1", 223 0;
v0x27b3800_0 .var/2u "strobe", 0 0;
v0x27b38a0_0 .net "tb_match", 0 0, L_0x27ba8d0;  1 drivers
v0x27b3970_0 .net "tb_mismatch", 0 0, L_0x27512d0;  1 drivers
v0x27b3a10_0 .net "wavedrom_enable", 0 0, v0x27ae2a0_0;  1 drivers
v0x27b3ae0_0 .net "wavedrom_title", 511 0, v0x27ae340_0;  1 drivers
L_0x27b5ff0 .concat [ 1 1 0 0], L_0x27b4ab0, L_0x2788500;
L_0x27ba550 .concat [ 1 1 0 0], L_0x27b4ab0, L_0x2788500;
L_0x27ba610 .concat [ 1 1 0 0], L_0x27ba3f0, L_0x27b5a10;
L_0x27ba720 .concat [ 1 1 0 0], L_0x27b4ab0, L_0x2788500;
L_0x27ba8d0 .cmp/eeq 2, L_0x27b5ff0, L_0x27ba7c0;
S_0x275fea0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x275fd10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27516b0 .functor AND 1, v0x27ade90_0, v0x27adfd0_0, C4<1>, C4<1>;
L_0x2751a90 .functor NOT 1, v0x27add50_0, C4<0>, C4<0>, C4<0>;
L_0x2751e70 .functor NOT 1, v0x27addf0_0, C4<0>, C4<0>, C4<0>;
L_0x27520f0 .functor AND 1, L_0x2751a90, L_0x2751e70, C4<1>, C4<1>;
L_0x276a820 .functor AND 1, L_0x27520f0, v0x27ade90_0, C4<1>, C4<1>;
L_0x2788500 .functor OR 1, L_0x27516b0, L_0x276a820, C4<0>, C4<0>;
L_0x27b3f30 .functor NOT 1, v0x27addf0_0, C4<0>, C4<0>, C4<0>;
L_0x27b3fa0 .functor OR 1, L_0x27b3f30, v0x27adfd0_0, C4<0>, C4<0>;
L_0x27b40b0 .functor AND 1, v0x27ade90_0, L_0x27b3fa0, C4<1>, C4<1>;
L_0x27b4170 .functor NOT 1, v0x27add50_0, C4<0>, C4<0>, C4<0>;
L_0x27b4240 .functor OR 1, L_0x27b4170, v0x27addf0_0, C4<0>, C4<0>;
L_0x27b42b0 .functor AND 1, L_0x27b40b0, L_0x27b4240, C4<1>, C4<1>;
L_0x27b4430 .functor NOT 1, v0x27addf0_0, C4<0>, C4<0>, C4<0>;
L_0x27b44a0 .functor OR 1, L_0x27b4430, v0x27adfd0_0, C4<0>, C4<0>;
L_0x27b43c0 .functor AND 1, v0x27ade90_0, L_0x27b44a0, C4<1>, C4<1>;
L_0x27b4630 .functor NOT 1, v0x27add50_0, C4<0>, C4<0>, C4<0>;
L_0x27b4730 .functor OR 1, L_0x27b4630, v0x27adfd0_0, C4<0>, C4<0>;
L_0x27b47f0 .functor AND 1, L_0x27b43c0, L_0x27b4730, C4<1>, C4<1>;
L_0x27b49a0 .functor XNOR 1, L_0x27b42b0, L_0x27b47f0, C4<0>, C4<0>;
v0x2750c00_0 .net *"_ivl_0", 0 0, L_0x27516b0;  1 drivers
v0x2751000_0 .net *"_ivl_12", 0 0, L_0x27b3f30;  1 drivers
v0x27513e0_0 .net *"_ivl_14", 0 0, L_0x27b3fa0;  1 drivers
v0x27517c0_0 .net *"_ivl_16", 0 0, L_0x27b40b0;  1 drivers
v0x2751ba0_0 .net *"_ivl_18", 0 0, L_0x27b4170;  1 drivers
v0x2751f80_0 .net *"_ivl_2", 0 0, L_0x2751a90;  1 drivers
v0x2752200_0 .net *"_ivl_20", 0 0, L_0x27b4240;  1 drivers
v0x27ac2c0_0 .net *"_ivl_24", 0 0, L_0x27b4430;  1 drivers
v0x27ac3a0_0 .net *"_ivl_26", 0 0, L_0x27b44a0;  1 drivers
v0x27ac480_0 .net *"_ivl_28", 0 0, L_0x27b43c0;  1 drivers
v0x27ac560_0 .net *"_ivl_30", 0 0, L_0x27b4630;  1 drivers
v0x27ac640_0 .net *"_ivl_32", 0 0, L_0x27b4730;  1 drivers
v0x27ac720_0 .net *"_ivl_36", 0 0, L_0x27b49a0;  1 drivers
L_0x7fd3298fd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27ac7e0_0 .net *"_ivl_38", 0 0, L_0x7fd3298fd018;  1 drivers
v0x27ac8c0_0 .net *"_ivl_4", 0 0, L_0x2751e70;  1 drivers
v0x27ac9a0_0 .net *"_ivl_6", 0 0, L_0x27520f0;  1 drivers
v0x27aca80_0 .net *"_ivl_8", 0 0, L_0x276a820;  1 drivers
v0x27acb60_0 .net "a", 0 0, v0x27add50_0;  alias, 1 drivers
v0x27acc20_0 .net "b", 0 0, v0x27addf0_0;  alias, 1 drivers
v0x27acce0_0 .net "c", 0 0, v0x27ade90_0;  alias, 1 drivers
v0x27acda0_0 .net "d", 0 0, v0x27adfd0_0;  alias, 1 drivers
v0x27ace60_0 .net "out_pos", 0 0, L_0x27b4ab0;  alias, 1 drivers
v0x27acf20_0 .net "out_sop", 0 0, L_0x2788500;  alias, 1 drivers
v0x27acfe0_0 .net "pos0", 0 0, L_0x27b42b0;  1 drivers
v0x27ad0a0_0 .net "pos1", 0 0, L_0x27b47f0;  1 drivers
L_0x27b4ab0 .functor MUXZ 1, L_0x7fd3298fd018, L_0x27b42b0, L_0x27b49a0, C4<>;
S_0x27ad220 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x275fd10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27add50_0 .var "a", 0 0;
v0x27addf0_0 .var "b", 0 0;
v0x27ade90_0 .var "c", 0 0;
v0x27adf30_0 .net "clk", 0 0, v0x27b33a0_0;  1 drivers
v0x27adfd0_0 .var "d", 0 0;
v0x27ae0c0_0 .var/2u "fail", 0 0;
v0x27ae160_0 .var/2u "fail1", 0 0;
v0x27ae200_0 .net "tb_match", 0 0, L_0x27ba8d0;  alias, 1 drivers
v0x27ae2a0_0 .var "wavedrom_enable", 0 0;
v0x27ae340_0 .var "wavedrom_title", 511 0;
E_0x275e4f0/0 .event negedge, v0x27adf30_0;
E_0x275e4f0/1 .event posedge, v0x27adf30_0;
E_0x275e4f0 .event/or E_0x275e4f0/0, E_0x275e4f0/1;
S_0x27ad550 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27ad220;
 .timescale -12 -12;
v0x27ad790_0 .var/2s "i", 31 0;
E_0x275e390 .event posedge, v0x27adf30_0;
S_0x27ad890 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27ad220;
 .timescale -12 -12;
v0x27ada90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27adb70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27ad220;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27ae520 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x275fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27b4c60 .functor NOT 1, v0x27add50_0, C4<0>, C4<0>, C4<0>;
L_0x27b4cf0 .functor NOT 1, v0x27addf0_0, C4<0>, C4<0>, C4<0>;
L_0x27b4e90 .functor AND 1, L_0x27b4c60, L_0x27b4cf0, C4<1>, C4<1>;
L_0x27b4fa0 .functor AND 1, L_0x27b4e90, v0x27ade90_0, C4<1>, C4<1>;
L_0x27b51a0 .functor NOT 1, v0x27adfd0_0, C4<0>, C4<0>, C4<0>;
L_0x27b5320 .functor AND 1, L_0x27b4fa0, L_0x27b51a0, C4<1>, C4<1>;
L_0x27b5470 .functor NOT 1, v0x27add50_0, C4<0>, C4<0>, C4<0>;
L_0x27b55f0 .functor AND 1, L_0x27b5470, v0x27addf0_0, C4<1>, C4<1>;
L_0x27b5700 .functor AND 1, L_0x27b55f0, v0x27ade90_0, C4<1>, C4<1>;
L_0x27b57c0 .functor AND 1, L_0x27b5700, v0x27adfd0_0, C4<1>, C4<1>;
L_0x27b58e0 .functor OR 1, L_0x27b5320, L_0x27b57c0, C4<0>, C4<0>;
L_0x27b59a0 .functor AND 1, v0x27add50_0, v0x27addf0_0, C4<1>, C4<1>;
L_0x27b5a80 .functor AND 1, L_0x27b59a0, v0x27ade90_0, C4<1>, C4<1>;
L_0x27b5b40 .functor AND 1, L_0x27b5a80, v0x27adfd0_0, C4<1>, C4<1>;
L_0x27b5a10 .functor OR 1, L_0x27b58e0, L_0x27b5b40, C4<0>, C4<0>;
L_0x27b5d70 .functor NOT 1, v0x27add50_0, C4<0>, C4<0>, C4<0>;
L_0x27b5e70 .functor NOT 1, v0x27addf0_0, C4<0>, C4<0>, C4<0>;
L_0x27b5ee0 .functor OR 1, L_0x27b5d70, L_0x27b5e70, C4<0>, C4<0>;
L_0x27b6090 .functor NOT 1, v0x27ade90_0, C4<0>, C4<0>, C4<0>;
L_0x27b6100 .functor OR 1, L_0x27b5ee0, L_0x27b6090, C4<0>, C4<0>;
L_0x27b62c0 .functor OR 1, L_0x27b6100, v0x27adfd0_0, C4<0>, C4<0>;
L_0x27b6380 .functor NOT 1, v0x27add50_0, C4<0>, C4<0>, C4<0>;
L_0x27b64b0 .functor NOT 1, v0x27addf0_0, C4<0>, C4<0>, C4<0>;
L_0x27b6520 .functor OR 1, L_0x27b6380, L_0x27b64b0, C4<0>, C4<0>;
L_0x27b6700 .functor OR 1, L_0x27b6520, v0x27ade90_0, C4<0>, C4<0>;
L_0x27b67c0 .functor OR 1, L_0x27b6700, v0x27adfd0_0, C4<0>, C4<0>;
L_0x27b6960 .functor AND 1, L_0x27b62c0, L_0x27b67c0, C4<1>, C4<1>;
L_0x27b6a70 .functor NOT 1, v0x27add50_0, C4<0>, C4<0>, C4<0>;
L_0x27b6bd0 .functor OR 1, L_0x27b6a70, v0x27addf0_0, C4<0>, C4<0>;
L_0x27b6c90 .functor NOT 1, v0x27ade90_0, C4<0>, C4<0>, C4<0>;
L_0x27b6e00 .functor OR 1, L_0x27b6bd0, L_0x27b6c90, C4<0>, C4<0>;
L_0x27b6f10 .functor NOT 1, v0x27adfd0_0, C4<0>, C4<0>, C4<0>;
L_0x27b7090 .functor OR 1, L_0x27b6e00, L_0x27b6f10, C4<0>, C4<0>;
L_0x27b71a0 .functor AND 1, L_0x27b6960, L_0x27b7090, C4<1>, C4<1>;
L_0x27b73d0 .functor NOT 1, v0x27add50_0, C4<0>, C4<0>, C4<0>;
L_0x27b7440 .functor OR 1, L_0x27b73d0, v0x27addf0_0, C4<0>, C4<0>;
L_0x27b7630 .functor OR 1, L_0x27b7440, v0x27ade90_0, C4<0>, C4<0>;
L_0x27b76f0 .functor NOT 1, v0x27adfd0_0, C4<0>, C4<0>, C4<0>;
L_0x27b7500 .functor OR 1, L_0x27b7630, L_0x27b76f0, C4<0>, C4<0>;
L_0x27b78a0 .functor AND 1, L_0x27b71a0, L_0x27b7500, C4<1>, C4<1>;
L_0x27b7b00 .functor NOT 1, v0x27addf0_0, C4<0>, C4<0>, C4<0>;
L_0x27b7b70 .functor OR 1, v0x27add50_0, L_0x27b7b00, C4<0>, C4<0>;
L_0x27b7d90 .functor OR 1, L_0x27b7b70, v0x27ade90_0, C4<0>, C4<0>;
L_0x27b7e50 .functor NOT 1, v0x27adfd0_0, C4<0>, C4<0>, C4<0>;
L_0x27b8030 .functor OR 1, L_0x27b7d90, L_0x27b7e50, C4<0>, C4<0>;
L_0x27b8140 .functor AND 1, L_0x27b78a0, L_0x27b8030, C4<1>, C4<1>;
L_0x27b83d0 .functor NOT 1, v0x27addf0_0, C4<0>, C4<0>, C4<0>;
L_0x27b8440 .functor OR 1, v0x27add50_0, L_0x27b83d0, C4<0>, C4<0>;
L_0x27b8690 .functor NOT 1, v0x27ade90_0, C4<0>, C4<0>, C4<0>;
L_0x27b8910 .functor OR 1, L_0x27b8440, L_0x27b8690, C4<0>, C4<0>;
L_0x27b8bc0 .functor OR 1, L_0x27b8910, v0x27adfd0_0, C4<0>, C4<0>;
L_0x27b8e90 .functor AND 1, L_0x27b8140, L_0x27b8bc0, C4<1>, C4<1>;
L_0x27b9150 .functor OR 1, v0x27add50_0, v0x27addf0_0, C4<0>, C4<0>;
L_0x27b93d0 .functor NOT 1, v0x27ade90_0, C4<0>, C4<0>, C4<0>;
L_0x27b9600 .functor OR 1, L_0x27b9150, L_0x27b93d0, C4<0>, C4<0>;
L_0x27b9710 .functor OR 1, L_0x27b9600, v0x27adfd0_0, C4<0>, C4<0>;
L_0x27b99a0 .functor AND 1, L_0x27b8e90, L_0x27b9710, C4<1>, C4<1>;
L_0x27b9ab0 .functor OR 1, v0x27add50_0, v0x27addf0_0, C4<0>, C4<0>;
L_0x27b9d00 .functor NOT 1, v0x27ade90_0, C4<0>, C4<0>, C4<0>;
L_0x27b9d70 .functor OR 1, L_0x27b9ab0, L_0x27b9d00, C4<0>, C4<0>;
L_0x27ba070 .functor NOT 1, v0x27adfd0_0, C4<0>, C4<0>, C4<0>;
L_0x27ba0e0 .functor OR 1, L_0x27b9d70, L_0x27ba070, C4<0>, C4<0>;
L_0x27ba3f0 .functor AND 1, L_0x27b99a0, L_0x27ba0e0, C4<1>, C4<1>;
v0x27ae6e0_0 .net *"_ivl_0", 0 0, L_0x27b4c60;  1 drivers
v0x27ae7c0_0 .net *"_ivl_10", 0 0, L_0x27b5320;  1 drivers
v0x27ae8a0_0 .net *"_ivl_100", 0 0, L_0x27b8bc0;  1 drivers
v0x27ae990_0 .net *"_ivl_102", 0 0, L_0x27b8e90;  1 drivers
v0x27aea70_0 .net *"_ivl_104", 0 0, L_0x27b9150;  1 drivers
v0x27aeba0_0 .net *"_ivl_106", 0 0, L_0x27b93d0;  1 drivers
v0x27aec80_0 .net *"_ivl_108", 0 0, L_0x27b9600;  1 drivers
v0x27aed60_0 .net *"_ivl_110", 0 0, L_0x27b9710;  1 drivers
v0x27aee40_0 .net *"_ivl_112", 0 0, L_0x27b99a0;  1 drivers
v0x27aefb0_0 .net *"_ivl_114", 0 0, L_0x27b9ab0;  1 drivers
v0x27af090_0 .net *"_ivl_116", 0 0, L_0x27b9d00;  1 drivers
v0x27af170_0 .net *"_ivl_118", 0 0, L_0x27b9d70;  1 drivers
v0x27af250_0 .net *"_ivl_12", 0 0, L_0x27b5470;  1 drivers
v0x27af330_0 .net *"_ivl_120", 0 0, L_0x27ba070;  1 drivers
v0x27af410_0 .net *"_ivl_122", 0 0, L_0x27ba0e0;  1 drivers
v0x27af4f0_0 .net *"_ivl_14", 0 0, L_0x27b55f0;  1 drivers
v0x27af5d0_0 .net *"_ivl_16", 0 0, L_0x27b5700;  1 drivers
v0x27af7c0_0 .net *"_ivl_18", 0 0, L_0x27b57c0;  1 drivers
v0x27af8a0_0 .net *"_ivl_2", 0 0, L_0x27b4cf0;  1 drivers
v0x27af980_0 .net *"_ivl_20", 0 0, L_0x27b58e0;  1 drivers
v0x27afa60_0 .net *"_ivl_22", 0 0, L_0x27b59a0;  1 drivers
v0x27afb40_0 .net *"_ivl_24", 0 0, L_0x27b5a80;  1 drivers
v0x27afc20_0 .net *"_ivl_26", 0 0, L_0x27b5b40;  1 drivers
v0x27afd00_0 .net *"_ivl_30", 0 0, L_0x27b5d70;  1 drivers
v0x27afde0_0 .net *"_ivl_32", 0 0, L_0x27b5e70;  1 drivers
v0x27afec0_0 .net *"_ivl_34", 0 0, L_0x27b5ee0;  1 drivers
v0x27affa0_0 .net *"_ivl_36", 0 0, L_0x27b6090;  1 drivers
v0x27b0080_0 .net *"_ivl_38", 0 0, L_0x27b6100;  1 drivers
v0x27b0160_0 .net *"_ivl_4", 0 0, L_0x27b4e90;  1 drivers
v0x27b0240_0 .net *"_ivl_40", 0 0, L_0x27b62c0;  1 drivers
v0x27b0320_0 .net *"_ivl_42", 0 0, L_0x27b6380;  1 drivers
v0x27b0400_0 .net *"_ivl_44", 0 0, L_0x27b64b0;  1 drivers
v0x27b04e0_0 .net *"_ivl_46", 0 0, L_0x27b6520;  1 drivers
v0x27b07d0_0 .net *"_ivl_48", 0 0, L_0x27b6700;  1 drivers
v0x27b08b0_0 .net *"_ivl_50", 0 0, L_0x27b67c0;  1 drivers
v0x27b0990_0 .net *"_ivl_52", 0 0, L_0x27b6960;  1 drivers
v0x27b0a70_0 .net *"_ivl_54", 0 0, L_0x27b6a70;  1 drivers
v0x27b0b50_0 .net *"_ivl_56", 0 0, L_0x27b6bd0;  1 drivers
v0x27b0c30_0 .net *"_ivl_58", 0 0, L_0x27b6c90;  1 drivers
v0x27b0d10_0 .net *"_ivl_6", 0 0, L_0x27b4fa0;  1 drivers
v0x27b0df0_0 .net *"_ivl_60", 0 0, L_0x27b6e00;  1 drivers
v0x27b0ed0_0 .net *"_ivl_62", 0 0, L_0x27b6f10;  1 drivers
v0x27b0fb0_0 .net *"_ivl_64", 0 0, L_0x27b7090;  1 drivers
v0x27b1090_0 .net *"_ivl_66", 0 0, L_0x27b71a0;  1 drivers
v0x27b1170_0 .net *"_ivl_68", 0 0, L_0x27b73d0;  1 drivers
v0x27b1250_0 .net *"_ivl_70", 0 0, L_0x27b7440;  1 drivers
v0x27b1330_0 .net *"_ivl_72", 0 0, L_0x27b7630;  1 drivers
v0x27b1410_0 .net *"_ivl_74", 0 0, L_0x27b76f0;  1 drivers
v0x27b14f0_0 .net *"_ivl_76", 0 0, L_0x27b7500;  1 drivers
v0x27b15d0_0 .net *"_ivl_78", 0 0, L_0x27b78a0;  1 drivers
v0x27b16b0_0 .net *"_ivl_8", 0 0, L_0x27b51a0;  1 drivers
v0x27b1790_0 .net *"_ivl_80", 0 0, L_0x27b7b00;  1 drivers
v0x27b1870_0 .net *"_ivl_82", 0 0, L_0x27b7b70;  1 drivers
v0x27b1950_0 .net *"_ivl_84", 0 0, L_0x27b7d90;  1 drivers
v0x27b1a30_0 .net *"_ivl_86", 0 0, L_0x27b7e50;  1 drivers
v0x27b1b10_0 .net *"_ivl_88", 0 0, L_0x27b8030;  1 drivers
v0x27b1bf0_0 .net *"_ivl_90", 0 0, L_0x27b8140;  1 drivers
v0x27b1cd0_0 .net *"_ivl_92", 0 0, L_0x27b83d0;  1 drivers
v0x27b1db0_0 .net *"_ivl_94", 0 0, L_0x27b8440;  1 drivers
v0x27b1e90_0 .net *"_ivl_96", 0 0, L_0x27b8690;  1 drivers
v0x27b1f70_0 .net *"_ivl_98", 0 0, L_0x27b8910;  1 drivers
v0x27b2050_0 .net "a", 0 0, v0x27add50_0;  alias, 1 drivers
v0x27b20f0_0 .net "b", 0 0, v0x27addf0_0;  alias, 1 drivers
v0x27b21e0_0 .net "c", 0 0, v0x27ade90_0;  alias, 1 drivers
v0x27b22d0_0 .net "d", 0 0, v0x27adfd0_0;  alias, 1 drivers
v0x27b27d0_0 .net "out_pos", 0 0, L_0x27ba3f0;  alias, 1 drivers
v0x27b2890_0 .net "out_sop", 0 0, L_0x27b5a10;  alias, 1 drivers
S_0x27b2a10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x275fd10;
 .timescale -12 -12;
E_0x27469f0 .event anyedge, v0x27b3800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27b3800_0;
    %nor/r;
    %assign/vec4 v0x27b3800_0, 0;
    %wait E_0x27469f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27ad220;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ae0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ae160_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27ad220;
T_4 ;
    %wait E_0x275e4f0;
    %load/vec4 v0x27ae200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27ae0c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27ad220;
T_5 ;
    %wait E_0x275e390;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %wait E_0x275e390;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %wait E_0x275e390;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %wait E_0x275e390;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %wait E_0x275e390;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %wait E_0x275e390;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %wait E_0x275e390;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %wait E_0x275e390;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %wait E_0x275e390;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %wait E_0x275e390;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %wait E_0x275e390;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %wait E_0x275e390;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %wait E_0x275e390;
    %load/vec4 v0x27ae0c0_0;
    %store/vec4 v0x27ae160_0, 0, 1;
    %fork t_1, S_0x27ad550;
    %jmp t_0;
    .scope S_0x27ad550;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ad790_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27ad790_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x275e390;
    %load/vec4 v0x27ad790_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ad790_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27ad790_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27ad220;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x275e4f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27adfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ade90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27addf0_0, 0;
    %assign/vec4 v0x27add50_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27ae0c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27ae160_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x275fd10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b33a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b3800_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x275fd10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27b33a0_0;
    %inv;
    %store/vec4 v0x27b33a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x275fd10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27adf30_0, v0x27b3970_0, v0x27b31c0_0, v0x27b3260_0, v0x27b3300_0, v0x27b3440_0, v0x27b36c0_0, v0x27b3620_0, v0x27b3580_0, v0x27b34e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x275fd10;
T_9 ;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x275fd10;
T_10 ;
    %wait E_0x275e4f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27b3760_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b3760_0, 4, 32;
    %load/vec4 v0x27b38a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b3760_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27b3760_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b3760_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27b36c0_0;
    %load/vec4 v0x27b36c0_0;
    %load/vec4 v0x27b3620_0;
    %xor;
    %load/vec4 v0x27b36c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b3760_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b3760_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27b3580_0;
    %load/vec4 v0x27b3580_0;
    %load/vec4 v0x27b34e0_0;
    %xor;
    %load/vec4 v0x27b3580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b3760_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27b3760_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b3760_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter3/response2/top_module.sv";
