NDSummary.OnToolTipsLoaded("File:axi4stream_vip_if.sv",{26:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype26\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_intf_slave();</div><div class=\"TTSummary\">Sets interface to slave mode. When user wants to change passthrough VIP as slave VIP, what they do is to call &lt;hierarchy_path&gt;.IF.set_intf_slave</div></div>",27:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype27\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_intf_master();</div><div class=\"TTSummary\">Sets interface to master mode. When user wants to change passthrough VIP as master VIP, what they do is to call &lt;hierarchy_path&gt;.IF.set_intf_master</div></div>",28:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype28\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_intf_monitor();</div><div class=\"TTSummary\">Sets interface to monitor mode.Set VIP into runtime passthrough mode.&nbsp; what they do is to call &lt;hierarchy_path&gt;.IF.set_intf_monitor</div></div>",29:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype29\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_reset_check();</div><div class=\"TTSummary\">Sets xilinx_reset_check_enable to turn on error message when there is a violation of rule which is holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP--UG1037</div></div>",30:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype30\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_reset_check_to_warn();</div><div class=\"TTSummary\">Sets xilinx_reset_check_enable to turn on warning message when there is a violation of rule which is holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP--UG1037</div></div>",31:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype31\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_xilinx_reset_check();</div><div class=\"TTSummary\">Sets xilinx_reset_check_enable to turn off warning/error message when there is a violation of rule which is holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP--UG1037</div></div>",32:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype32\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_tkeep_check();</div><div class=\"TTSummary\">Sets xilinx_tkeep_check_enable to turn on error message when sparse tkeep is being detected in the transaction.</div></div>",33:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype33\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_tkeep_check_to_warn();</div><div class=\"TTSummary\">Sets xilinx_tkeep_check_enable to turn off warning/error message when sparse tkeep is being detected in the transaction.</div></div>",34:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype34\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_xilinx_tkeep_check();</div><div class=\"TTSummary\">Sets xilinx_tkeep_check_enable to turn off warning/error message when sparse tkeep is being detected in the transaction.</div></div>",35:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype35\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_enable_xchecks();</div><div class=\"TTSummary\">Sets enable_xchecks to turn on error message when reset signal is unknown after 1 cycle of clock.</div></div>",36:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype36\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_enable_xchecks_to_warn();</div><div class=\"TTSummary\">Sets enable_xchecks to downgrade/upgrade into warning message when reset signal is unknown after 1 cycle of clock.</div></div>",37:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype37\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_enable_xchecks();</div><div class=\"TTSummary\">Sets enable_xchecks to downgrade error/warning message into info message when reset signal is unknown after 1 cycle of clock.</div></div>"});