// Seed: 3910655374
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  tri  id_3 = id_1;
  tri0 id_4;
  final id_4 = 1'b0 == 1'd0 !== 1;
  tri id_5;
  case (1)
    1: begin
      id_6 :
      assert property (@(posedge 1'b0) id_5)
      else #id_7;
    end
    1: assign id_5 = !{id_5, 1, id_4};
  endcase
  assign id_5 = id_1;
  assign {1 == id_3, id_4} = 1;
  wire id_8;
  always begin
    if (1) @(posedge 1'b0 - id_8);
  end
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    output wor id_8,
    output supply1 id_9,
    input wand id_10
);
  wire id_12;
  module_0(
      id_10, id_10
  );
endmodule
