name: PWR
description: Power control
groupName: PWR
registers:
  - name: PMCR
    displayName: PMCR
    description: PWR power mode control register
    addressOffset: 0
    size: 32
    resetValue: 12
    resetMask: 4294967295
    fields:
      - name: LPMS
        description: "low-power mode selection\nThis bit defines the Deepsleep mode."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Keeps Stop mode when entering DeepSleep.
            value: 0
          - name: B_0x1
            description: Allows Standby mode when entering DeepSleep.
            value: 1
      - name: SVOS
        description: "system Stop mode voltage scaling selection\nThese bits control the V CORE  voltage level in system Stop mode, to obtain the best trade-off between power consumption and performance."
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: SVOS5 scale 5
            value: 1
          - name: B_0x2
            description: SVOS4 scale 4
            value: 2
          - name: B_0x3
            description: SVOS3 scale 3 (default).
            value: 3
      - name: CSSF
        description: "clear Standby and Stop flags (always read as 0)\nThis bit is cleared to 0 by hardware."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: STOPF and SBF flags cleared.
            value: 1
      - name: FLPS
        description: "Flash memory low-power mode in Stop mode\nThis bit is used to obtain the best trade-off between low-power consumption and restart time when exiting from Stop mode.\nWhen it is set, the Flash memory enters low-power mode when the CPU domain is in Stop mode.\nNote: When system enters stop mode with SVOS5 enabled, Flash memory is automatically forced in low-power mode."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Flash memory remains in normal mode when the CPU domain enters Stop mode (quick restart time).
            value: 0
          - name: B_0x1
            description: Flash memory enters low-power mode when the CPU domain enters Stop mode (low power consumption).
            value: 1
      - name: BOOSTE
        description: "analog switch V BOOST  control\nThis bit enables the booster to guarantee the analog switch AC performance when the V DD  supply voltage is below 2.7 V (reduction of the total harmonic distortion to have the same switch performance over the full supply voltage range) The V DD  supply voltage can be monitored through the PVD and the PLS bits."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: booster disabled (default)
            value: 0
          - name: B_0x1
            description: booster enabled if analog voltage ready (AVD_READY = 1).
            value: 1
      - name: AVD_READY
        description: "analog voltage ready\nThis bit is only used when the analog switch boost needs to be enabled (see BOOSTE bit).\nIt must be set by software when the expected V DDA  analog supply level is available.\nThe correct analog supply level is indicated by the AVDO bit (PWR_VMSR register) after setting the AVDEN bit (PWR_VMCR register) and selecting the supply level to be monitored \t(ALS bits)."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: peripheral analog voltage V DDA  not ready (default)
            value: 0
          - name: B_0x1
            description: peripheral analog voltage V DDA  ready.
            value: 1
      - name: SRAM2SO
        description: AHB SRAM2 shut-off in Stop mode.
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB RAM2 content is kept in Stop mode.
            value: 0
          - name: B_0x1
            description: AHB RAM2 content is lost in Stop mode.
            value: 1
      - name: SRAM1SO
        description: AHB SRAM1 shut-off in Stop mode
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHB RAM1 content is kept in Stop mode.
            value: 0
          - name: B_0x1
            description: AHB RAM1 content is lost in Stop mode.
            value: 1
  - name: PMSR
    displayName: PMSR
    description: PWR status register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: STOPF
        description: "Stop flag\nThis bit is set by hardware and cleared only by any reset or by setting the CSSF bit."
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: system has not been in Stop mode.
            value: 0
          - name: B_0x1
            description: system has been in Stop mode.
            value: 1
      - name: SBF
        description: "System standby flag\nThis bit is set by hardware and cleared only by a POR or by setting the CSSF bit."
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: system has not been in Standby mode.
            value: 0
          - name: B_0x1
            description: system has been in Standby mode.
            value: 1
  - name: VOSCR
    displayName: VOSCR
    description: PWR voltage scaling control register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: VOS
        description: "voltage scaling selection according to performance\nThese bits control the V CORE  voltage level and allow to obtain the best trade-off between power consumption and performance:\n- In bypass mode, these bits must also be set according to the external provided core voltage level and related performance.\n- When increasing the performance, the voltage scaling must be changed before increasing the system frequency.\n- When decreasing performance, the system frequency must first be decreased before changing the voltage scaling."
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: scale 3 (default)
            value: 0
          - name: B_0x1
            description: scale 2
            value: 1
          - name: B_0x2
            description: scale 1
            value: 2
          - name: B_0x3
            description: scale 0
            value: 3
  - name: VOSSR
    displayName: VOSSR
    description: PWR voltage scaling status register
    addressOffset: 20
    size: 32
    resetValue: 8
    resetMask: 4294967295
    fields:
      - name: VOSRDY
        description: Ready bit for V CORE  voltage scaling output selection.
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Not ready, voltage level below VOS selected level.
            value: 0
          - name: B_0x1
            description: Ready, voltage level at or above VOS selected level.
            value: 1
      - name: ACTVOSRDY
        description: Voltage level ready for currently used VOS
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: V CORE  is above or below the current voltage scaling provided by ACTVOS[1:0].
            value: 0
          - name: B_0x1
            description: V CORE  is equal to the current voltage scaling provided by ACTVOS[1:0]
            value: 1
      - name: ACTVOS
        description: "voltage output scaling currently applied to V CORE \nThis field provides the last VOS value."
        bitOffset: 14
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: VOS3 (lowest power)
            value: 0
          - name: B_0x1
            description: VOS2
            value: 1
          - name: B_0x2
            description: VOS1
            value: 2
          - name: B_0x3
            description: VOS0 (highest frequency)
            value: 3
  - name: BDCR
    displayName: BDCR
    description: PWR Backup domain control register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BREN
        description: "Backup RAM retention in Standby and V BAT  modes\nWhen this bit set, the backup regulator (used to maintain the backup RAM content in Standby and V BAT  modes) is enabled.\nIf BREN is cleared, the backup regulator is switched off. The backup RAM can still be used in \tRun and Stop modes. However its content is lost in Standby and V BAT  modes.\nIf BREN is set, the application must wait till the backup regulator ready flag (BRRDY) is set to indicate that the data written into the SRAM is maintained in Standby and V BAT  modes."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Backup RAM content lost in Standby and V BAT  modes.
            value: 0
          - name: B_0x1
            description: Backup RAM content preserved in Standby and V BAT  modes
            value: 1
      - name: MONEN
        description: Backup domain voltage and temperature monitoring enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Backup domain voltage and temperature monitoring disabled
            value: 0
          - name: B_0x1
            description: Backup domain voltage and temperature monitoring enabled
            value: 1
      - name: VBE
        description: "V BAT  charging enable\nNote: Reset only by POR,."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: V BAT  battery charging disabled.
            value: 0
          - name: B_0x1
            description: V BAT  battery charging enabled.
            value: 1
      - name: VBRS
        description: V BAT  charging resistor selection
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Charge V BAT  through a 5 kohm resistor.
            value: 0
          - name: B_0x1
            description: Charge V BAT  through a 1.5 kohm resistor.
            value: 1
  - name: DBPCR
    displayName: DBPCR
    description: PWR disable backup protection control register
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DBP
        description: "Disable Backup domain write protection\nIn reset state, all registers and SRAM in Backup domain are protected against parasitic write \taccess. This bit must be set to enable write access to these registers."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Write access to Backup domain disabled
            value: 0
          - name: B_0x1
            description: Write access to Backup domain enabled
            value: 1
  - name: BDSR
    displayName: BDSR
    description: PWR Backup domain status register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BRRDY
        description: "backup regulator ready\nThis bit is set by hardware to indicate that the backup regulator is ready."
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: backup regulator not ready
            value: 0
          - name: B_0x1
            description: backup regulator ready
            value: 1
      - name: VBATL
        description: V BAT  level monitoring versus low threshold
        bitOffset: 20
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: V BAT  level above low threshold level
            value: 0
          - name: B_0x1
            description: V BAT  level equal or below low threshold level
            value: 1
      - name: VBATH
        description: V BAT  level monitoring versus high threshold
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: V BAT  level below high threshold level
            value: 0
          - name: B_0x1
            description: V BAT  level equal or above high threshold level
            value: 1
      - name: TEMPL
        description: temperature level monitoring versus low threshold
        bitOffset: 22
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: temperature above low threshold level
            value: 0
          - name: B_0x1
            description: temperature equal or below low threshold level
            value: 1
      - name: TEMPH
        description: temperature level monitoring versus high threshold
        bitOffset: 23
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: temperature below high threshold level
            value: 0
          - name: B_0x1
            description: temperature equal or above high threshold level
            value: 1
  - name: SCCR
    displayName: SCCR
    description: PWR supply configuration control register
    addressOffset: 48
    size: 32
    resetValue: 256
    resetMask: 4294967295
    fields:
      - name: BYPASS
        description: power management unit bypass
        bitOffset: 0
        bitWidth: 1
        access: read-writeOnce
        enumeratedValues:
          - name: B_0x0
            description: Power management unit normal operation. Use the internal regulator.
            value: 0
          - name: B_0x1
            description: Power management unit bypassed. Use the external power (voltage monitoring still active)
            value: 1
      - name: LDOEN
        description: "LDO enable \nThe value is set by hardware when the package uses the LDO regulator."
        bitOffset: 8
        bitWidth: 1
        access: read-only
  - name: VMCR
    displayName: VMCR
    description: PWR voltage monitor control register
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PVDE
        description: PVD enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PVD disabled
            value: 0
          - name: B_0x1
            description: PVD enabled
            value: 1
      - name: PLS
        description: "programmable voltage detector (PVD) level selection\nThese bits select the voltage threshold detected by the PVD."
        bitOffset: 1
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.95 V
            value: 0
          - name: B_0x1
            description: 2.1 V
            value: 1
          - name: B_0x2
            description: 2.25 V
            value: 2
          - name: B_0x3
            description: 2.4 V
            value: 3
          - name: B_0x4
            description: 2.55 V
            value: 4
          - name: B_0x5
            description: 2.7 V
            value: 5
          - name: B_0x6
            description: 2.85 V
            value: 6
          - name: B_0x7
            description: PVD_IN pin
            value: 7
      - name: AVDEN
        description: peripheral voltage monitor on V DDA  enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: peripheral voltage monitor on V DDA  disabled
            value: 0
          - name: B_0x1
            description: peripheral voltage monitor on V DDA  enabled
            value: 1
      - name: ALS
        description: "analog voltage detector (AVD) level selection\nThese bits select the voltage threshold detected by the AVD."
        bitOffset: 9
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1.7 V
            value: 0
          - name: B_0x1
            description: 2.1 V
            value: 1
          - name: B_0x2
            description: 2.5 V
            value: 2
          - name: B_0x3
            description: 2.8 V
            value: 3
  - name: VMSR
    displayName: VMSR
    description: PWR voltage monitor status register
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AVDO
        description: "analog voltage detector output on V DDA \nThis bit is set and cleared by hardware. It is valid only if AVD on VDDA is enabled by the AVDEN bit.\nNote: Since the AVD is disabled in Standby mode, this bit is equal to 0 after standby or reset until the AVDEN bit is set."
        bitOffset: 19
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: V DDA  is equal or higher than the AVD threshold selected with the ALS[2:0] bits.
            value: 0
          - name: B_0x1
            description: V DDA  is lower than the AVD threshold selected with the ALS[2:0] bits.
            value: 1
      - name: VDDIO2RDY
        description: "voltage detector output on V DDIO2 \nThis bit is set and cleared by hardware."
        bitOffset: 20
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: V DDIO2  is below 1.2 V.
            value: 0
          - name: B_0x1
            description: V DDIO2  is above or equal to 1.2 V.
            value: 1
      - name: PVDO
        description: "programmable voltage detect output\nThis bit is set and cleared by hardware. It is valid only if the PVD has been enabled by the PVDE bit.\nNote: Since the PVD is disabled in Standby mode, this bit is equal to 0 after Standby or reset until the PVDE bit is set."
        bitOffset: 22
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: V DD  is equal or higher than the PVD threshold selected through the PLS[2:0] bits.
            value: 0
          - name: B_0x1
            description: V DD  is lower than the PVD threshold selected through the PLS[2:0] bits.
            value: 1
  - name: WUSCR
    displayName: WUSCR
    description: PWR wakeup status clear register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CWUF1
        description: "clear wakeup pin flag for WUFx\nThese bits are always read as 0."
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: writing 1 clears the WUFx wakeup pin flag (bit is cleared to 0 by hardware).
            value: 1
      - name: CWUF2
        description: "clear wakeup pin flag for WUFx\nThese bits are always read as 0."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: writing 1 clears the WUFx wakeup pin flag (bit is cleared to 0 by hardware).
            value: 1
      - name: CWUF3
        description: "clear wakeup pin flag for WUFx\nThese bits are always read as 0."
        bitOffset: 2
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: writing 1 clears the WUFx wakeup pin flag (bit is cleared to 0 by hardware).
            value: 1
      - name: CWUF4
        description: "clear wakeup pin flag for WUFx\nThese bits are always read as 0."
        bitOffset: 3
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: writing 1 clears the WUFx wakeup pin flag (bit is cleared to 0 by hardware).
            value: 1
      - name: CWUF5
        description: "clear wakeup pin flag for WUFx\nThese bits are always read as 0."
        bitOffset: 4
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: writing 1 clears the WUFx wakeup pin flag (bit is cleared to 0 by hardware).
            value: 1
  - name: WUSR
    displayName: WUSR
    description: PWR wakeup status register
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WUF1
        description: "wakeup pin WUFx flag\nThis bit is set by hardware and cleared only by a RESET pin or by setting the CWUFx bit in PWR_WUSCR register."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no wakeup event occurred.
            value: 0
          - name: B_0x1
            description: a wakeup event received from WUFx pin.
            value: 1
      - name: WUF2
        description: "wakeup pin WUFx flag\nThis bit is set by hardware and cleared only by a RESET pin or by setting the CWUFx bit in PWR_WUSCR register."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no wakeup event occurred.
            value: 0
          - name: B_0x1
            description: a wakeup event received from WUFx pin.
            value: 1
      - name: WUF3
        description: "wakeup pin WUFx flag\nThis bit is set by hardware and cleared only by a RESET pin or by setting the CWUFx bit in PWR_WUSCR register."
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no wakeup event occurred.
            value: 0
          - name: B_0x1
            description: a wakeup event received from WUFx pin.
            value: 1
      - name: WUF4
        description: "wakeup pin WUFx flag\nThis bit is set by hardware and cleared only by a RESET pin or by setting the CWUFx bit in PWR_WUSCR register."
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no wakeup event occurred.
            value: 0
          - name: B_0x1
            description: a wakeup event received from WUFx pin.
            value: 1
      - name: WUF5
        description: "wakeup pin WUFx flag\nThis bit is set by hardware and cleared only by a RESET pin or by setting the CWUFx bit in PWR_WUSCR register."
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no wakeup event occurred.
            value: 0
          - name: B_0x1
            description: a wakeup event received from WUFx pin.
            value: 1
  - name: WUCR
    displayName: WUCR
    description: PWR wakeup configuration register
    addressOffset: 72
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WUPEN1
        description: "enable wakeup pin WUPx\nThese bits are set and cleared by software.\nNote: an additional wakeup event is detected if WUPx pin is enabled (by setting the WUPENx bit) when WUPx pin level is already high when WUPPx selects rising edge, or low when WUPPx selects falling edge."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: an event on WUPx pin does not wakeup the system from Standby mode.
            value: 0
          - name: B_0x1
            description: a rising or falling edge on WUPx pin wakes up the system from Standby mode.
            value: 1
      - name: WUPEN2
        description: "enable wakeup pin WUPx\nThese bits are set and cleared by software.\nNote: an additional wakeup event is detected if WUPx pin is enabled (by setting the WUPENx bit) when WUPx pin level is already high when WUPPx selects rising edge, or low when WUPPx selects falling edge."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: an event on WUPx pin does not wakeup the system from Standby mode.
            value: 0
          - name: B_0x1
            description: a rising or falling edge on WUPx pin wakes up the system from Standby mode.
            value: 1
      - name: WUPEN3
        description: "enable wakeup pin WUPx\nThese bits are set and cleared by software.\nNote: an additional wakeup event is detected if WUPx pin is enabled (by setting the WUPENx bit) when WUPx pin level is already high when WUPPx selects rising edge, or low when WUPPx selects falling edge."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: an event on WUPx pin does not wakeup the system from Standby mode.
            value: 0
          - name: B_0x1
            description: a rising or falling edge on WUPx pin wakes up the system from Standby mode.
            value: 1
      - name: WUPEN4
        description: "enable wakeup pin WUPx\nThese bits are set and cleared by software.\nNote: an additional wakeup event is detected if WUPx pin is enabled (by setting the WUPENx bit) when WUPx pin level is already high when WUPPx selects rising edge, or low when WUPPx selects falling edge."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: an event on WUPx pin does not wakeup the system from Standby mode.
            value: 0
          - name: B_0x1
            description: a rising or falling edge on WUPx pin wakes up the system from Standby mode.
            value: 1
      - name: WUPEN5
        description: "enable wakeup pin WUPx\nThese bits are set and cleared by software.\nNote: an additional wakeup event is detected if WUPx pin is enabled (by setting the WUPENx bit) when WUPx pin level is already high when WUPPx selects rising edge, or low when WUPPx selects falling edge."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: an event on WUPx pin does not wakeup the system from Standby mode.
            value: 0
          - name: B_0x1
            description: a rising or falling edge on WUPx pin wakes up the system from Standby mode.
            value: 1
      - name: WUPP1
        description: "wakeup pin polarity bit for WUPx\nThese bits define the polarity used for event detection on WUPx external wakeup pin."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: detection on low level (falling edge)
            value: 1
      - name: WUPP2
        description: "wakeup pin polarity bit for WUPx\nThese bits define the polarity used for event detection on WUPx external wakeup pin."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: detection on low level (falling edge)
            value: 1
      - name: WUPP3
        description: "wakeup pin polarity bit for WUPx\nThese bits define the polarity used for event detection on WUPx external wakeup pin."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: detection on low level (falling edge)
            value: 1
      - name: WUPP4
        description: "wakeup pin polarity bit for WUPx\nThese bits define the polarity used for event detection on WUPx external wakeup pin."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: detection on low level (falling edge)
            value: 1
      - name: WUPP5
        description: "wakeup pin polarity bit for WUPx\nThese bits define the polarity used for event detection on WUPx external wakeup pin."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: detection on high level (rising edge)
            value: 0
          - name: B_0x1
            description: detection on low level (falling edge)
            value: 1
      - name: WUPPUPD1
        description: "wakeup pin pull configuration for WKUPx\nThese bits define the I/O pad pull configuration used when WUPENx = 1. The associated GPIO port pull configuration must be set to the same value or to 00. The wakeup pin pull configuration is kept in Standby mode."
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no pull-up
            value: 0
          - name: B_0x1
            description: pull-up
            value: 1
          - name: B_0x2
            description: pull-down
            value: 2
      - name: WUPPUPD2
        description: "wakeup pin pull configuration for WKUPx\nThese bits define the I/O pad pull configuration used when WUPENx = 1. The associated GPIO port pull configuration must be set to the same value or to 00. The wakeup pin pull configuration is kept in Standby mode."
        bitOffset: 18
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no pull-up
            value: 0
          - name: B_0x1
            description: pull-up
            value: 1
          - name: B_0x2
            description: pull-down
            value: 2
      - name: WUPPUPD3
        description: "wakeup pin pull configuration for WKUPx\nThese bits define the I/O pad pull configuration used when WUPENx = 1. The associated GPIO port pull configuration must be set to the same value or to 00. The wakeup pin pull configuration is kept in Standby mode."
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no pull-up
            value: 0
          - name: B_0x1
            description: pull-up
            value: 1
          - name: B_0x2
            description: pull-down
            value: 2
      - name: WUPPUPD4
        description: "wakeup pin pull configuration for WKUPx\nThese bits define the I/O pad pull configuration used when WUPENx = 1. The associated GPIO port pull configuration must be set to the same value or to 00. The wakeup pin pull configuration is kept in Standby mode."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no pull-up
            value: 0
          - name: B_0x1
            description: pull-up
            value: 1
          - name: B_0x2
            description: pull-down
            value: 2
      - name: WUPPUPD5
        description: "wakeup pin pull configuration for WKUPx\nThese bits define the I/O pad pull configuration used when WUPENx = 1. The associated GPIO port pull configuration must be set to the same value or to 00. The wakeup pin pull configuration is kept in Standby mode."
        bitOffset: 24
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no pull-up
            value: 0
          - name: B_0x1
            description: pull-up
            value: 1
          - name: B_0x2
            description: pull-down
            value: 2
  - name: IORETR
    displayName: IORETR
    description: PWR I/O retention register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IORETEN
        description: "IO retention enable:\nWhen entering into standby mode, the output is sampled, and applied to the output IO during the standby power mode. \nNote: the IO state is not retained if the DBG_STANDBY bit is set in DBGMCU_CR register."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IO Retention mode is disabled.
            value: 0
          - name: B_0x1
            description: IO Retention mode is enabled for all IOs except the ones supporting the standby functionality (PC13, PC14 and PC15) and JTAG I/Os (PA13, PA14, PA15, PB4).
            value: 1
      - name: JTAGIORETEN
        description: "IO retention enable for JTAG IOs\nwhen entering into standby mode, the output is sampled, and applied to the output IO during the standby power mode"
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IO Retention mode is disabled.
            value: 0
          - name: B_0x1
            description: IO Retention mode is enabled for PA13, PA14, PA15 and PB4.
            value: 1
  - name: PRIVCFGR
    displayName: PRIVCFGR
    description: PWR privilege configuration register
    addressOffset: 260
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: NSPRIV
        description: "PWR functions privilege configuration\nSet and reset by software. This bit can be written only by privileged access."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Read and write to PWR functions can be done by privileged or unprivileged access.
            value: 0
          - name: B_0x1
            description: Read and write to PWR functions can be done by privileged access only.
            value: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
