
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Fri Sep 22 19:47:41 2023
| Design       : ip_1port_ram
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                             
********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                  
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------
 clk                      20.0000      {0.0000 10.0000}    Declared        439           0  {sys_clk}                                       
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared        153           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                        50.0000 MHz    275.2546 MHz        20.0000         3.6330         16.367
 DebugCore_JCLK             20.0000 MHz    141.4427 MHz        50.0000         7.0700         42.930
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         16.367       0.000              0            893
 DebugCore_JCLK         DebugCore_JCLK              23.578       0.000              0            474
 DebugCore_CAPTURE      DebugCore_JCLK              22.374       0.000              0            112
 DebugCore_JCLK         DebugCore_CAPTURE           45.753       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.117       0.000              0            893
 DebugCore_JCLK         DebugCore_JCLK               0.287       0.000              0            474
 DebugCore_CAPTURE      DebugCore_JCLK              22.465       0.000              0            112
 DebugCore_JCLK         DebugCore_CAPTURE            2.222       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.757       0.000              0            313
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.497       0.000              0            313
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.102       0.000              0            439
 DebugCore_JCLK                                     24.102       0.000              0            153
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.434       0.000              0            893
 DebugCore_JCLK         DebugCore_JCLK              24.021       0.000              0            474
 DebugCore_CAPTURE      DebugCore_JCLK              22.893       0.000              0            112
 DebugCore_JCLK         DebugCore_CAPTURE           47.347       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.181       0.000              0            893
 DebugCore_JCLK         DebugCore_JCLK               0.253       0.000              0            474
 DebugCore_CAPTURE      DebugCore_JCLK              23.780       0.000              0            112
 DebugCore_JCLK         DebugCore_CAPTURE            1.478       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         18.471       0.000              0            313
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.425       0.000              0            313
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.282       0.000              0            439
 DebugCore_JCLK                                     24.282       0.000              0            153
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.670
  Launch Clock Delay      :  4.532
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.126       4.532         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[3]                tco                   2.351       6.883 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[3]
                                   net (fanout=3)        0.805       7.688         nt_ram_rd_data[3]
 CLMS_198_125/M3                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D

 Data arrival time                                                   7.688         Logic Levels: 0  
                                                                                   Logic: 2.351ns(74.493%), Route: 0.805ns(25.507%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.787      23.670         ntclkbufg_0      
 CLMS_198_125/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK
 clock pessimism                                         0.523      24.193                          
 clock uncertainty                                      -0.050      24.143                          

 Setup time                                             -0.088      24.055                          

 Data required time                                                 24.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.055                          
 Data arrival time                                                   7.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.668
  Launch Clock Delay      :  4.532
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.126       4.532         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[5]                tco                   2.351       6.883 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]
                                   net (fanout=3)        0.657       7.540         nt_ram_rd_data[5]
 CLMA_202_121/M2                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                   7.540         Logic Levels: 0  
                                                                                   Logic: 2.351ns(78.158%), Route: 0.657ns(21.842%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.785      23.668         ntclkbufg_0      
 CLMA_202_121/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK
 clock pessimism                                         0.523      24.191                          
 clock uncertainty                                      -0.050      24.141                          

 Setup time                                             -0.088      24.053                          

 Data required time                                                 24.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.053                          
 Data arrival time                                                   7.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.670
  Launch Clock Delay      :  4.532
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.126       4.532         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[2]                tco                   2.351       6.883 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        0.658       7.541         nt_ram_rd_data[2]
 CLMS_198_125/M2                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/D

 Data arrival time                                                   7.541         Logic Levels: 0  
                                                                                   Logic: 2.351ns(78.132%), Route: 0.658ns(21.868%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.787      23.670         ntclkbufg_0      
 CLMS_198_125/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK
 clock pessimism                                         0.523      24.193                          
 clock uncertainty                                      -0.050      24.143                          

 Setup time                                             -0.088      24.055                          

 Data required time                                                 24.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.055                          
 Data arrival time                                                   7.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[6]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[6]/opit_0/D
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.533
  Launch Clock Delay      :  3.659
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.776       3.659         ntclkbufg_0      
 CLMS_198_129/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[6]/opit_0/CLK

 CLMS_198_129/Q0                   tco                   0.226       3.885 r       u_CORES/u_debug_core_0/trig0_d1[6]/opit_0/Q
                                   net (fanout=1)        0.228       4.113         u_CORES/u_debug_core_0/trig0_d1 [6]
 CLMA_198_124/M0                                                           r       u_CORES/u_debug_core_0/trig0_d2[6]/opit_0/D

 Data arrival time                                                   4.113         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.780%), Route: 0.228ns(50.220%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.127       4.533         ntclkbufg_0      
 CLMA_198_124/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[6]/opit_0/CLK
 clock pessimism                                        -0.523       4.010                          
 clock uncertainty                                       0.000       4.010                          

 Hold time                                              -0.014       3.996                          

 Data required time                                                  3.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.996                          
 Data arrival time                                                   4.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.351  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.529
  Launch Clock Delay      :  3.655
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.772       3.655         ntclkbufg_0      
 CLMS_194_129/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[4]/opit_0_inv/CLK

 CLMS_194_129/Q0                   tco                   0.222       3.877 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[4]/opit_0_inv/Q
                                   net (fanout=1)        0.218       4.095         u_CORES/u_debug_core_0/u0_trig_unit/signal_dly [4]
 CLMS_194_125/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.095         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.455%), Route: 0.218ns(49.545%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.123       4.529         ntclkbufg_0      
 CLMS_194_125/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       4.006                          
 clock uncertainty                                       0.000       4.006                          

 Hold time                                              -0.035       3.971                          

 Data required time                                                  3.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.971                          
 Data arrival time                                                   4.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.124                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/D
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.534
  Launch Clock Delay      :  3.666
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.783       3.666         ntclkbufg_0      
 CLMS_206_129/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK

 CLMS_206_129/Q0                   tco                   0.226       3.892 r       u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/Q
                                   net (fanout=1)        0.254       4.146         u_CORES/u_debug_core_0/trig0_d1 [8]
 CLMA_206_120/M2                                                           r       u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/D

 Data arrival time                                                   4.146         Logic Levels: 0  
                                                                                   Logic: 0.226ns(47.083%), Route: 0.254ns(52.917%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.128       4.534         ntclkbufg_0      
 CLMA_206_120/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/CLK
 clock pessimism                                        -0.523       4.011                          
 clock uncertainty                                       0.000       4.011                          

 Hold time                                              -0.014       3.997                          

 Data required time                                                  3.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.997                          
 Data arrival time                                                   4.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.056
  Launch Clock Delay      :  4.721
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.098       4.721         ntclkbufg_1      
 CLMS_178_117/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_178_117/Q0                   tco                   0.289       5.010 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.628       5.638         u_CORES/u_jtag_hub/data_ctrl
 CLMS_166_113/B3                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.638         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.516%), Route: 0.628ns(68.484%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.762      29.056         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.603                          
 clock uncertainty                                      -0.050      29.553                          

 Setup time                                             -0.337      29.216                          

 Data required time                                                 29.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.216                          
 Data arrival time                                                   5.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.578                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.056
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.089       4.712         ntclkbufg_1      
 CLMA_174_112/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_174_112/Q1                   tco                   0.291       5.003 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.578       5.581         u_CORES/u_jtag_hub/shift_data [5]
 CLMS_166_113/B2                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.581         Logic Levels: 0  
                                                                                   Logic: 0.291ns(33.487%), Route: 0.578ns(66.513%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.762      29.056         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.603                          
 clock uncertainty                                      -0.050      29.553                          

 Setup time                                             -0.329      29.224                          

 Data required time                                                 29.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.224                          
 Data arrival time                                                   5.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.056
  Launch Clock Delay      :  4.721
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.098       4.721         ntclkbufg_1      
 CLMS_178_117/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_178_117/Q0                   tco                   0.289       5.010 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.494       5.504         u_CORES/u_jtag_hub/data_ctrl
 CLMS_166_113/C2                                                           r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.504         Logic Levels: 0  
                                                                                   Logic: 0.289ns(36.909%), Route: 0.494ns(63.091%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.762      29.056         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.603                          
 clock uncertainty                                      -0.050      29.553                          

 Setup time                                             -0.351      29.202                          

 Data required time                                                 29.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.202                          
 Data arrival time                                                   5.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.328  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.735
  Launch Clock Delay      :  3.970
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.784       3.970         ntclkbufg_1      
 CLMA_194_124/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_124/Q0                   tco                   0.222       4.192 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.314       4.506         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [48]
 CLMA_194_128/D0                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.506         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.418%), Route: 0.314ns(58.582%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.112       4.735         ntclkbufg_1      
 CLMA_194_128/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.298                          
 clock uncertainty                                       0.000       4.298                          

 Hold time                                              -0.079       4.219                          

 Data required time                                                  4.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.219                          
 Data arrival time                                                   4.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADB0[12]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.745
  Launch Clock Delay      :  3.965
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.779       3.965         ntclkbufg_1      
 CLMA_146_116/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/CLK

 CLMA_146_116/Q0                   tco                   0.226       4.191 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.493       4.684         u_CORES/u_debug_core_0/ram_radr [9]
 DRM_142_128/ADB0[12]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADB0[12]

 Data arrival time                                                   4.684         Logic Levels: 0  
                                                                                   Logic: 0.226ns(31.433%), Route: 0.493ns(68.567%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.122       4.745         ntclkbufg_1      
 DRM_142_128/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.437       4.308                          
 clock uncertainty                                       0.000       4.308                          

 Hold time                                               0.079       4.387                          

 Data required time                                                  4.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.387                          
 Data arrival time                                                   4.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADB0[3]
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.745
  Launch Clock Delay      :  3.976
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.790       3.976         ntclkbufg_1      
 CLMA_146_124/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_124/Q0                   tco                   0.226       4.202 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.485       4.687         u_CORES/u_debug_core_0/ram_radr [0]
 DRM_142_128/ADB0[3]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADB0[3]

 Data arrival time                                                   4.687         Logic Levels: 0  
                                                                                   Logic: 0.226ns(31.786%), Route: 0.485ns(68.214%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.122       4.745         ntclkbufg_1      
 DRM_142_128/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKB[0]
 clock pessimism                                        -0.437       4.308                          
 clock uncertainty                                       0.000       4.308                          

 Hold time                                               0.079       4.387                          

 Data required time                                                  4.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.387                          
 Data arrival time                                                   4.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.815  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.975
  Launch Clock Delay      :  2.160
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.160      27.160         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_162_113/Q1                   tco                   0.291      27.451 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.416      27.867         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_158_116/Y1                   td                    0.468      28.335 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.129      28.464         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_158_116/Y3                   td                    0.303      28.767 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.257      29.024         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_158_116/Y0                   td                    0.210      29.234 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.759      29.993         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1540
 CLMA_134_120/Y2                   td                    0.210      30.203 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.122      30.325         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_134_120/Y3                   td                    0.287      30.612 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.409      31.021         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMA_134_116/Y3                   td                    0.210      31.231 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.122      31.353         u_CORES/u_debug_core_0/u_rd_addr_gen/_N336
 CLMA_134_116/B0                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  31.353         Logic Levels: 6  
                                                                                   Logic: 1.979ns(47.198%), Route: 2.214ns(52.802%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.789      53.975         ntclkbufg_1      
 CLMA_134_116/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.975                          
 clock uncertainty                                      -0.050      53.925                          

 Setup time                                             -0.198      53.727                          

 Data required time                                                 53.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.727                          
 Data arrival time                                                  31.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.821  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.981
  Launch Clock Delay      :  2.160
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.160      27.160         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_162_113/Q1                   tco                   0.291      27.451 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.416      27.867         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_158_116/Y1                   td                    0.468      28.335 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.129      28.464         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_158_116/Y3                   td                    0.303      28.767 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.257      29.024         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_158_116/Y0                   td                    0.210      29.234 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.759      29.993         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1540
 CLMA_134_120/Y2                   td                    0.210      30.203 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.122      30.325         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_134_120/Y3                   td                    0.287      30.612 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.124      30.736         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMS_134_121/Y1                   td                    0.288      31.024 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.119      31.143         u_CORES/u_debug_core_0/u_rd_addr_gen/_N334
 CLMS_134_121/A2                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  31.143         Logic Levels: 6  
                                                                                   Logic: 2.057ns(51.644%), Route: 1.926ns(48.356%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.795      53.981         ntclkbufg_1      
 CLMS_134_121/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.981                          
 clock uncertainty                                      -0.050      53.931                          

 Setup time                                             -0.388      53.543                          

 Data required time                                                 53.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.543                          
 Data arrival time                                                  31.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.813  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.973
  Launch Clock Delay      :  2.160
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.160      27.160         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_162_113/Q1                   tco                   0.291      27.451 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.416      27.867         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_158_116/Y1                   td                    0.468      28.335 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.129      28.464         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_158_116/Y3                   td                    0.303      28.767 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.257      29.024         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_158_116/Y0                   td                    0.210      29.234 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.759      29.993         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1540
 CLMA_134_120/Y2                   td                    0.210      30.203 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.122      30.325         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_134_120/Y3                   td                    0.287      30.612 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.554      31.166         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMA_130_112/C4                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  31.166         Logic Levels: 5  
                                                                                   Logic: 1.769ns(44.159%), Route: 2.237ns(55.841%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.787      53.973         ntclkbufg_1      
 CLMA_130_112/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.973                          
 clock uncertainty                                      -0.050      53.923                          

 Setup time                                             -0.123      53.800                          

 Data required time                                                 53.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.800                          
 Data arrival time                                                  31.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.943  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.726
  Launch Clock Delay      :  1.783
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.783      26.783         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_162_113/Q1                   tco                   0.229      27.012 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.215      27.227         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_158_113/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.227         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.577%), Route: 0.215ns(48.423%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.103       4.726         ntclkbufg_1      
 CLMA_158_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.726                          
 clock uncertainty                                       0.050       4.776                          

 Hold time                                              -0.014       4.762                          

 Data required time                                                  4.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.762                          
 Data arrival time                                                  27.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.465                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.943  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.726
  Launch Clock Delay      :  1.783
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.783      26.783         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_162_113/Q2                   tco                   0.228      27.011 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.233      27.244         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_158_113/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  27.244         Logic Levels: 0  
                                                                                   Logic: 0.228ns(49.458%), Route: 0.233ns(50.542%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.103       4.726         ntclkbufg_1      
 CLMA_158_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       4.726                          
 clock uncertainty                                       0.050       4.776                          

 Hold time                                              -0.014       4.762                          

 Data required time                                                  4.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.762                          
 Data arrival time                                                  27.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.482                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.953  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.730
  Launch Clock Delay      :  1.777
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.777      26.777         u_CORES/capt_o   
 CLMA_166_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_166_116/Q0                   tco                   0.222      26.999 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=19)       0.227      27.226         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_166_121/B0                                                           f       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/L0

 Data arrival time                                                  27.226         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.443%), Route: 0.227ns(50.557%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.107       4.730         ntclkbufg_1      
 CLMS_166_121/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.000       4.730                          
 clock uncertainty                                       0.050       4.780                          

 Hold time                                              -0.080       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                  27.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.891  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.906
  Launch Clock Delay      :  4.797
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.106      79.797         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_113/Q1                   tco                   0.289      80.086 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.400      80.486         u_CORES/conf_sel [0]
 CLMA_158_116/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.486         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.945%), Route: 0.400ns(58.055%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.906     126.906         u_CORES/capt_o   
 CLMA_158_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.906                          
 clock uncertainty                                      -0.050     126.856                          

 Setup time                                             -0.617     126.239                          

 Data required time                                                126.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.239                          
 Data arrival time                                                  80.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.753                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.891  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.906
  Launch Clock Delay      :  4.797
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.106      79.797         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_113/Q1                   tco                   0.289      80.086 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.400      80.486         u_CORES/conf_sel [0]
 CLMA_158_116/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                  80.486         Logic Levels: 0  
                                                                                   Logic: 0.289ns(41.945%), Route: 0.400ns(58.055%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.906     126.906         u_CORES/capt_o   
 CLMA_158_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.906                          
 clock uncertainty                                      -0.050     126.856                          

 Setup time                                             -0.617     126.239                          

 Data required time                                                126.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.239                          
 Data arrival time                                                  80.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.753                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.783
  Launch Clock Delay      :  4.797
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      2.106      79.797         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_113/Q1                   tco                   0.289      80.086 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.251      80.337         u_CORES/conf_sel [0]
 CLMS_162_113/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.337         Logic Levels: 0  
                                                                                   Logic: 0.289ns(53.519%), Route: 0.251ns(46.481%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.783     126.783         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.783                          
 clock uncertainty                                      -0.050     126.733                          

 Setup time                                             -0.617     126.116                          

 Data required time                                                126.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.116                          
 Data arrival time                                                  80.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.908  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.154
  Launch Clock Delay      :  4.062
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.768     129.062         ntclkbufg_1      
 CLMS_166_117/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_117/Q0                   tco                   0.222     129.284 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.195     129.479         u_CORES/id_o [3] 
 CLMA_166_116/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 129.479         Logic Levels: 0  
                                                                                   Logic: 0.222ns(53.237%), Route: 0.195ns(46.763%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.154     127.154         u_CORES/capt_o   
 CLMA_166_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.154                          
 clock uncertainty                                       0.050     127.204                          

 Hold time                                               0.053     127.257                          

 Data required time                                                127.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.257                          
 Data arrival time                                                 129.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.896  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.160
  Launch Clock Delay      :  4.056
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.762     129.056         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_113/Q2                   tco                   0.224     129.280 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.226     129.506         u_CORES/id_o [0] 
 CLMS_162_113/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.506         Logic Levels: 0  
                                                                                   Logic: 0.224ns(49.778%), Route: 0.226ns(50.222%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.160     127.160         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.160                          
 clock uncertainty                                       0.050     127.210                          

 Hold time                                              -0.024     127.186                          

 Data required time                                                127.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.186                          
 Data arrival time                                                 129.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.896  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.160
  Launch Clock Delay      :  4.056
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.762     129.056         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_113/Q0                   tco                   0.249     129.305 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.216     129.521         u_CORES/id_o [1] 
 CLMS_162_113/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 129.521         Logic Levels: 0  
                                                                                   Logic: 0.249ns(53.548%), Route: 0.216ns(46.452%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.160     127.160         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.160                          
 clock uncertainty                                       0.050     127.210                          

 Hold time                                              -0.014     127.196                          

 Data required time                                                127.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.196                          
 Data arrival time                                                 129.521                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.638
  Launch Clock Delay      :  4.493
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.087       4.493         ntclkbufg_0      
 CLMA_178_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_178_108/Q0                   tco                   0.287       4.780 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=141)      0.957       5.737         u_CORES/u_debug_core_0/resetn
 CLMS_162_137/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.737         Logic Levels: 0  
                                                                                   Logic: 0.287ns(23.071%), Route: 0.957ns(76.929%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.755      23.638         ntclkbufg_0      
 CLMS_162_137/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.161                          
 clock uncertainty                                      -0.050      24.111                          

 Recovery time                                          -0.617      23.494                          

 Data required time                                                 23.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.494                          
 Data arrival time                                                   5.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.757                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.634
  Launch Clock Delay      :  4.493
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.087       4.493         ntclkbufg_0      
 CLMA_178_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_178_108/Q0                   tco                   0.287       4.780 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=141)      0.888       5.668         u_CORES/u_debug_core_0/resetn
 CLMA_166_136/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.668         Logic Levels: 0  
                                                                                   Logic: 0.287ns(24.426%), Route: 0.888ns(75.574%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.751      23.634         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.157                          
 clock uncertainty                                      -0.050      24.107                          

 Recovery time                                          -0.617      23.490                          

 Data required time                                                 23.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.490                          
 Data arrival time                                                   5.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.336  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.634
  Launch Clock Delay      :  4.493
  Clock Pessimism Removal :  0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.087       4.493         ntclkbufg_0      
 CLMA_178_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_178_108/Q0                   tco                   0.287       4.780 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=141)      0.888       5.668         u_CORES/u_debug_core_0/resetn
 CLMA_166_136/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.668         Logic Levels: 0  
                                                                                   Logic: 0.287ns(24.426%), Route: 0.888ns(75.574%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.751      23.634         ntclkbufg_0      
 CLMA_166_136/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.523      24.157                          
 clock uncertainty                                      -0.050      24.107                          

 Recovery time                                          -0.617      23.490                          

 Data required time                                                 23.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.490                          
 Data arrival time                                                   5.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.822                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.493
  Launch Clock Delay      :  3.631
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.748       3.631         ntclkbufg_0      
 CLMA_178_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_178_108/Q0                   tco                   0.222       3.853 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=141)      0.509       4.362         u_CORES/u_debug_core_0/resetn
 CLMA_178_132/RSCO                 td                    0.105       4.467 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.467         ntR24            
 CLMA_178_136/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/RS

 Data arrival time                                                   4.467         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.115%), Route: 0.509ns(60.885%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.087       4.493         ntclkbufg_0      
 CLMA_178_136/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK
 clock pessimism                                        -0.523       3.970                          
 clock uncertainty                                       0.000       3.970                          

 Removal time                                            0.000       3.970                          

 Data required time                                                  3.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.970                          
 Data arrival time                                                   4.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][28]/opit_0_inv/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.493
  Launch Clock Delay      :  3.631
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.748       3.631         ntclkbufg_0      
 CLMA_178_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_178_108/Q0                   tco                   0.222       3.853 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=141)      0.509       4.362         u_CORES/u_debug_core_0/resetn
 CLMA_178_132/RSCO                 td                    0.105       4.467 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.467         ntR24            
 CLMA_178_136/RSCI                                                         r       u_CORES/u_debug_core_0/TRIG0_ff[0][28]/opit_0_inv/RS

 Data arrival time                                                   4.467         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.115%), Route: 0.509ns(60.885%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.087       4.493         ntclkbufg_0      
 CLMA_178_136/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][28]/opit_0_inv/CLK
 clock pessimism                                        -0.523       3.970                          
 clock uncertainty                                       0.000       3.970                          

 Removal time                                            0.000       3.970                          

 Data required time                                                  3.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.970                          
 Data arrival time                                                   4.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.493
  Launch Clock Delay      :  3.631
  Clock Pessimism Removal :  -0.523

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.748       3.631         ntclkbufg_0      
 CLMA_178_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_178_108/Q0                   tco                   0.222       3.853 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=141)      0.509       4.362         u_CORES/u_debug_core_0/resetn
 CLMA_178_132/RSCO                 td                    0.105       4.467 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.467         ntR24            
 CLMA_178_136/RSCI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.467         Logic Levels: 1  
                                                                                   Logic: 0.327ns(39.115%), Route: 0.509ns(60.885%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.087       4.493         ntclkbufg_0      
 CLMA_178_136/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.523       3.970                          
 clock uncertainty                                       0.000       3.970                          

 Removal time                                            0.000       3.970                          

 Data required time                                                  3.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.970                          
 Data arrival time                                                   4.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.126       4.532         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[0]                tco                   2.351       6.883 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=3)        2.854       9.737         nt_ram_rd_data[0]
 IOL_7_118/DO                      td                    0.139       9.876 f       ram_rd_data_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       9.876         ram_rd_data_obuf[0]/ntO
 IOBS_0_117/PAD                    td                    3.056      12.932 f       ram_rd_data_obuf[0]/opit_0/O
                                   net (fanout=1)        0.045      12.977         ram_rd_data[0]   
 K3                                                                        f       ram_rd_data[0] (port)

 Data arrival time                                                  12.977         Logic Levels: 2  
                                                                                   Logic: 5.546ns(65.672%), Route: 2.899ns(34.328%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.126       4.532         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[4]                tco                   2.351       6.883 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[4]
                                   net (fanout=3)        2.408       9.291         nt_ram_rd_data[4]
 IOL_127_5/DO                      td                    0.139       9.430 f       ram_rd_data_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000       9.430         ram_rd_data_obuf[4]/ntO
 IOBS_124_0/PAD                    td                    3.056      12.486 f       ram_rd_data_obuf[4]/opit_0/O
                                   net (fanout=1)        0.050      12.536         ram_rd_data[4]   
 N8                                                                        f       ram_rd_data[4] (port)

 Data arrival time                                                  12.536         Logic Levels: 2  
                                                                                   Logic: 5.546ns(69.290%), Route: 2.458ns(30.710%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      2.126       4.532         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[6]                tco                   2.351       6.883 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[6]
                                   net (fanout=3)        2.132       9.015         nt_ram_rd_data[6]
 IOL_135_5/DO                      td                    0.139       9.154 f       ram_rd_data_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       9.154         ram_rd_data_obuf[6]/ntO
 IOBS_132_0/PAD                    td                    3.056      12.210 f       ram_rd_data_obuf[6]/opit_0/O
                                   net (fanout=1)        0.041      12.251         ram_rd_data[6]   
 T8                                                                        f       ram_rd_data[6] (port)

 Data arrival time                                                  12.251         Logic Levels: 2  
                                                                                   Logic: 5.546ns(71.849%), Route: 2.173ns(28.151%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=13)       2.612       4.144         nt_sys_rst_n     
 DRM_210_128/RSTA[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA

 Data arrival time                                                   4.144         Logic Levels: 2  
                                                                                   Logic: 1.480ns(35.714%), Route: 2.664ns(64.286%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTB
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=13)       2.612       4.144         nt_sys_rst_n     
 DRM_210_128/RSTB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTB

 Data arrival time                                                   4.144         Logic Levels: 2  
                                                                                   Logic: 1.480ns(35.714%), Route: 2.664ns(64.286%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=13)       2.747       4.279         nt_sys_rst_n     
 CLMS_194_133/RS                                                           r       u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.279         Logic Levels: 2  
                                                                                   Logic: 1.480ns(34.588%), Route: 2.799ns(65.412%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_142_108/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_142_108/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_142_88/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_142_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width  CLMS_162_113/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_162_113/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_162_113/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[3]                tco                   1.815       4.537 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[3]
                                   net (fanout=3)        0.512       5.049         nt_ram_rd_data[3]
 CLMS_198_125/M3                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/D

 Data arrival time                                                   5.049         Logic Levels: 0  
                                                                                   Logic: 1.815ns(77.997%), Route: 0.512ns(22.003%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.021      22.307         ntclkbufg_0      
 CLMS_198_125/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK
 clock pessimism                                         0.294      22.601                          
 clock uncertainty                                      -0.050      22.551                          

 Setup time                                             -0.068      22.483                          

 Data required time                                                 22.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.483                          
 Data arrival time                                                   5.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.307
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[2]                tco                   1.815       4.537 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        0.424       4.961         nt_ram_rd_data[2]
 CLMS_198_125/M2                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/D

 Data arrival time                                                   4.961         Logic Levels: 0  
                                                                                   Logic: 1.815ns(81.063%), Route: 0.424ns(18.937%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.021      22.307         ntclkbufg_0      
 CLMS_198_125/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK
 clock pessimism                                         0.294      22.601                          
 clock uncertainty                                      -0.050      22.551                          

 Setup time                                             -0.068      22.483                          

 Data required time                                                 22.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.483                          
 Data arrival time                                                   4.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.306
  Launch Clock Delay      :  2.722
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[5]                tco                   1.815       4.537 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]
                                   net (fanout=3)        0.421       4.958         nt_ram_rd_data[5]
 CLMA_202_121/M2                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/D

 Data arrival time                                                   4.958         Logic Levels: 0  
                                                                                   Logic: 1.815ns(81.172%), Route: 0.421ns(18.828%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.020      22.306         ntclkbufg_0      
 CLMA_202_121/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK
 clock pessimism                                         0.294      22.600                          
 clock uncertainty                                      -0.050      22.550                          

 Setup time                                             -0.068      22.482                          

 Data required time                                                 22.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.482                          
 Data arrival time                                                   4.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.524                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.709
  Launch Clock Delay      :  2.291
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.005       2.291         ntclkbufg_0      
 CLMS_194_133/CLK                                                          r       u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_194_133/Q2                   tco                   0.183       2.474 r       u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.224       2.698         nt_ram_addr[4]   
 DRM_210_128/ADA0[9]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]

 Data arrival time                                                   2.698         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.963%), Route: 0.224ns(55.037%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.129       2.709         ntclkbufg_0      
 DRM_210_128/CLKA[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.358       2.351                          
 clock uncertainty                                       0.000       2.351                          

 Hold time                                               0.166       2.517                          

 Data required time                                                  2.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.517                          
 Data arrival time                                                   2.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.181                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[14]/opit_0_inv/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.707
  Launch Clock Delay      :  2.293
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.007       2.293         ntclkbufg_0      
 CLMA_186_121/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/CLK

 CLMA_186_121/Q3                   tco                   0.178       2.471 f       u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/Q
                                   net (fanout=1)        0.058       2.529         u_CORES/u_debug_core_0/M0_signal[0] [14]
 CLMA_186_121/AD                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[14]/opit_0_inv/D

 Data arrival time                                                   2.529         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.127       2.707         ntclkbufg_0      
 CLMA_186_121/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[14]/opit_0_inv/CLK
 clock pessimism                                        -0.413       2.294                          
 clock uncertainty                                       0.000       2.294                          

 Hold time                                               0.040       2.334                          

 Data required time                                                  2.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.334                          
 Data arrival time                                                   2.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[15]/opit_0_inv/D
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.703
  Launch Clock Delay      :  2.289
  Clock Pessimism Removal :  -0.413

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.003       2.289         ntclkbufg_0      
 CLMA_186_129/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/CLK

 CLMA_186_129/Q2                   tco                   0.180       2.469 f       u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/Q
                                   net (fanout=1)        0.058       2.527         u_CORES/u_debug_core_0/M0_signal[0] [15]
 CLMA_186_129/CD                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[15]/opit_0_inv/D

 Data arrival time                                                   2.527         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.123       2.703         ntclkbufg_0      
 CLMA_186_129/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_dly[15]/opit_0_inv/CLK
 clock pessimism                                        -0.413       2.290                          
 clock uncertainty                                       0.000       2.290                          

 Hold time                                               0.040       2.330                          

 Data required time                                                  2.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.330                          
 Data arrival time                                                   2.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.560
  Launch Clock Delay      :  2.642
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.116       2.642         ntclkbufg_1      
 CLMS_178_117/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_178_117/Q0                   tco                   0.221       2.863 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.388       3.251         u_CORES/u_jtag_hub/data_ctrl
 CLMS_166_113/B3                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.251         Logic Levels: 0  
                                                                                   Logic: 0.221ns(36.289%), Route: 0.388ns(63.711%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.004      27.560         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.589                          
 clock uncertainty                                      -0.050      27.539                          

 Setup time                                             -0.267      27.272                          

 Data required time                                                 27.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.272                          
 Data arrival time                                                   3.251                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.560
  Launch Clock Delay      :  2.634
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.108       2.634         ntclkbufg_1      
 CLMA_174_112/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK

 CLMA_174_112/Q1                   tco                   0.223       2.857 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.371       3.228         u_CORES/u_jtag_hub/shift_data [5]
 CLMS_166_113/B2                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.228         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.542%), Route: 0.371ns(62.458%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.004      27.560         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.589                          
 clock uncertainty                                      -0.050      27.539                          

 Setup time                                             -0.265      27.274                          

 Data required time                                                 27.274                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.274                          
 Data arrival time                                                   3.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.046                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.560
  Launch Clock Delay      :  2.642
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.116       2.642         ntclkbufg_1      
 CLMS_178_117/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_178_117/Q0                   tco                   0.221       2.863 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.304       3.167         u_CORES/u_jtag_hub/data_ctrl
 CLMS_166_113/C2                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.167         Logic Levels: 0  
                                                                                   Logic: 0.221ns(42.095%), Route: 0.304ns(57.905%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556      26.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.004      27.560         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.589                          
 clock uncertainty                                      -0.050      27.539                          

 Setup time                                             -0.286      27.253                          

 Data required time                                                 27.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.253                          
 Data arrival time                                                   3.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.086                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.634
  Launch Clock Delay      :  2.334
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      0.989       2.334         ntclkbufg_1      
 CLMA_174_112/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK

 CLMA_174_112/Q2                   tco                   0.180       2.514 f       u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.573         u_CORES/u_jtag_hub/shift_data [8]
 CLMA_174_113/A4                                                           f       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.573         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.108       2.634         ntclkbufg_1      
 CLMA_174_113/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.285       2.349                          
 clock uncertainty                                       0.000       2.349                          

 Hold time                                              -0.029       2.320                          

 Data required time                                                  2.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.320                          
 Data arrival time                                                   2.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.653
  Launch Clock Delay      :  2.352
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.007       2.352         ntclkbufg_1      
 CLMS_162_121/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_162_121/Q0                   tco                   0.179       2.531 f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=90)       0.073       2.604         u_CORES/u_debug_core_0/conf_rst
 CLMA_162_120/B4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.604         Logic Levels: 0  
                                                                                   Logic: 0.179ns(71.032%), Route: 0.073ns(28.968%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.127       2.653         ntclkbufg_1      
 CLMA_162_120/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.286       2.367                          
 clock uncertainty                                       0.000       2.367                          

 Hold time                                              -0.029       2.338                          

 Data required time                                                  2.338                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.338                          
 Data arrival time                                                   2.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.660
  Launch Clock Delay      :  2.359
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345       1.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.014       2.359         ntclkbufg_1      
 CLMS_154_121/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_121/Q3                   tco                   0.178       2.537 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.064       2.601         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1]
 CLMS_154_121/D4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.601         Logic Levels: 0  
                                                                                   Logic: 0.178ns(73.554%), Route: 0.064ns(26.446%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.134       2.660         ntclkbufg_1      
 CLMS_154_121/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.301       2.359                          
 clock uncertainty                                       0.000       2.359                          

 Hold time                                              -0.028       2.331                          

 Data required time                                                  2.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.331                          
 Data arrival time                                                   2.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.375
  Launch Clock Delay      :  1.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.318      26.318         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_162_113/Q1                   tco                   0.223      26.541 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.267      26.808         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_158_116/Y1                   td                    0.360      27.168 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.079      27.247         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_158_116/Y3                   td                    0.243      27.490 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.156      27.646         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_158_116/Y0                   td                    0.150      27.796 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.507      28.303         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1540
 CLMA_134_120/Y2                   td                    0.162      28.465 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.074      28.539         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_134_120/Y3                   td                    0.221      28.760 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.074      28.834         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMS_134_121/Y1                   td                    0.224      29.058 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[5]/gateop_perm/Z
                                   net (fanout=1)        0.069      29.127         u_CORES/u_debug_core_0/u_rd_addr_gen/_N334
 CLMS_134_121/A2                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  29.127         Logic Levels: 6  
                                                                                   Logic: 1.583ns(56.355%), Route: 1.226ns(43.645%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.030      52.375         ntclkbufg_1      
 CLMS_134_121/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.375                          
 clock uncertainty                                      -0.050      52.325                          

 Setup time                                             -0.305      52.020                          

 Data required time                                                 52.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.020                          
 Data arrival time                                                  29.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.371
  Launch Clock Delay      :  1.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.318      26.318         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_162_113/Q1                   tco                   0.223      26.541 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.267      26.808         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_158_116/Y1                   td                    0.360      27.168 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.079      27.247         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_158_116/Y3                   td                    0.243      27.490 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.156      27.646         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_158_116/Y0                   td                    0.150      27.796 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.507      28.303         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1540
 CLMA_134_120/Y2                   td                    0.162      28.465 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.074      28.539         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_134_120/Y3                   td                    0.222      28.761 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.262      29.023         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMA_134_116/Y3                   td                    0.162      29.185 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.074      29.259         u_CORES/u_debug_core_0/u_rd_addr_gen/_N336
 CLMA_134_116/B0                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  29.259         Logic Levels: 6  
                                                                                   Logic: 1.522ns(51.751%), Route: 1.419ns(48.249%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.026      52.371         ntclkbufg_1      
 CLMA_134_116/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.371                          
 clock uncertainty                                      -0.050      52.321                          

 Setup time                                             -0.152      52.169                          

 Data required time                                                 52.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.169                          
 Data arrival time                                                  29.259                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.369
  Launch Clock Delay      :  1.318
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.318      26.318         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_162_113/Q1                   tco                   0.223      26.541 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.267      26.808         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_158_116/Y1                   td                    0.360      27.168 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.079      27.247         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_158_116/Y3                   td                    0.243      27.490 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.156      27.646         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_158_116/Y0                   td                    0.150      27.796 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop_perm/Z
                                   net (fanout=2)        0.507      28.303         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1540
 CLMA_134_120/Y2                   td                    0.162      28.465 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_2/gateop_perm/Z
                                   net (fanout=1)        0.074      28.539         u_CORES/u_debug_core_0/u_rd_addr_gen/_N97
 CLMA_134_120/Y3                   td                    0.222      28.761 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.359      29.120         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMA_130_112/B4                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  29.120         Logic Levels: 5  
                                                                                   Logic: 1.360ns(48.537%), Route: 1.442ns(51.463%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.345      51.345         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.345 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.024      52.369         ntclkbufg_1      
 CLMA_130_112/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.369                          
 clock uncertainty                                      -0.050      52.319                          

 Setup time                                             -0.079      52.240                          

 Data required time                                                 52.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.240                          
 Data arrival time                                                  29.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.504  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.648
  Launch Clock Delay      :  1.144
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.144      26.144         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMS_162_113/Q1                   tco                   0.184      26.328 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=9)        0.139      26.467         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_158_113/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  26.467         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.966%), Route: 0.139ns(43.034%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.122       2.648         ntclkbufg_1      
 CLMA_158_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.648                          
 clock uncertainty                                       0.050       2.698                          

 Hold time                                              -0.011       2.687                          

 Data required time                                                  2.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.687                          
 Data arrival time                                                  26.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.504  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.648
  Launch Clock Delay      :  1.144
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.144      26.144         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_162_113/Q2                   tco                   0.183      26.327 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.142      26.469         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_158_113/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/D

 Data arrival time                                                  26.469         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.308%), Route: 0.142ns(43.692%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.122       2.648         ntclkbufg_1      
 CLMA_158_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.648                          
 clock uncertainty                                       0.050       2.698                          

 Hold time                                              -0.011       2.687                          

 Data required time                                                  2.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.687                          
 Data arrival time                                                  26.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.782                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.510  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.650
  Launch Clock Delay      :  1.140
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.140      26.140         u_CORES/capt_o   
 CLMA_166_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/CLK

 CLMA_166_116/Q0                   tco                   0.182      26.322 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=19)       0.147      26.469         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_166_121/B0                                                           r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/L0

 Data arrival time                                                  26.469         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.319%), Route: 0.147ns(44.681%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.526       1.526         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.526 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.124       2.650         ntclkbufg_1      
 CLMS_166_121/CLK                                                          r       u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.000       2.650                          
 clock uncertainty                                       0.050       2.700                          

 Hold time                                              -0.069       2.631                          

 Data required time                                                  2.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.631                          
 Data arrival time                                                  26.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.838                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.636  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.219
  Launch Clock Delay      :  2.855
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.128      77.855         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_113/Q1                   tco                   0.223      78.078 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.268      78.346         u_CORES/conf_sel [0]
 CLMA_158_116/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.346         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.418%), Route: 0.268ns(54.582%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.219     126.219         u_CORES/capt_o   
 CLMA_158_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.219                          
 clock uncertainty                                      -0.050     126.169                          

 Setup time                                             -0.476     125.693                          

 Data required time                                                125.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.693                          
 Data arrival time                                                  78.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.636  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.219
  Launch Clock Delay      :  2.855
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.128      77.855         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_113/Q1                   tco                   0.223      78.078 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.268      78.346         u_CORES/conf_sel [0]
 CLMA_158_116/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                  78.346         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.418%), Route: 0.268ns(54.582%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.219     126.219         u_CORES/capt_o   
 CLMA_158_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.219                          
 clock uncertainty                                      -0.050     126.169                          

 Setup time                                             -0.476     125.693                          

 Data required time                                                125.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.693                          
 Data arrival time                                                  78.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.711  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.144
  Launch Clock Delay      :  2.855
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.727      76.727         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.727 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.128      77.855         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_113/Q1                   tco                   0.223      78.078 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.169      78.247         u_CORES/conf_sel [0]
 CLMS_162_113/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.247         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.888%), Route: 0.169ns(43.112%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.144     126.144         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.144                          
 clock uncertainty                                      -0.050     126.094                          

 Setup time                                             -0.476     125.618                          

 Data required time                                                125.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.618                          
 Data arrival time                                                  78.247                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.371                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.250  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.314
  Launch Clock Delay      :  2.564
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.008     127.564         ntclkbufg_1      
 CLMS_166_117/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_117/Q0                   tco                   0.179     127.743 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139     127.882         u_CORES/id_o [3] 
 CLMA_166_116/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                 127.882         Logic Levels: 0  
                                                                                   Logic: 0.179ns(56.289%), Route: 0.139ns(43.711%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.314     126.314         u_CORES/capt_o   
 CLMA_166_116/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.314                          
 clock uncertainty                                       0.050     126.364                          

 Hold time                                               0.040     126.404                          

 Data required time                                                126.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.404                          
 Data arrival time                                                 127.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.478                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.318
  Launch Clock Delay      :  2.560
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.004     127.560         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_113/Q2                   tco                   0.200     127.760 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139     127.899         u_CORES/id_o [0] 
 CLMS_162_113/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.899         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.997%), Route: 0.139ns(41.003%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.318     126.318         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.318                          
 clock uncertainty                                       0.050     126.368                          

 Hold time                                              -0.011     126.357                          

 Data required time                                                126.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.357                          
 Data arrival time                                                 127.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.318
  Launch Clock Delay      :  2.560
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.556     126.556         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.556 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=153)      1.004     127.560         ntclkbufg_1      
 CLMS_166_113/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_113/Q0                   tco                   0.200     127.760 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139     127.899         u_CORES/id_o [1] 
 CLMS_162_113/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 127.899         Logic Levels: 0  
                                                                                   Logic: 0.200ns(58.997%), Route: 0.139ns(41.003%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.318     126.318         u_CORES/capt_o   
 CLMS_162_113/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.318                          
 clock uncertainty                                       0.050     126.368                          

 Hold time                                              -0.011     126.357                          

 Data required time                                                126.357                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.357                          
 Data arrival time                                                 127.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.542                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.280
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.107       2.687         ntclkbufg_0      
 CLMA_178_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_178_108/Q0                   tco                   0.221       2.908 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=141)      0.669       3.577         u_CORES/u_debug_core_0/resetn
 CLMS_162_137/RS                                                           f       u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.577         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.831%), Route: 0.669ns(75.169%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      0.994      22.280         ntclkbufg_0      
 CLMS_162_137/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.294      22.574                          
 clock uncertainty                                      -0.050      22.524                          

 Recovery time                                          -0.476      22.048                          

 Data required time                                                 22.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.048                          
 Data arrival time                                                   3.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.471                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.107       2.687         ntclkbufg_0      
 CLMA_178_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_178_108/Q0                   tco                   0.221       2.908 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=141)      0.701       3.609         u_CORES/u_debug_core_0/resetn
 CLMA_138_92/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.609         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.970%), Route: 0.701ns(76.030%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      0.996      22.282         ntclkbufg_0      
 CLMA_138_92/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.640                          
 clock uncertainty                                      -0.050      22.590                          

 Recovery time                                          -0.476      22.114                          

 Data required time                                                 22.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.114                          
 Data arrival time                                                   3.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.282
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.107       2.687         ntclkbufg_0      
 CLMA_178_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_178_108/Q0                   tco                   0.221       2.908 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=141)      0.701       3.609         u_CORES/u_debug_core_0/resetn
 CLMA_138_92/RS                                                            f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.609         Logic Levels: 0  
                                                                                   Logic: 0.221ns(23.970%), Route: 0.701ns(76.030%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      0.996      22.282         ntclkbufg_0      
 CLMA_138_92/CLK                                                           r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.640                          
 clock uncertainty                                      -0.050      22.590                          

 Recovery time                                          -0.476      22.114                          

 Data required time                                                 22.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.114                          
 Data arrival time                                                   3.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.684
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      0.988       2.274         ntclkbufg_0      
 CLMA_178_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_178_108/Q0                   tco                   0.182       2.456 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=141)      0.203       2.659         u_CORES/u_debug_core_0/resetn
 CLMA_174_104/RSCO                 td                    0.092       2.751 f       u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.751         ntR31            
 CLMA_174_108/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.751         Logic Levels: 1  
                                                                                   Logic: 0.274ns(57.442%), Route: 0.203ns(42.558%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.104       2.684         ntclkbufg_0      
 CLMA_174_108/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.326                          
 clock uncertainty                                       0.000       2.326                          

 Removal time                                            0.000       2.326                          

 Data required time                                                  2.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.326                          
 Data arrival time                                                   2.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.684
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      0.988       2.274         ntclkbufg_0      
 CLMA_178_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_178_108/Q0                   tco                   0.182       2.456 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=141)      0.203       2.659         u_CORES/u_debug_core_0/resetn
 CLMA_174_104/RSCO                 td                    0.092       2.751 f       u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.751         ntR31            
 CLMA_174_108/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.751         Logic Levels: 1  
                                                                                   Logic: 0.274ns(57.442%), Route: 0.203ns(42.558%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.104       2.684         ntclkbufg_0      
 CLMA_174_108/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.326                          
 clock uncertainty                                       0.000       2.326                          

 Removal time                                            0.000       2.326                          

 Data required time                                                  2.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.326                          
 Data arrival time                                                   2.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.684
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      0.988       2.274         ntclkbufg_0      
 CLMA_178_108/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_178_108/Q0                   tco                   0.182       2.456 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=141)      0.203       2.659         u_CORES/u_debug_core_0/resetn
 CLMA_174_104/RSCO                 td                    0.092       2.751 f       u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.751         ntR31            
 CLMA_174_108/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.751         Logic Levels: 1  
                                                                                   Logic: 0.274ns(57.442%), Route: 0.203ns(42.558%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.104       2.684         ntclkbufg_0      
 CLMA_174_108/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.326                          
 clock uncertainty                                       0.000       2.326                          

 Removal time                                            0.000       2.326                          

 Data required time                                                  2.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.326                          
 Data arrival time                                                   2.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.425                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[0]                tco                   1.815       4.537 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=3)        1.927       6.464         nt_ram_rd_data[0]
 IOL_7_118/DO                      td                    0.106       6.570 f       ram_rd_data_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.570         ram_rd_data_obuf[0]/ntO
 IOBS_0_117/PAD                    td                    2.358       8.928 f       ram_rd_data_obuf[0]/opit_0/O
                                   net (fanout=1)        0.045       8.973         ram_rd_data[0]   
 K3                                                                        f       ram_rd_data[0] (port)

 Data arrival time                                                   8.973         Logic Levels: 2  
                                                                                   Logic: 4.279ns(68.453%), Route: 1.972ns(31.547%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[4]                tco                   1.815       4.537 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[4]
                                   net (fanout=3)        1.636       6.173         nt_ram_rd_data[4]
 IOL_127_5/DO                      td                    0.106       6.279 f       ram_rd_data_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000       6.279         ram_rd_data_obuf[4]/ntO
 IOBS_124_0/PAD                    td                    2.358       8.637 f       ram_rd_data_obuf[4]/opit_0/O
                                   net (fanout=1)        0.050       8.687         ram_rd_data[4]   
 N8                                                                        f       ram_rd_data[4] (port)

 Data arrival time                                                   8.687         Logic Levels: 2  
                                                                                   Logic: 4.279ns(71.735%), Route: 1.686ns(28.265%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=439)      1.142       2.722         ntclkbufg_0      
 DRM_210_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_210_128/QA0[6]                tco                   1.815       4.537 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[6]
                                   net (fanout=3)        1.434       5.971         nt_ram_rd_data[6]
 IOL_135_5/DO                      td                    0.106       6.077 f       ram_rd_data_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       6.077         ram_rd_data_obuf[6]/ntO
 IOBS_132_0/PAD                    td                    2.358       8.435 f       ram_rd_data_obuf[6]/opit_0/O
                                   net (fanout=1)        0.041       8.476         ram_rd_data[6]   
 T8                                                                        f       ram_rd_data[6] (port)

 Data arrival time                                                   8.476         Logic Levels: 2  
                                                                                   Logic: 4.279ns(74.366%), Route: 1.475ns(25.634%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=13)       1.724       3.091         nt_sys_rst_n     
 DRM_210_128/RSTA[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA

 Data arrival time                                                   3.091         Logic Levels: 2  
                                                                                   Logic: 1.315ns(42.543%), Route: 1.776ns(57.457%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTB
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=13)       1.724       3.091         nt_sys_rst_n     
 DRM_210_128/RSTB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTB

 Data arrival time                                                   3.091         Logic Levels: 2  
                                                                                   Logic: 1.315ns(42.543%), Route: 1.776ns(57.457%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=13)       1.810       3.177         nt_sys_rst_n     
 CLMS_194_133/RS                                                           r       u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.177         Logic Levels: 2  
                                                                                   Logic: 1.315ns(41.391%), Route: 1.862ns(58.609%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           Low Pulse Width   DRM_142_108/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_142_108/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_142_88/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_142_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_108/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_88/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           High Pulse Width  CLMS_162_113/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_162_113/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_162_113/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------+
| Type       | File Name                                                      
+------------------------------------------------------------------------------+
| Input      | E:/PDS/ip_1port_ram/prj/place_route/ip_1port_ram_pnr.adf       
| Output     | E:/PDS/ip_1port_ram/prj/report_timing/ip_1port_ram_rtp.adf     
|            | E:/PDS/ip_1port_ram/prj/report_timing/ip_1port_ram.rtr         
|            | E:/PDS/ip_1port_ram/prj/report_timing/rtr.db                   
+------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 836 MB
Total CPU time to report_timing completion : 0h:0m:5s
Process Total CPU time to report_timing completion : 0h:0m:5s
Total real time to report_timing completion : 0h:0m:7s
