Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Mar 14 18:31:22 2022
| Host         : LAPTOP-M9UQNB6S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (22)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.490        0.000                      0                   92        0.252        0.000                      0                   92        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.490        0.000                      0                   92        0.252        0.000                      0                   92        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_M_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 1.148ns (32.820%)  route 2.350ns (67.180%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=48, routed)          0.945     6.661    M_state_q[0]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.152     6.813 r  FSM_sequential_M_state_q[2]_i_3/O
                         net (fo=1, routed)           0.594     7.407    FSM_sequential_M_state_q[2]_i_3_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I1_O)        0.326     7.733 r  FSM_sequential_M_state_q[2]_i_2/O
                         net (fo=3, routed)           0.811     8.544    FSM_sequential_M_state_q[2]_i_2_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I3_O)        0.152     8.696 r  FSM_sequential_M_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.696    FSM_sequential_M_state_q[2]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[2]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X63Y69         FDRE (Setup_fdre_C_D)        0.047    15.186    FSM_sequential_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store1_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.670ns (24.817%)  route 2.030ns (75.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=52, routed)          1.056     6.772    M_state_q[1]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.152     6.924 r  M_store1_q[15]_i_1/O
                         net (fo=16, routed)          0.974     7.898    M_store1_d
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.906    clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[0]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y66         FDRE (Setup_fdre_C_CE)      -0.407    14.736    M_store1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store1_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.670ns (24.817%)  route 2.030ns (75.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=52, routed)          1.056     6.772    M_state_q[1]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.152     6.924 r  M_store1_q[15]_i_1/O
                         net (fo=16, routed)          0.974     7.898    M_store1_d
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.906    clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[2]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y66         FDRE (Setup_fdre_C_CE)      -0.407    14.736    M_store1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store1_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.670ns (24.817%)  route 2.030ns (75.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=52, routed)          1.056     6.772    M_state_q[1]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.152     6.924 r  M_store1_q[15]_i_1/O
                         net (fo=16, routed)          0.974     7.898    M_store1_d
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.906    clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[3]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y66         FDRE (Setup_fdre_C_CE)      -0.407    14.736    M_store1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store1_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.670ns (24.817%)  route 2.030ns (75.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=52, routed)          1.056     6.772    M_state_q[1]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.152     6.924 r  M_store1_q[15]_i_1/O
                         net (fo=16, routed)          0.974     7.898    M_store1_d
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502    14.906    clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[5]/C
                         clock pessimism              0.272    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X62Y66         FDRE (Setup_fdre_C_CE)      -0.407    14.736    M_store1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -7.898    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store1_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.670ns (27.791%)  route 1.741ns (72.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=52, routed)          1.056     6.772    M_state_q[1]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.152     6.924 r  M_store1_q[15]_i_1/O
                         net (fo=16, routed)          0.685     7.609    M_store1_d
    SLICE_X60Y68         FDRE                                         r  M_store1_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_store1_q_reg[10]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X60Y68         FDRE (Setup_fdre_C_CE)      -0.371    14.754    M_store1_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store1_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.670ns (27.791%)  route 1.741ns (72.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=52, routed)          1.056     6.772    M_state_q[1]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.152     6.924 r  M_store1_q[15]_i_1/O
                         net (fo=16, routed)          0.685     7.609    M_store1_d
    SLICE_X60Y68         FDRE                                         r  M_store1_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_store1_q_reg[4]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X60Y68         FDRE (Setup_fdre_C_CE)      -0.371    14.754    M_store1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store1_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.670ns (27.791%)  route 1.741ns (72.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=52, routed)          1.056     6.772    M_state_q[1]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.152     6.924 r  M_store1_q[15]_i_1/O
                         net (fo=16, routed)          0.685     7.609    M_store1_d
    SLICE_X60Y68         FDRE                                         r  M_store1_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_store1_q_reg[7]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X60Y68         FDRE (Setup_fdre_C_CE)      -0.371    14.754    M_store1_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store1_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.670ns (28.012%)  route 1.722ns (71.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=52, routed)          1.056     6.772    M_state_q[1]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.152     6.924 r  M_store1_q[15]_i_1/O
                         net (fo=16, routed)          0.666     7.590    M_store1_d
    SLICE_X60Y66         FDRE                                         r  M_store1_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501    14.905    clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  M_store1_q_reg[14]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X60Y66         FDRE (Setup_fdre_C_CE)      -0.371    14.757    M_store1_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store1_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.670ns (28.012%)  route 1.722ns (71.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 r  FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=52, routed)          1.056     6.772    M_state_q[1]
    SLICE_X63Y68         LUT4 (Prop_lut4_I1_O)        0.152     6.924 r  M_store1_q[15]_i_1/O
                         net (fo=16, routed)          0.666     7.590    M_store1_d
    SLICE_X60Y66         FDRE                                         r  M_store1_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501    14.905    clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  M_store1_q_reg[15]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X60Y66         FDRE (Setup_fdre_C_CE)      -0.371    14.757    M_store1_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.508    slowclock/CLK
    SLICE_X57Y61         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.757    slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X57Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  slowclock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    slowclock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X57Y61         FDRE                                         r  slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     2.022    slowclock/CLK
    SLICE_X57Y61         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X57Y61         FDRE (Hold_fdre_C_D)         0.105     1.613    slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.506    slowclock/CLK
    SLICE_X57Y63         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.755    slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X57Y63         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     2.019    slowclock/CLK
    SLICE_X57Y63         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.105     1.611    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.506    slowclock/CLK
    SLICE_X57Y64         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  slowclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.755    slowclock/M_ctr_q_reg_n_0_[23]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X57Y64         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     2.019    slowclock/CLK
    SLICE_X57Y64         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X57Y64         FDRE (Hold_fdre_C_D)         0.105     1.611    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.508    slowclock/CLK
    SLICE_X57Y60         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.757    slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  slowclock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    slowclock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X57Y60         FDRE                                         r  slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     2.022    slowclock/CLK
    SLICE_X57Y60         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.105     1.613    slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.507    slowclock/CLK
    SLICE_X57Y62         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.756    slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X57Y62         FDRE                                         r  slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     2.020    slowclock/CLK
    SLICE_X57Y62         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.105     1.612    slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.509    slowclock/CLK
    SLICE_X57Y59         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.758    slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X57Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X57Y59         FDRE                                         r  slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.833     2.023    slowclock/CLK
    SLICE_X57Y59         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X57Y59         FDRE (Hold_fdre_C_D)         0.105     1.614    slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.563     1.507    slowclock/CLK
    SLICE_X57Y62         FDRE                                         r  slowclock/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  slowclock/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.753    slowclock/M_ctr_q_reg_n_0_[12]
    SLICE_X57Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  slowclock/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    slowclock/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X57Y62         FDRE                                         r  slowclock/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     2.020    slowclock/CLK
    SLICE_X57Y62         FDRE                                         r  slowclock/M_ctr_q_reg[12]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.105     1.612    slowclock/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.506    slowclock/CLK
    SLICE_X57Y63         FDRE                                         r  slowclock/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  slowclock/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.752    slowclock/M_ctr_q_reg_n_0_[16]
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  slowclock/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    slowclock/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X57Y63         FDRE                                         r  slowclock/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     2.019    slowclock/CLK
    SLICE_X57Y63         FDRE                                         r  slowclock/M_ctr_q_reg[16]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.105     1.611    slowclock/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.562     1.506    slowclock/CLK
    SLICE_X57Y64         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  slowclock/M_ctr_q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.752    slowclock/M_ctr_q_reg_n_0_[20]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X57Y64         FDRE                                         r  slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     2.019    slowclock/CLK
    SLICE_X57Y64         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X57Y64         FDRE (Hold_fdre_C_D)         0.105     1.611    slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.564     1.508    slowclock/CLK
    SLICE_X57Y60         FDRE                                         r  slowclock/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  slowclock/M_ctr_q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.754    slowclock/M_ctr_q_reg_n_0_[4]
    SLICE_X57Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  slowclock/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    slowclock/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X57Y60         FDRE                                         r  slowclock/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.832     2.022    slowclock/CLK
    SLICE_X57Y60         FDRE                                         r  slowclock/M_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X57Y60         FDRE (Hold_fdre_C_D)         0.105     1.613    slowclock/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y69   FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y69   FSM_sequential_M_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y66   M_store1_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y68   M_store1_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   M_store1_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   M_store1_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   M_store1_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y66   M_store1_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   FSM_sequential_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   FSM_sequential_M_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   FSM_sequential_M_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   FSM_sequential_M_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   FSM_sequential_M_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   FSM_sequential_M_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66   M_store1_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66   M_store1_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_store1_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_store1_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   FSM_sequential_M_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y69   FSM_sequential_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   FSM_sequential_M_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69   FSM_sequential_M_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66   M_store1_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y66   M_store1_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_store1_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   M_store1_q_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.764ns  (logic 5.964ns (37.836%)  route 9.799ns (62.164%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  io_dip_IBUF[20]_inst/O
                         net (fo=15, routed)          1.716     3.191    io_dip_IBUF[20]
    SLICE_X63Y63         LUT5 (Prop_lut5_I4_O)        0.124     3.315 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     4.837    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.124     4.961 r  io_led_OBUF[7]_inst_i_7/O
                         net (fo=9, routed)           0.986     5.947    io_led_OBUF[7]_inst_i_7_n_0
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.116     6.063 r  io_led_OBUF[15]_inst_i_18/O
                         net (fo=13, routed)          1.140     7.203    io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.328     7.531 r  io_led_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.804     8.335    io_led_OBUF[3]_inst_i_10_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.459 r  io_led_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.815     9.274    autotester/io_led[3]_2
    SLICE_X61Y64         LUT6 (Prop_lut6_I4_O)        0.124     9.398 r  autotester/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.817    12.214    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    15.764 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.764    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.756ns  (logic 5.966ns (37.863%)  route 9.791ns (62.137%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  io_dip_IBUF[20]_inst/O
                         net (fo=15, routed)          1.716     3.191    io_dip_IBUF[20]
    SLICE_X63Y63         LUT5 (Prop_lut5_I4_O)        0.124     3.315 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     4.837    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.124     4.961 r  io_led_OBUF[7]_inst_i_7/O
                         net (fo=9, routed)           0.986     5.947    io_led_OBUF[7]_inst_i_7_n_0
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.116     6.063 r  io_led_OBUF[15]_inst_i_18/O
                         net (fo=13, routed)          1.652     7.714    io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I2_O)        0.328     8.042 r  io_led_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.497     8.540    io_led_OBUF[2]_inst_i_8_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.554     9.217    autotester/io_led[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.341 r  autotester/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.865    12.206    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    15.756 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.756    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.678ns  (logic 6.911ns (44.081%)  route 8.767ns (55.919%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=52, routed)          1.832     3.318    io_dip_IBUF[16]
    SLICE_X65Y65         LUT5 (Prop_lut5_I0_O)        0.124     3.442 r  io_led_OBUF[16]_inst_i_18/O
                         net (fo=1, routed)           0.569     4.011    io_led_OBUF[16]_inst_i_18_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.531 r  io_led_OBUF[16]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.531    io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.648 r  io_led_OBUF[16]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.648    io_led_OBUF[16]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.765 r  io_led_OBUF[18]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.765    io_led_OBUF[18]_inst_i_3_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.088 f  io_led_OBUF[18]_inst_i_2/O[1]
                         net (fo=3, routed)           1.027     6.115    io_led_OBUF[18]_inst_i_2_n_6
    SLICE_X63Y67         LUT6 (Prop_lut6_I2_O)        0.306     6.421 r  io_led_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.810     7.230    io_led_OBUF[0]_inst_i_15_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.354 r  io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.859     8.213    autotester/io_led_OBUF[0]_inst_i_1_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124     8.337 r  autotester/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.810     9.147    autotester/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     9.271 r  autotester/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.861    12.132    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    15.678 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.678    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.340ns  (logic 6.220ns (40.549%)  route 9.120ns (59.451%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  io_dip_IBUF[20]_inst/O
                         net (fo=15, routed)          1.716     3.191    io_dip_IBUF[20]
    SLICE_X63Y63         LUT5 (Prop_lut5_I4_O)        0.124     3.315 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     4.837    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.152     4.989 r  io_led_OBUF[13]_inst_i_10/O
                         net (fo=7, routed)           1.061     6.049    io_led_OBUF[13]_inst_i_10_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I0_O)        0.326     6.375 r  io_led_OBUF[15]_inst_i_20/O
                         net (fo=8, routed)           0.822     7.197    io_led_OBUF[15]_inst_i_20_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.321 r  io_led_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.344     8.665    autotester/io_led_OBUF[6]_inst_i_1_0
    SLICE_X60Y64         LUT4 (Prop_lut4_I3_O)        0.150     8.815 r  autotester/io_led_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.594     9.408    autotester/io_led_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.328     9.736 r  autotester/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.062    11.799    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    15.340 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.340    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.075ns  (logic 5.875ns (38.975%)  route 9.199ns (61.025%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  io_dip_IBUF[20]_inst/O
                         net (fo=15, routed)          1.716     3.191    io_dip_IBUF[20]
    SLICE_X63Y63         LUT5 (Prop_lut5_I4_O)        0.124     3.315 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     4.837    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.152     4.989 r  io_led_OBUF[13]_inst_i_10/O
                         net (fo=7, routed)           0.985     5.974    io_led_OBUF[13]_inst_i_10_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I0_O)        0.326     6.300 r  io_led_OBUF[15]_inst_i_15/O
                         net (fo=8, routed)           1.776     8.077    io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I2_O)        0.124     8.201 r  io_led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.670     8.871    autotester/io_led[4]_1
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.995 r  autotester/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.530    11.524    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    15.075 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.075    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.813ns  (logic 5.792ns (39.097%)  route 9.022ns (60.903%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  io_dip_IBUF[20]_inst/O
                         net (fo=15, routed)          1.716     3.191    io_dip_IBUF[20]
    SLICE_X63Y63         LUT5 (Prop_lut5_I4_O)        0.124     3.315 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     4.837    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.124     4.961 r  io_led_OBUF[7]_inst_i_7/O
                         net (fo=9, routed)           0.986     5.947    io_led_OBUF[7]_inst_i_7_n_0
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.116     6.063 r  io_led_OBUF[15]_inst_i_18/O
                         net (fo=13, routed)          1.339     7.402    io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.328     7.730 r  io_led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           1.179     8.909    autotester/io_led[15]_2
    SLICE_X59Y67         LUT6 (Prop_lut6_I3_O)        0.124     9.033 r  autotester/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.280    11.313    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    14.813 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.813    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.646ns  (logic 5.963ns (40.715%)  route 8.683ns (59.285%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  io_dip_IBUF[20]_inst/O
                         net (fo=15, routed)          1.716     3.191    io_dip_IBUF[20]
    SLICE_X63Y63         LUT5 (Prop_lut5_I4_O)        0.124     3.315 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     4.837    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.124     4.961 r  io_led_OBUF[7]_inst_i_7/O
                         net (fo=9, routed)           0.986     5.947    io_led_OBUF[7]_inst_i_7_n_0
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.116     6.063 r  io_led_OBUF[15]_inst_i_18/O
                         net (fo=13, routed)          1.109     7.172    io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.328     7.500 r  io_led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.633     8.133    io_led_OBUF[5]_inst_i_10_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.257 r  io_led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.154     8.411    autotester/io_led[5]
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.535 r  autotester/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.563    11.098    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    14.646 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.646    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.568ns  (logic 5.837ns (40.065%)  route 8.731ns (59.935%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  io_dip_IBUF[20]_inst/O
                         net (fo=15, routed)          1.716     3.191    io_dip_IBUF[20]
    SLICE_X63Y63         LUT5 (Prop_lut5_I4_O)        0.124     3.315 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     4.837    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.124     4.961 r  io_led_OBUF[7]_inst_i_7/O
                         net (fo=9, routed)           0.986     5.947    io_led_OBUF[7]_inst_i_7_n_0
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.116     6.063 r  io_led_OBUF[15]_inst_i_18/O
                         net (fo=13, routed)          1.221     7.284    io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.328     7.612 r  io_led_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.556     8.168    autotester/io_led[1]_2
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.292 r  autotester/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.731    11.022    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    14.568 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.568    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.529ns  (logic 6.187ns (42.581%)  route 8.342ns (57.419%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  io_dip_IBUF[20]_inst/O
                         net (fo=15, routed)          1.716     3.191    io_dip_IBUF[20]
    SLICE_X63Y63         LUT5 (Prop_lut5_I4_O)        0.124     3.315 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     4.837    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.152     4.989 r  io_led_OBUF[13]_inst_i_10/O
                         net (fo=7, routed)           0.985     5.974    io_led_OBUF[13]_inst_i_10_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I0_O)        0.320     6.294 r  io_led_OBUF[15]_inst_i_19/O
                         net (fo=12, routed)          1.044     7.338    io_led_OBUF[15]_inst_i_19_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.326     7.664 r  io_led_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.282     7.946    io_led_OBUF[7]_inst_i_9_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.070 r  io_led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.929     8.999    autotester/io_led[7]_1
    SLICE_X59Y66         LUT6 (Prop_lut6_I2_O)        0.124     9.123 r  autotester/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.864    10.987    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    14.529 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.529    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.488ns  (logic 5.654ns (39.023%)  route 8.834ns (60.977%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  io_dip_IBUF[20]_inst/O
                         net (fo=15, routed)          1.716     3.191    io_dip_IBUF[20]
    SLICE_X63Y63         LUT5 (Prop_lut5_I4_O)        0.124     3.315 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.494     4.809    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124     4.933 r  io_led_OBUF[13]_inst_i_12/O
                         net (fo=13, routed)          1.766     6.699    io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.823 r  io_led_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.844     7.667    io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.791 r  io_led_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.724     8.515    autotester/io_led[11]
    SLICE_X59Y68         LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  autotester/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.290    10.929    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    14.488 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.488    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[0]/C
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=22, routed)          0.200     0.364    autotester/M_state_q_0[0]
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.409 r  autotester/FSM_sequential_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.409    autotester/FSM_sequential_M_state_q[0]_i_1_n_0
    SLICE_X56Y65         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.209ns (43.748%)  route 0.269ns (56.252%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=43, routed)          0.269     0.433    autotester/M_state_q_0[1]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.478 r  autotester/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.478    autotester/FSM_sequential_M_state_q[1]_i_1_n_0
    SLICE_X56Y65         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.504ns (62.733%)  route 0.893ns (37.267%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[0]/C
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=22, routed)          0.492     0.656    autotester/M_state_q_0[0]
    SLICE_X61Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.701 r  autotester/io_led_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           0.061     0.763    autotester/io_led_OBUF[9]_inst_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.808 r  autotester/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.340     1.147    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     2.397 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.397    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.526ns (63.068%)  route 0.893ns (36.932%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=52, routed)          0.568     0.822    io_dip_IBUF[16]
    SLICE_X65Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.867 r  io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.326     1.192    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     2.419 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.419    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.502ns (58.825%)  route 1.051ns (41.175%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=43, routed)          0.467     0.631    autotester/M_state_q_0[1]
    SLICE_X58Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.676 r  autotester/io_led_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.227     0.902    autotester/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.947 r  autotester/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.305    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     2.554 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.554    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.456ns (56.835%)  route 1.106ns (43.165%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=43, routed)          0.384     0.548    autotester/M_state_q_0[1]
    SLICE_X58Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.593 r  autotester/io_led_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.143     0.737    autotester/io_led_OBUF[15]_inst_i_7_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.782 r  autotester/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.578     1.360    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     2.561 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.561    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.496ns (57.731%)  route 1.096ns (42.269%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=43, routed)          0.467     0.631    autotester/M_state_q_0[1]
    SLICE_X58Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.676 r  autotester/io_led_OBUF[8]_inst_i_5/O
                         net (fo=3, routed)           0.225     0.900    autotester/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.945 r  autotester/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.404     1.350    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     2.592 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.592    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 1.561ns (56.314%)  route 1.211ns (43.686%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=43, routed)          0.513     0.677    autotester/M_state_q_0[1]
    SLICE_X60Y64         LUT4 (Prop_lut4_I1_O)        0.044     0.721 r  autotester/io_led_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.207     0.927    autotester/io_led_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.111     1.038 r  autotester/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.530    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     2.772 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.772    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.804ns  (logic 1.504ns (53.646%)  route 1.300ns (46.354%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=43, routed)          0.539     0.703    autotester/M_state_q_0[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.748 r  autotester/io_led_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.140     0.888    autotester/io_led_OBUF[10]_inst_i_7_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.933 r  autotester/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.621     1.554    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     2.804 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.804    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.047ns  (logic 5.007ns (33.279%)  route 10.039ns (66.721%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 f  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=48, routed)          1.956     7.672    M_state_q[0]
    SLICE_X63Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.796 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     9.318    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.124     9.442 r  io_led_OBUF[7]_inst_i_7/O
                         net (fo=9, routed)           0.986    10.428    io_led_OBUF[7]_inst_i_7_n_0
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.116    10.544 r  io_led_OBUF[15]_inst_i_18/O
                         net (fo=13, routed)          1.140    11.684    io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y65         LUT6 (Prop_lut6_I2_O)        0.328    12.012 r  io_led_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.804    12.816    io_led_OBUF[3]_inst_i_10_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.124    12.940 r  io_led_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.815    13.755    autotester/io_led[3]_2
    SLICE_X61Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.879 r  autotester/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.817    16.695    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    20.245 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.245    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.039ns  (logic 5.009ns (33.305%)  route 10.031ns (66.695%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 f  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=48, routed)          1.956     7.672    M_state_q[0]
    SLICE_X63Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.796 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     9.318    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.124     9.442 r  io_led_OBUF[7]_inst_i_7/O
                         net (fo=9, routed)           0.986    10.428    io_led_OBUF[7]_inst_i_7_n_0
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.116    10.544 r  io_led_OBUF[15]_inst_i_18/O
                         net (fo=13, routed)          1.652    12.195    io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X63Y64         LUT6 (Prop_lut6_I2_O)        0.328    12.523 r  io_led_OBUF[2]_inst_i_8/O
                         net (fo=1, routed)           0.497    13.020    io_led_OBUF[2]_inst_i_8_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.144 r  io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.554    13.698    autotester/io_led[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.124    13.822 r  autotester/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.865    16.687    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    20.237 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.237    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.623ns  (logic 5.263ns (35.992%)  route 9.360ns (64.008%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 f  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=48, routed)          1.956     7.672    M_state_q[0]
    SLICE_X63Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.796 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     9.318    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.152     9.470 r  io_led_OBUF[13]_inst_i_10/O
                         net (fo=7, routed)           1.061    10.530    io_led_OBUF[13]_inst_i_10_n_0
    SLICE_X58Y67         LUT3 (Prop_lut3_I0_O)        0.326    10.856 r  io_led_OBUF[15]_inst_i_20/O
                         net (fo=8, routed)           0.822    11.678    io_led_OBUF[15]_inst_i_20_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124    11.802 r  io_led_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           1.344    13.146    autotester/io_led_OBUF[6]_inst_i_1_0
    SLICE_X60Y64         LUT4 (Prop_lut4_I3_O)        0.150    13.296 r  autotester/io_led_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.594    13.889    autotester/io_led_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.328    14.217 r  autotester/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.062    16.280    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.541    19.821 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.821    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.358ns  (logic 4.918ns (34.256%)  route 9.439ns (65.744%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 f  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=48, routed)          1.956     7.672    M_state_q[0]
    SLICE_X63Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.796 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     9.318    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.152     9.470 r  io_led_OBUF[13]_inst_i_10/O
                         net (fo=7, routed)           0.985    10.455    io_led_OBUF[13]_inst_i_10_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I0_O)        0.326    10.781 r  io_led_OBUF[15]_inst_i_15/O
                         net (fo=8, routed)           1.776    12.558    io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I2_O)        0.124    12.682 r  io_led_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.670    13.352    autotester/io_led[4]_1
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.476 r  autotester/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.530    16.005    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    19.556 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.556    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_store2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.344ns  (logic 5.881ns (40.997%)  route 8.463ns (59.003%))
  Logic Levels:           10  (CARRY4=4 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.615     5.199    clk_IBUF_BUFG
    SLICE_X63Y68         FDRE                                         r  M_store2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  M_store2_q_reg[1]/Q
                         net (fo=43, routed)          1.528     7.183    M_store2_q[1]
    SLICE_X65Y65         LUT5 (Prop_lut5_I1_O)        0.124     7.307 r  io_led_OBUF[16]_inst_i_18/O
                         net (fo=1, routed)           0.569     7.876    io_led_OBUF[16]_inst_i_18_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.396 r  io_led_OBUF[16]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.396    io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.513 r  io_led_OBUF[16]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.513    io_led_OBUF[16]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.630 r  io_led_OBUF[18]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.630    io_led_OBUF[18]_inst_i_3_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.953 f  io_led_OBUF[18]_inst_i_2/O[1]
                         net (fo=3, routed)           1.027     9.980    io_led_OBUF[18]_inst_i_2_n_6
    SLICE_X63Y67         LUT6 (Prop_lut6_I2_O)        0.306    10.286 r  io_led_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           0.810    11.096    io_led_OBUF[0]_inst_i_15_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.220 r  io_led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.859    12.078    autotester/io_led_OBUF[0]_inst_i_1_0
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    12.202 r  autotester/io_led_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.810    13.012    autotester/io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124    13.136 r  autotester/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.861    15.997    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    19.543 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.543    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.096ns  (logic 4.835ns (34.297%)  route 9.262ns (65.703%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 f  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=48, routed)          1.956     7.672    M_state_q[0]
    SLICE_X63Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.796 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     9.318    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.124     9.442 r  io_led_OBUF[7]_inst_i_7/O
                         net (fo=9, routed)           0.986    10.428    io_led_OBUF[7]_inst_i_7_n_0
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.116    10.544 r  io_led_OBUF[15]_inst_i_18/O
                         net (fo=13, routed)          1.339    11.883    io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I2_O)        0.328    12.211 r  io_led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           1.179    13.390    autotester/io_led[15]_2
    SLICE_X59Y67         LUT6 (Prop_lut6_I3_O)        0.124    13.514 r  autotester/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.280    15.794    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    19.294 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    19.294    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.082ns  (logic 4.931ns (35.016%)  route 9.151ns (64.984%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  FSM_sequential_M_state_q_reg[2]/Q
                         net (fo=52, routed)          1.727     7.381    M_state_q[2]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.124     7.505 f  io_led_OBUF[17]_inst_i_2/O
                         net (fo=14, routed)          1.466     8.970    io_led_OBUF[17]_inst_i_2_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I1_O)        0.124     9.094 r  io_led_OBUF[8]_inst_i_12/O
                         net (fo=11, routed)          0.860     9.955    io_led_OBUF[8]_inst_i_12_n_0
    SLICE_X58Y65         LUT3 (Prop_lut3_I1_O)        0.150    10.105 r  io_led_OBUF[11]_inst_i_10/O
                         net (fo=9, routed)           1.207    11.311    autotester/io_led_OBUF[1]_inst_i_2_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.326    11.637 r  autotester/io_led_OBUF[14]_inst_i_10/O
                         net (fo=2, routed)           0.414    12.051    autotester/io_led_OBUF[14]_inst_i_10_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.124    12.175 r  autotester/io_led_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.802    12.977    autotester/io_led_OBUF[14]_inst_i_5_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.124    13.101 r  autotester/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.675    15.777    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    19.280 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    19.280    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.929ns  (logic 5.006ns (35.941%)  route 8.923ns (64.059%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 f  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=48, routed)          1.956     7.672    M_state_q[0]
    SLICE_X63Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.796 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     9.318    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.124     9.442 r  io_led_OBUF[7]_inst_i_7/O
                         net (fo=9, routed)           0.986    10.428    io_led_OBUF[7]_inst_i_7_n_0
    SLICE_X60Y70         LUT3 (Prop_lut3_I0_O)        0.116    10.544 r  io_led_OBUF[15]_inst_i_18/O
                         net (fo=13, routed)          1.109    11.653    io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.328    11.981 r  io_led_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.633    12.614    io_led_OBUF[5]_inst_i_10_n_0
    SLICE_X59Y65         LUT6 (Prop_lut6_I4_O)        0.124    12.738 r  io_led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.154    12.892    autotester/io_led[5]
    SLICE_X59Y65         LUT6 (Prop_lut6_I0_O)        0.124    13.016 r  autotester/io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.563    15.579    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    19.127 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.127    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.873ns  (logic 4.974ns (35.851%)  route 8.900ns (64.149%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  FSM_sequential_M_state_q_reg[2]/Q
                         net (fo=52, routed)          1.727     7.381    M_state_q[2]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.124     7.505 f  io_led_OBUF[17]_inst_i_2/O
                         net (fo=14, routed)          1.466     8.970    io_led_OBUF[17]_inst_i_2_n_0
    SLICE_X61Y65         LUT5 (Prop_lut5_I1_O)        0.124     9.094 r  io_led_OBUF[8]_inst_i_12/O
                         net (fo=11, routed)          0.860     9.955    io_led_OBUF[8]_inst_i_12_n_0
    SLICE_X58Y65         LUT3 (Prop_lut3_I1_O)        0.150    10.105 r  io_led_OBUF[11]_inst_i_10/O
                         net (fo=9, routed)           1.181    11.286    autotester/io_led_OBUF[1]_inst_i_2_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I2_O)        0.326    11.612 r  autotester/io_led_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.279    11.891    autotester/io_led_OBUF[1]_inst_i_8_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.015 r  autotester/io_led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.656    12.671    autotester/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.124    12.795 r  autotester/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.731    15.526    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    19.071 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.071    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.812ns  (logic 5.230ns (37.863%)  route 8.582ns (62.137%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.614     5.198    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     5.716 f  FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=48, routed)          1.956     7.672    M_state_q[0]
    SLICE_X63Y63         LUT5 (Prop_lut5_I1_O)        0.124     7.796 r  io_led_OBUF[13]_inst_i_13/O
                         net (fo=8, routed)           1.522     9.318    io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.152     9.470 r  io_led_OBUF[13]_inst_i_10/O
                         net (fo=7, routed)           0.985    10.455    io_led_OBUF[13]_inst_i_10_n_0
    SLICE_X62Y68         LUT3 (Prop_lut3_I0_O)        0.320    10.775 r  io_led_OBUF[15]_inst_i_19/O
                         net (fo=12, routed)          1.044    11.819    io_led_OBUF[15]_inst_i_19_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.326    12.145 r  io_led_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.282    12.427    io_led_OBUF[7]_inst_i_9_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.551 r  io_led_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.929    13.480    autotester/io_led[7]_1
    SLICE_X59Y66         LUT6 (Prop_lut6_I2_O)        0.124    13.604 r  autotester/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.864    15.468    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    19.010 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.010    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.209ns (39.474%)  route 0.320ns (60.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.505    reset_cond/CLK
    SLICE_X54Y62         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDSE (Prop_fdse_C_Q)         0.164     1.669 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=29, routed)          0.320     1.989    autotester/FSM_sequential_M_state_q_reg[1]_0[0]
    SLICE_X56Y65         LUT5 (Prop_lut5_I4_O)        0.045     2.034 r  autotester/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.034    autotester/FSM_sequential_M_state_q[1]_i_1_n_0
    SLICE_X56Y65         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.209ns (27.322%)  route 0.556ns (72.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.505    reset_cond/CLK
    SLICE_X54Y62         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDSE (Prop_fdse_C_Q)         0.164     1.669 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=29, routed)          0.556     2.225    autotester/FSM_sequential_M_state_q_reg[1]_0[0]
    SLICE_X56Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.270 r  autotester/FSM_sequential_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.270    autotester/FSM_sequential_M_state_q[0]_i_1_n_0
    SLICE_X56Y65         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_store2_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.413ns (72.716%)  route 0.530ns (27.284%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.532    clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  M_store2_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  M_store2_q_reg[15]/Q
                         net (fo=4, routed)           0.204     1.877    M_store2_q[15]
    SLICE_X65Y65         LUT5 (Prop_lut5_I3_O)        0.045     1.922 r  io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.248    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.474 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.474    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.435ns (68.651%)  route 0.655ns (31.349%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.529    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     1.693 f  FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=52, routed)          0.329     2.022    M_state_q[1]
    SLICE_X63Y66         LUT6 (Prop_lut6_I4_O)        0.045     2.067 r  io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.393    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.619 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.619    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_store1_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.502ns (69.436%)  route 0.661ns (30.564%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.587     1.531    clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  M_store1_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  M_store1_q_reg[14]/Q
                         net (fo=16, routed)          0.249     1.944    M_store1_q[14]
    SLICE_X60Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.989 r  io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.054     2.043    autotester/io_led[8]
    SLICE_X60Y66         LUT6 (Prop_lut6_I0_O)        0.045     2.088 r  autotester/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.446    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.694 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.694    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.431ns (65.726%)  route 0.746ns (34.274%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.529    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     1.693 f  FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=52, routed)          0.312     2.005    M_state_q[1]
    SLICE_X65Y68         LUT4 (Prop_lut4_I3_O)        0.045     2.050 r  io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.435     2.484    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.706 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.706    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_store1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.504ns (68.899%)  route 0.679ns (31.101%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.585     1.529    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_store1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  M_store1_q_reg[4]/Q
                         net (fo=15, routed)          0.126     1.819    M_store1_q[4]
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.864 r  io_led_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.213     2.077    autotester/io_led[9]_1
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.045     2.122 r  autotester/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.462    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.711 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.711    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_store2_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.473ns (67.492%)  route 0.710ns (32.508%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.532    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  M_store2_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  M_store2_q_reg[7]/Q
                         net (fo=3, routed)           0.151     1.824    M_store2_q[7]
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.045     1.869 r  io_led_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.154     2.023    autotester/io_led[7]_2
    SLICE_X59Y66         LUT6 (Prop_lut6_I4_O)        0.045     2.068 r  autotester/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.472    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.715 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.715    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_store1_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.485ns (64.444%)  route 0.819ns (35.556%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.586     1.530    clk_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  M_store1_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  M_store1_q_reg[12]/Q
                         net (fo=18, routed)          0.195     1.865    M_store1_q[12]
    SLICE_X62Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.910 r  io_led_OBUF[13]_inst_i_5/O
                         net (fo=1, routed)           0.146     2.056    autotester/io_led[13]_1
    SLICE_X62Y69         LUT6 (Prop_lut6_I3_O)        0.045     2.101 r  autotester/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.580    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.834 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.834    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_store2_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.473ns (61.819%)  route 0.910ns (38.181%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.588     1.532    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  M_store2_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  M_store2_q_reg[6]/Q
                         net (fo=3, routed)           0.220     1.892    M_store2_q[6]
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.045     1.937 r  io_led_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.199     2.136    autotester/io_led[6]_3
    SLICE_X62Y64         LUT6 (Prop_lut6_I4_O)        0.045     2.181 r  autotester/io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.491     2.672    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.914 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.914    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            FSM_sequential_M_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.616ns  (logic 1.805ns (23.701%)  route 5.811ns (76.299%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=5, routed)           5.000     6.529    io_button_IBUF[4]
    SLICE_X64Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.653 r  FSM_sequential_M_state_q[2]_i_2/O
                         net (fo=3, routed)           0.811     7.464    FSM_sequential_M_state_q[2]_i_2_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I3_O)        0.152     7.616 r  FSM_sequential_M_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.616    FSM_sequential_M_state_q[2]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.498     4.902    clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.965ns  (logic 1.777ns (25.515%)  route 5.188ns (74.486%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=5, routed)           5.000     6.529    io_button_IBUF[4]
    SLICE_X64Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.653 r  FSM_sequential_M_state_q[2]_i_2/O
                         net (fo=3, routed)           0.188     6.841    FSM_sequential_M_state_q[2]_i_2_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.965 r  FSM_sequential_M_state_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.965    FSM_sequential_M_state_q[1]_i_1__0_n_0
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.498     4.902    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.962ns  (logic 1.777ns (25.525%)  route 5.185ns (74.475%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=5, routed)           5.000     6.529    io_button_IBUF[4]
    SLICE_X64Y69         LUT6 (Prop_lut6_I2_O)        0.124     6.653 r  FSM_sequential_M_state_q[2]_i_2/O
                         net (fo=3, routed)           0.185     6.838    FSM_sequential_M_state_q[2]_i_2_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I4_O)        0.124     6.962 r  FSM_sequential_M_state_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.962    FSM_sequential_M_state_q[0]_i_1__0_n_0
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.498     4.902    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  FSM_sequential_M_state_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.954ns  (logic 1.634ns (23.496%)  route 5.320ns (76.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.595     6.105    reset_cond/rst_n_IBUF
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.724     6.954    reset_cond/M_reset_cond_in
    SLICE_X54Y62         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.438     4.842    reset_cond/CLK
    SLICE_X54Y62         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.954ns  (logic 1.634ns (23.496%)  route 5.320ns (76.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.595     6.105    reset_cond/rst_n_IBUF
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.724     6.954    reset_cond/M_reset_cond_in
    SLICE_X54Y62         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.438     4.842    reset_cond/CLK
    SLICE_X54Y62         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.954ns  (logic 1.634ns (23.496%)  route 5.320ns (76.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.595     6.105    reset_cond/rst_n_IBUF
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.724     6.954    reset_cond/M_reset_cond_in
    SLICE_X54Y62         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.438     4.842    reset_cond/CLK
    SLICE_X54Y62         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.954ns  (logic 1.634ns (23.496%)  route 5.320ns (76.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.595     6.105    reset_cond/rst_n_IBUF
    SLICE_X54Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.229 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.724     6.954    reset_cond/M_reset_cond_in
    SLICE_X54Y62         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.438     4.842    reset_cond/CLK
    SLICE_X54Y62         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            M_store2_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.363ns  (logic 1.536ns (24.139%)  route 4.827ns (75.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=3, routed)           4.827     6.363    io_dip_IBUF[14]
    SLICE_X63Y68         FDRE                                         r  M_store2_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.499     4.903    clk_IBUF_BUFG
    SLICE_X63Y68         FDRE                                         r  M_store2_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            M_store2_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.189ns  (logic 1.534ns (24.790%)  route 4.655ns (75.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=3, routed)           4.655     6.189    io_dip_IBUF[15]
    SLICE_X63Y66         FDRE                                         r  M_store2_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.502     4.906    clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  M_store2_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            M_store1_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.090ns  (logic 1.534ns (25.194%)  route 4.556ns (74.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=3, routed)           4.556     6.090    io_dip_IBUF[15]
    SLICE_X60Y66         FDRE                                         r  M_store1_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.501     4.905    clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  M_store1_q_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            M_store2_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.236ns (39.901%)  route 0.355ns (60.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=3, routed)           0.355     0.591    io_dip_IBUF[4]
    SLICE_X65Y66         FDRE                                         r  M_store2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.856     2.046    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  M_store2_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            M_store2_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.230ns (37.737%)  route 0.379ns (62.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=3, routed)           0.379     0.609    io_dip_IBUF[5]
    SLICE_X65Y66         FDRE                                         r  M_store2_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.856     2.046    clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  M_store2_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            M_store2_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.254ns (40.187%)  route 0.378ns (59.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=3, routed)           0.378     0.632    io_dip_IBUF[3]
    SLICE_X63Y68         FDRE                                         r  M_store2_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.854     2.044    clk_IBUF_BUFG
    SLICE_X63Y68         FDRE                                         r  M_store2_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            M_store1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.230ns (35.045%)  route 0.426ns (64.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=3, routed)           0.426     0.656    io_dip_IBUF[5]
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.856     2.046    clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            M_store1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.236ns (35.363%)  route 0.431ns (64.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=3, routed)           0.431     0.667    io_dip_IBUF[4]
    SLICE_X60Y68         FDRE                                         r  M_store1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     2.042    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_store1_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            M_store1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.253ns (33.809%)  route 0.496ns (66.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=3, routed)           0.496     0.749    io_dip_IBUF[2]
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.856     2.046    clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            M_store1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.254ns (33.602%)  route 0.502ns (66.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=3, routed)           0.502     0.756    io_dip_IBUF[3]
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.856     2.046    clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  M_store1_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            M_store2_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.260ns (34.084%)  route 0.503ns (65.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=3, routed)           0.503     0.763    io_dip_IBUF[8]
    SLICE_X65Y67         FDRE                                         r  M_store2_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.855     2.045    clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  M_store2_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            M_store1_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.264ns (33.449%)  route 0.524ns (66.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=3, routed)           0.524     0.788    io_dip_IBUF[9]
    SLICE_X62Y67         FDRE                                         r  M_store1_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.855     2.045    clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  M_store1_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            M_store1_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.292ns (36.365%)  route 0.511ns (63.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=3, routed)           0.511     0.803    io_dip_IBUF[7]
    SLICE_X60Y68         FDRE                                         r  M_store1_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.853     2.042    clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  M_store1_q_reg[7]/C





