Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Workspace/CECS-341/Lab7-BranchSupport/Top7_Tester_isim_beh.exe" -prj "D:/Workspace/CECS-341/Lab7-BranchSupport/Top7_Tester_beh.prj" "work.Top7_Tester" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/LEGv8.v" into library work
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/ALUControl.v" into library work
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/SignedExtender.v" into library work
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/registerfile.v" into library work
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/PC.v" into library work
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/Mux2to1.v" into library work
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/InstructionMemory.v" into library work
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/InstructionDecoder.v" into library work
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/DataMemory.v" into library work
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/ALUwithControl.v" into library work
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/Top7.v" into library work
Analyzing Verilog file "D:/Workspace/CECS-341/Lab7-BranchSupport/Top7_Tester.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Workspace/CECS-341/Lab7-BranchSupport/Top7.v" Line 35: Size mismatch in connection of port <A>. Formal port size is 64-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "D:/Workspace/CECS-341/Lab7-BranchSupport/Top7.v" Line 42: Size mismatch in connection of port <Address>. Formal port size is 8-bit while actual signal size is 64-bit.
Completed static elaboration
Compiling module PC
Compiling module InstructionMemory
Compiling module Mux2to1
Compiling module SignedExtender
Compiling module registerfile
Compiling module ALUControl
Compiling module LEGv8
Compiling module ALUwithControl
Compiling module DataMemory
Compiling module InstructionDecoder
Compiling module Top7
Compiling module Top7_Tester
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable D:/Workspace/CECS-341/Lab7-BranchSupport/Top7_Tester_isim_beh.exe
Fuse Memory Usage: 32592 KB
Fuse CPU Usage: 453 ms
