<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v</a>
defines: 
time_elapsed: 1.308s
ram usage: 39472 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpwtvlkbua/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:21</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:21</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:21</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpwtvlkbua/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpwtvlkbua/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpwtvlkbua/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v</a>, line:21, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_always: , line:27
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:27
       |vpiCondition:
       \_ref_obj: (val1), line:27
         |vpiName:val1
         |vpiFullName:work@main.val1
       |vpiStmt:
       \_case_stmt: , line:28
         |vpiCaseType:3
         |vpiCondition:
         \_ref_obj: (val1), line:28
           |vpiName:val1
           |vpiFullName:work@main.val1
         |vpiCaseItem:
         \_case_item: , line:29
           |vpiExpr:
           \_constant: , line:29
             |vpiConstType:3
             |vpiDecompile:5&#39;b0000z
             |vpiSize:5
             |BIN:5&#39;b0000z
           |vpiStmt:
           \_assignment: , line:29
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (result), line:29
               |vpiName:result
               |vpiFullName:work@main.result
             |vpiRhs:
             \_constant: , line:29
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiCaseItem:
         \_case_item: , line:30
           |vpiExpr:
           \_constant: , line:30
             |vpiConstType:3
             |vpiDecompile:5&#39;b001z0
             |vpiSize:5
             |BIN:5&#39;b001z0
           |vpiStmt:
           \_assignment: , line:30
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (result), line:30
               |vpiName:result
               |vpiFullName:work@main.result
             |vpiRhs:
             \_constant: , line:30
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiCaseItem:
         \_case_item: , line:31
           |vpiExpr:
           \_constant: , line:31
             |vpiConstType:3
             |vpiDecompile:5&#39;b01zz0
             |vpiSize:5
             |BIN:5&#39;b01zz0
           |vpiStmt:
           \_assignment: , line:31
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (result), line:31
               |vpiName:result
               |vpiFullName:work@main.result
             |vpiRhs:
             \_constant: , line:31
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
         |vpiCaseItem:
         \_case_item: , line:32
           |vpiStmt:
           \_assignment: , line:32
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (result), line:32
               |vpiName:result
               |vpiFullName:work@main.result
             |vpiRhs:
             \_constant: , line:32
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:36
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:37
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (error), line:37
           |vpiName:error
           |vpiFullName:work@main.error
         |vpiRhs:
         \_constant: , line:37
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:39
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (val1), line:39
           |vpiName:val1
           |vpiFullName:work@main.val1
         |vpiRhs:
         \_constant: , line:39
           |vpiConstType:3
           |vpiDecompile:5&#39;b0000z
           |vpiSize:5
           |BIN:5&#39;b0000z
       |vpiStmt:
       \_if_stmt: , line:40
         |vpiCondition:
         \_operation: , line:40
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (result), line:40
             |vpiName:result
             |vpiFullName:work@main.result
           |vpiOperand:
           \_constant: , line:40
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_begin: , line:41
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:42
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:42
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED casez 3.10D - case (expr) lab1: &#34;
               |vpiSize:41
               |STRING:&#34;FAILED casez 3.10D - case (expr) lab1: &#34;
           |vpiStmt:
           \_assignment: , line:43
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (error), line:43
               |vpiName:error
               |vpiFullName:work@main.error
             |vpiRhs:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiStmt:
       \_assignment: , line:46
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (val1), line:46
           |vpiName:val1
           |vpiFullName:work@main.val1
         |vpiRhs:
         \_constant: , line:46
           |vpiConstType:3
           |vpiDecompile:5&#39;b001z0
           |vpiSize:5
           |BIN:5&#39;b001z0
       |vpiStmt:
       \_if_stmt: , line:47
         |vpiCondition:
         \_operation: , line:47
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (result), line:47
             |vpiName:result
             |vpiFullName:work@main.result
           |vpiOperand:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiStmt:
         \_begin: , line:48
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:49
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:49
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED casez 3.10D - case (expr) lab2: &#34;
               |vpiSize:41
               |STRING:&#34;FAILED casez 3.10D - case (expr) lab2: &#34;
           |vpiStmt:
           \_assignment: , line:50
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (error), line:50
               |vpiName:error
               |vpiFullName:work@main.error
             |vpiRhs:
             \_constant: , line:50
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiStmt:
       \_assignment: , line:53
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (val1), line:53
           |vpiName:val1
           |vpiFullName:work@main.val1
         |vpiRhs:
         \_constant: , line:53
           |vpiConstType:3
           |vpiDecompile:5&#39;b1zzzz
           |vpiSize:5
           |BIN:5&#39;b1zzzz
       |vpiStmt:
       \_if_stmt: , line:54
         |vpiCondition:
         \_operation: , line:54
           |vpiOpType:15
           |vpiOperand:
           \_ref_obj: (result), line:54
             |vpiName:result
             |vpiFullName:work@main.result
           |vpiOperand:
           \_constant: , line:54
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiStmt:
         \_begin: , line:55
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:56
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:56
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED casez 3.10D - case (expr) lab1: &#34;
               |vpiSize:41
               |STRING:&#34;FAILED casez 3.10D - case (expr) lab1: &#34;
           |vpiStmt:
           \_assignment: , line:57
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (error), line:57
               |vpiName:error
               |vpiFullName:work@main.error
             |vpiRhs:
             \_constant: , line:57
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiStmt:
       \_if_stmt: , line:60
         |vpiCondition:
         \_operation: , line:60
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (error), line:60
             |vpiName:error
             |vpiFullName:work@main.error
           |vpiOperand:
           \_constant: , line:60
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_sys_func_call: ($display), line:61
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:61
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (error), line:23
     |vpiName:error
     |vpiFullName:work@main.error
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (val1), line:24
     |vpiName:val1
     |vpiFullName:work@main.val1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (val2), line:24
     |vpiName:val2
     |vpiFullName:work@main.val2
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (result), line:25
     |vpiName:result
     |vpiFullName:work@main.result
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v</a>, line:21
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiNet:
   \_logic_net: (error), line:23, parent:work@main
     |vpiName:error
     |vpiFullName:work@main.error
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (val1), line:24, parent:work@main
     |vpiName:val1
     |vpiFullName:work@main.val1
     |vpiNetType:48
     |vpiRange:
     \_range: , line:24
       |vpiLeftRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (val2), line:24, parent:work@main
     |vpiName:val2
     |vpiFullName:work@main.val2
     |vpiNetType:48
     |vpiRange:
     \_range: , line:24
       |vpiLeftRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:24
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (result), line:25, parent:work@main
     |vpiName:result
     |vpiFullName:work@main.result
     |vpiNetType:48
     |vpiRange:
     \_range: , line:25
       |vpiLeftRange:
       \_constant: , line:25
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:25
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \error of type 36
Object: \val1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \val2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \result of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_main of type 32
Object:  of type 1
Object:  of type 13
Object: \val1 of type 608
Object:  of type 5
Object: \val1 of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \result of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \result of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \result of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 3
Object: \result of type 608
Object:  of type 7
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \error of type 608
Object:  of type 7
Object:  of type 3
Object: \val1 of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \result of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object:  of type 3
Object: \error of type 608
Object:  of type 7
Object:  of type 3
Object: \val1 of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \result of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object:  of type 3
Object: \error of type 608
Object:  of type 7
Object:  of type 3
Object: \val1 of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \result of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object:  of type 3
Object: \error of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \error of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \error of type 36
Object: \val1 of type 36
Object: \val2 of type 36
Object: \result of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_main&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2086360] str=&#39;\work_main&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:23</a>.0-23.0&gt; [0x20864f0] str=&#39;\error&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x20867c0] str=&#39;\val1&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x20869d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x2086f10] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x2087100] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x2086d40] str=&#39;\val2&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x20872c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x20875c0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x2087780] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:25</a>.0-25.0&gt; [0x2087440] str=&#39;\result&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:25</a>.0-25.0&gt; [0x2087940]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:25</a>.0-25.0&gt; [0x2087c40] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:25</a>.0-25.0&gt; [0x2087de0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>.0-27.0&gt; [0x2087fa0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>.0-27.0&gt; [0x20882e0] str=&#39;\val1&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>.0-27.0&gt; [0x2088160]
          AST_CASE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:28</a>.0-28.0&gt; [0x2088500]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:28</a>.0-28.0&gt; [0x2088700] str=&#39;\val1&#39;
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:29</a>.0-29.0&gt; [0x2088a40]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:29</a>.0-29.0&gt; [0x2088ed0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20897a0]
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:29</a>.0-29.0&gt; [0x2088ce0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:29</a>.0-29.0&gt; [0x20893e0] str=&#39;\result&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:29</a>.0-29.0&gt; [0x20898e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0&gt; [0x2089aa0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0&gt; [0x2089d40] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208a100]
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0&gt; [0x2089bc0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0&gt; [0x2089f00] str=&#39;\result&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0&gt; [0x208a240] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:31</a>.0-31.0&gt; [0x208a400]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:31</a>.0-31.0&gt; [0x208a6a0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208aa40]
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:31</a>.0-31.0&gt; [0x208a520]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:31</a>.0-31.0&gt; [0x208a840] str=&#39;\result&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:31</a>.0-31.0&gt; [0x208ab80] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:32</a>.0-32.0&gt; [0x208ad40]
              AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208ae60]
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208b300]
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:32</a>.0-32.0&gt; [0x208af80]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:32</a>.0-32.0&gt; [0x208b100] str=&#39;\result&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:32</a>.0-32.0&gt; [0x208b440] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208b650]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:36</a>.0-36.0&gt; [0x208b770]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:37</a>.0-37.0&gt; [0x208b890]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:37</a>.0-37.0&gt; [0x208ba10] str=&#39;\error&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:37</a>.0-37.0&gt; [0x208bd10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:39</a>.0-39.0&gt; [0x208bbf0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:39</a>.0-39.0&gt; [0x208be90] str=&#39;\val1&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:39</a>.0-39.0&gt; [0x208c1d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:40</a>.0-40.0&gt; [0x208c070]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208c390]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:40</a>.0-40.0&gt; [0x208c4b0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208c630]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208c750]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:40</a>.0-40.0&gt; [0x208c8b0] str=&#39;\result&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:40</a>.0-40.0&gt; [0x208cbf0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208cab0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208cdb0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208d8d0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:41</a>.0-41.0&gt; [0x208ced0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:42</a>.0-42.0&gt; [0x208d010] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:42</a>.0-42.0&gt; [0x208d4e0] str=&#39;&#34;FAILED casez 3.10D - case (expr) lab1: &#34;&#39; bits=&#39;0010001001000110010000010100100101001100010001010100010000100000011000110110000101110011011001010111101000100000001100110010111000110001001100000100010000100000001011010010000001100011011000010111001101100101001000000010100001100101011110000111000001110010001010010010000001101100011000010110001000110001001110100010000000100010&#39;(328) range=[327:0] int=825892898
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:43</a>.0-43.0&gt; [0x208d1f0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:43</a>.0-43.0&gt; [0x208d750] str=&#39;\error&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:43</a>.0-43.0&gt; [0x208d9f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:46</a>.0-46.0&gt; [0x208dbb0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:46</a>.0-46.0&gt; [0x208dcd0] str=&#39;\val1&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:46</a>.0-46.0&gt; [0x208dfd0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:47</a>.0-47.0&gt; [0x208deb0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208e150]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:47</a>.0-47.0&gt; [0x208e270]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208e3f0]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208e510]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:47</a>.0-47.0&gt; [0x208e650] str=&#39;\result&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:47</a>.0-47.0&gt; [0x208e990] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208e850]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208eb50] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208f6b0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:48</a>.0-48.0&gt; [0x208ec70]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:49</a>.0-49.0&gt; [0x208edb0] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:49</a>.0-49.0&gt; [0x208f280] str=&#39;&#34;FAILED casez 3.10D - case (expr) lab2: &#34;&#39; bits=&#39;0010001001000110010000010100100101001100010001010100010000100000011000110110000101110011011001010111101000100000001100110010111000110001001100000100010000100000001011010010000001100011011000010111001101100101001000000010100001100101011110000111000001110010001010010010000001101100011000010110001000110010001110100010000000100010&#39;(328) range=[327:0] int=842670114
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:50</a>.0-50.0&gt; [0x208ef90]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:50</a>.0-50.0&gt; [0x208f4f0] str=&#39;\error&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:50</a>.0-50.0&gt; [0x208f7d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:53</a>.0-53.0&gt; [0x208f9e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:53</a>.0-53.0&gt; [0x208fb00] str=&#39;\val1&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:53</a>.0-53.0&gt; [0x208fe00] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:54</a>.0-54.0&gt; [0x208fce0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208ff80]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:54</a>.0-54.0&gt; [0x20900a0]
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2090220]
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2090340]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:54</a>.0-54.0&gt; [0x20904a0] str=&#39;\result&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:54</a>.0-54.0&gt; [0x20907e0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20906a0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20909a0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2091520]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:55</a>.0-55.0&gt; [0x2090ac0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:56</a>.0-56.0&gt; [0x2090c00] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:56</a>.0-56.0&gt; [0x20910d0] str=&#39;&#34;FAILED casez 3.10D - case (expr) lab1: &#34;&#39; bits=&#39;0010001001000110010000010100100101001100010001010100010000100000011000110110000101110011011001010111101000100000001100110010111000110001001100000100010000100000001011010010000001100011011000010111001101100101001000000010100001100101011110000111000001110010001010010010000001101100011000010110001000110001001110100010000000100010&#39;(328) range=[327:0] int=825892898
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:57</a>.0-57.0&gt; [0x2090de0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:57</a>.0-57.0&gt; [0x2091340] str=&#39;\error&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:57</a>.0-57.0&gt; [0x2091660] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:60</a>.0-60.0&gt; [0x2091820]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2091940]
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:60</a>.0-60.0&gt; [0x2091a60]
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2091be0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:60</a>.0-60.0&gt; [0x2091d00] str=&#39;\error&#39;
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:60</a>.0-60.0&gt; [0x2092000] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2091ee0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20921c0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2092800]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:61</a>.0-61.0&gt; [0x20922e0] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:61</a>.0-61.0&gt; [0x2092630] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
&#34;FAILED casez 3.10D - case (expr) lab1: &#34;
&#34;FAILED casez 3.10D - case (expr) lab2: &#34;
&#34;FAILED casez 3.10D - case (expr) lab1: &#34;
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2086360] str=&#39;\work_main&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:23</a>.0-23.0&gt; [0x20864f0] str=&#39;\error&#39; reg basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x20867c0] str=&#39;\val1&#39; reg basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x20869d0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x2086f10] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x2087100] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x2086d40] str=&#39;\val2&#39; reg basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x20872c0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x20875c0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&gt; [0x2087780] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:25</a>.0-25.0&gt; [0x2087440] str=&#39;\result&#39; reg basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:25</a>.0-25.0&gt; [0x2087940] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:25</a>.0-25.0&gt; [0x2087c40] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:25</a>.0-25.0&gt; [0x2087de0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>.0-27.0&gt; [0x2087fa0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>.0-27.0&gt; [0x20882e0 -&gt; 0x20867c0] str=&#39;\val1&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>.0-27.0&gt; [0x2088160] basic_prep
          AST_CASE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:28</a>.0-28.0&gt; [0x2088500] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:28</a>.0-28.0&gt; [0x2088700 -&gt; 0x20867c0] str=&#39;\val1&#39; basic_prep
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:29</a>.0-29.0&gt; [0x2088a40] basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:29</a>.0-29.0&gt; [0x2088ed0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20897a0] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:29</a>.0-29.0&gt; [0x2088ce0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:29</a>.0-29.0&gt; [0x20893e0 -&gt; 0x2087440] str=&#39;\result&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:29</a>.0-29.0&gt; [0x20898e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0&gt; [0x2089aa0] basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0&gt; [0x2089d40] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208a100] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0&gt; [0x2089bc0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0&gt; [0x2089f00 -&gt; 0x2087440] str=&#39;\result&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0&gt; [0x208a240] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:31</a>.0-31.0&gt; [0x208a400] basic_prep
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:31</a>.0-31.0&gt; [0x208a6a0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208aa40] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:31</a>.0-31.0&gt; [0x208a520] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:31</a>.0-31.0&gt; [0x208a840 -&gt; 0x2087440] str=&#39;\result&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:31</a>.0-31.0&gt; [0x208ab80] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
            AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:32</a>.0-32.0&gt; [0x208ad40] basic_prep
              AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208ae60] basic_prep
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208b300] basic_prep
                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:32</a>.0-32.0&gt; [0x208af80] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:32</a>.0-32.0&gt; [0x208b100 -&gt; 0x2087440] str=&#39;\result&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:32</a>.0-32.0&gt; [0x208b440] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208b650] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:36</a>.0-36.0&gt; [0x208b770] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:37</a>.0-37.0&gt; [0x208b890] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:37</a>.0-37.0&gt; [0x208ba10 -&gt; 0x20864f0] str=&#39;\error&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:37</a>.0-37.0&gt; [0x208bd10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:39</a>.0-39.0&gt; [0x208bbf0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:39</a>.0-39.0&gt; [0x208be90 -&gt; 0x20867c0] str=&#39;\val1&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:39</a>.0-39.0&gt; [0x208c1d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:40</a>.0-40.0&gt; [0x208c070] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208c390] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:40</a>.0-40.0&gt; [0x208c4b0] basic_prep
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208c630] basic_prep
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208c750] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:40</a>.0-40.0&gt; [0x208c8b0 -&gt; 0x2087440] str=&#39;\result&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:40</a>.0-40.0&gt; [0x208cbf0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208cab0] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208cdb0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208d8d0] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:41</a>.0-41.0&gt; [0x208ced0] basic_prep
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:42</a>.0-42.0&gt; [0x208d010] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:43</a>.0-43.0&gt; [0x208d1f0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:43</a>.0-43.0&gt; [0x208d750 -&gt; 0x20864f0] str=&#39;\error&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:43</a>.0-43.0&gt; [0x208d9f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:46</a>.0-46.0&gt; [0x208dbb0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:46</a>.0-46.0&gt; [0x208dcd0 -&gt; 0x20867c0] str=&#39;\val1&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:46</a>.0-46.0&gt; [0x208dfd0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:47</a>.0-47.0&gt; [0x208deb0] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208e150] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:47</a>.0-47.0&gt; [0x208e270] basic_prep
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208e3f0] basic_prep
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208e510] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:47</a>.0-47.0&gt; [0x208e650 -&gt; 0x2087440] str=&#39;\result&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:47</a>.0-47.0&gt; [0x208e990] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208e850] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208eb50] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208f6b0] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:48</a>.0-48.0&gt; [0x208ec70] basic_prep
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:49</a>.0-49.0&gt; [0x208edb0] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:50</a>.0-50.0&gt; [0x208ef90] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:50</a>.0-50.0&gt; [0x208f4f0 -&gt; 0x20864f0] str=&#39;\error&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:50</a>.0-50.0&gt; [0x208f7d0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:53</a>.0-53.0&gt; [0x208f9e0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:53</a>.0-53.0&gt; [0x208fb00 -&gt; 0x20867c0] str=&#39;\val1&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:53</a>.0-53.0&gt; [0x208fe00] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:54</a>.0-54.0&gt; [0x208fce0] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x208ff80] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:54</a>.0-54.0&gt; [0x20900a0] basic_prep
                AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2090220] basic_prep
                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2090340] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:54</a>.0-54.0&gt; [0x20904a0 -&gt; 0x2087440] str=&#39;\result&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:54</a>.0-54.0&gt; [0x20907e0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20906a0] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20909a0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2091520] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:55</a>.0-55.0&gt; [0x2090ac0] basic_prep
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:56</a>.0-56.0&gt; [0x2090c00] basic_prep
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:57</a>.0-57.0&gt; [0x2090de0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:57</a>.0-57.0&gt; [0x2091340 -&gt; 0x20864f0] str=&#39;\error&#39; basic_prep
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:57</a>.0-57.0&gt; [0x2091660] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:60</a>.0-60.0&gt; [0x2091820] basic_prep
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2091940] basic_prep
              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:60</a>.0-60.0&gt; [0x2091a60] basic_prep
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2091be0] basic_prep
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:60</a>.0-60.0&gt; [0x2091d00 -&gt; 0x20864f0] str=&#39;\error&#39; basic_prep
                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:60</a>.0-60.0&gt; [0x2092000] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2091ee0] basic_prep
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x20921c0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2092800] basic_prep
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:61</a>.0-61.0&gt; [0x20922e0] basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_main

2.2. Analyzing design hierarchy..
Top module:  \work_main
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_main.$proc$slpp_all/surelog.uhdm:0$2&#39;.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$slpp_all/surelog.uhdm:0$2 in module work_main.
Removed 1 dead cases from process $proc$<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>$1 in module work_main.
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>$1 in module work_main.
Removed a total of 1 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 3 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_main.$proc$slpp_all/surelog.uhdm:0$2&#39;.
     1/3: $3\error[0:0]
     2/3: $2\error[0:0]
     3/3: $1\error[0:0]
Creating decoders for process `\work_main.$proc$<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>$1&#39;.
     1/1: $1\result[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_main.\error&#39; from process `\work_main.$proc$slpp_all/surelog.uhdm:0$2&#39;.
No latch inferred for signal `\work_main.\val1&#39; from process `\work_main.$proc$slpp_all/surelog.uhdm:0$2&#39;.
No latch inferred for signal `\work_main.\result&#39; from process `\work_main.$proc$<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\work_main.$proc$slpp_all/surelog.uhdm:0$2&#39;.
Removing empty process `work_main.$proc$slpp_all/surelog.uhdm:0$2&#39;.
Found and cleaned up 1 empty switch in `\work_main.$proc$<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>$1&#39;.
Removing empty process `work_main.$proc$<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>$1&#39;.
Cleaned up 4 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_main..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_main ===

   Number of wires:                 27
   Number of wire bits:             41
   Number of public wires:           4
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $eq                             6
     $logic_not                      3
     $mux                            3
     $pmux                           1

8. Executing CHECK pass (checking for obvious problems).
checking module work_main..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_main&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
        &#34;$eq$slpp_all/surelog.uhdm:0$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 5 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$5&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 6 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$7&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 7 ]
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 8 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 9 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$4&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5 ],
            &#34;Y&#34;: [ 10 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$6&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 6 ],
            &#34;Y&#34;: [ 11 ]
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$8&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$logic_not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 7 ],
            &#34;Y&#34;: [ 12 ]
          }
        },
        &#34;$procmux$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 13 ],
            &#34;B&#34;: [ &#34;1&#34; ],
            &#34;S&#34;: [ 12 ],
            &#34;Y&#34;: [ 8 ]
          }
        },
        &#34;$procmux$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 14 ],
            &#34;B&#34;: [ &#34;1&#34; ],
            &#34;S&#34;: [ 11 ],
            &#34;Y&#34;: [ 13 ]
          }
        },
        &#34;$procmux$17&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$mux&#34;,
          &#34;parameters&#34;: {
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34; ],
            &#34;B&#34;: [ &#34;1&#34; ],
            &#34;S&#34;: [ 10 ],
            &#34;Y&#34;: [ 14 ]
          }
        },
        &#34;$procmux$20&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000000010&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0|<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:28</a>.0-28.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 15, 16 ],
            &#34;Y&#34;: [ 2, 3, 4 ]
          }
        },
        &#34;$procmux$21_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0|<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:28</a>.0-28.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 15 ]
          }
        },
        &#34;$procmux$22_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:29</a>.0-29.0|<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:28</a>.0-28.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 16 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\error[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$0\\result[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2, 3, 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>.0-27.0&#34;
          }
        },
        &#34;$0\\val1[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$1\\error[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$1\\result[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2, 3, 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>.0-27.0&#34;
          }
        },
        &#34;$2\\error[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$3\\error[0:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$5_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$7_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$eq$slpp_all/surelog.uhdm:0$9_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$4_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$6_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$logic_not$slpp_all/surelog.uhdm:0$8_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$procmux$11_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$12_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 12 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$14_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 13 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$15_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 11 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$17_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 14 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$18_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$20_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 2, 3, 4 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$21_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 15 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$22_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 16 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;error&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:23</a>.0-23.0&#34;
          }
        },
        &#34;result&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:25</a>.0-25.0&#34;
          }
        },
        &#34;val1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&#34;
          }
        },
        &#34;val2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 17, 18, 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_main&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_main();
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _00_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>.0-27.0&#34; *)
  wire [2:0] _01_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire [2:0] _02_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _03_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:27</a>.0-27.0&#34; *)
  wire [2:0] _04_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _05_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _06_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _07_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _08_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _09_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _10_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _11_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _12_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire [2:0] _20_;
  wire _21_;
  wire _22_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:23</a>.0-23.0&#34; *)
  wire error;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:25</a>.0-25.0&#34; *)
  wire [2:0] result;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&#34; *)
  wire [2:0] val1;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:24</a>.0-24.0&#34; *)
  wire [2:0] val2;
  assign _07_ = 32&#39;(result) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d0;
  assign _08_ = 32&#39;(result) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d1;
  assign _09_ = 32&#39;(result) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d4;
  assign _10_ = 32&#39;(_06_) == (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d0;
  assign _11_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _07_;
  assign _12_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _08_;
  assign _13_ = ! (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) _09_;
  assign _14_ = _15_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h1 : _05_;
  assign _16_ = _17_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h1 : _03_;
  assign _18_ = _19_ ? (* full_case = 32&#39;d1 *) (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 1&#39;h1 : 1&#39;h0;
  function [2:0] _33_;
    input [2:0] a;
    input [5:0] b;
    input [1:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0|<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:28</a>.0-28.0&#34; *)
    (* parallel_case *)
    case (s)
      2&#39;b01:
        _33_ = b[2:0];
      2&#39;b10:
        _33_ = b[5:3];
      default:
        _33_ = a;
    endcase
  endfunction
  assign _20_ = _33_(3&#39;h4, 6&#39;h01, { _22_, _21_ });
  assign _21_ = val1 == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:30</a>.0-30.0|<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:28</a>.0-28.0&#34; *) 3&#39;h1;
  assign _22_ = val1 == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:29</a>.0-29.0|<a href="../../../../third_party/tests/ivtest/ivltests/casez3.10D.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/casez3.10D.v:28</a>.0-28.0&#34; *) 3&#39;h0;
  assign _00_ = _06_;
  assign _02_ = 3&#39;h1;
  assign _01_ = _04_;
  assign _15_ = _13_;
  assign _06_ = _14_;
  assign _17_ = _12_;
  assign _05_ = _16_;
  assign _19_ = _11_;
  assign _03_ = _18_;
  assign _04_ = _20_;
  assign error = _14_;
  assign val1 = 3&#39;h1;
  assign result = _20_;
endmodule

End of script. Logfile hash: 2c1bd25e08, CPU: user 0.02s system 0.00s, MEM: 13.30 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 66% 2x read_uhdm (0 sec), 33% 2x write_verilog (0 sec), ...

</pre>
</body>