[
    {
        "publicationNumber": "6570653",
        "doi": "10.1109/JXCDC.2025.3539470",
        "publicationYear": "2025",
        "publicationDate": "2025",
        "articleNumber": "10876176",
        "articleTitle": "Device Nonideality-Aware Compute-in-Memory Array Architecting: Direct Voltage Sensing, Iâ€“V Symmetric Bitcell, and Padding Array",
        "volume": "11",
        "issue": null,
        "startPage": "19",
        "endPage": "24",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Journal on Exploratory Solid-State Computational Devices and Circuits",
        "authors": [
            {
                "id": 972865252167033,
                "preferredName": "Jianzi Jin",
                "firstName": "Jianzi",
                "lastName": "Jin"
            },
            {
                "id": 37086840201,
                "preferredName": "Shifan Gao",
                "firstName": "Shifan",
                "lastName": "Gao"
            },
            {
                "id": 37089571573,
                "preferredName": "Cimang Lu",
                "firstName": "Cimang",
                "lastName": "Lu"
            },
            {
                "id": 37087881418,
                "preferredName": "Xiang Qiu",
                "firstName": "Xiang",
                "lastName": "Qiu"
            },
            {
                "id": 37085504358,
                "preferredName": "Yi Zhao",
                "firstName": "Yi",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "6570653",
        "doi": "10.1109/JXCDC.2025.3530906",
        "publicationYear": "2025",
        "publicationDate": "2025",
        "articleNumber": "10843777",
        "articleTitle": "MESO-CMOS Hybrid Circuits With Time-Multiplexing Technique for Energy and Area-Efficient Computing in Memory",
        "volume": "11",
        "issue": null,
        "startPage": "1",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Journal on Exploratory Solid-State Computational Devices and Circuits",
        "authors": [
            {
                "id": 359770064371010,
                "preferredName": "Tzuping Huang",
                "firstName": "Tzuping",
                "lastName": "Huang"
            },
            {
                "id": 37089186022,
                "preferredName": "Linran Zhao",
                "firstName": "Linran",
                "lastName": "Zhao"
            },
            {
                "id": 37090033116,
                "preferredName": "Yiming Han",
                "firstName": "Yiming",
                "lastName": "Han"
            },
            {
                "id": 38548647600,
                "preferredName": "Hai Li",
                "firstName": "Hai",
                "lastName": "Li"
            },
            {
                "id": 37275060200,
                "preferredName": "Ian A. Young",
                "firstName": "Ian A.",
                "lastName": "Young"
            },
            {
                "id": 37085734468,
                "preferredName": "Yaoyao Jia",
                "firstName": "Yaoyao",
                "lastName": "Jia"
            }
        ]
    },
    {
        "publicationNumber": "6570653",
        "doi": "10.1109/JXCDC.2025.3547797",
        "publicationYear": "2025",
        "publicationDate": null,
        "articleNumber": "10909519",
        "articleTitle": "Cryogenic Hyper-Dimensional In-Memory Computing using Ferroelectric TCAM",
        "volume": "PP",
        "issue": "99",
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Early Access Articles",
        "publicationTitle": "IEEE Journal on Exploratory Solid-State Computational Devices and Circuits",
        "authors": [
            {
                "id": 37086579737,
                "preferredName": "Shivendra Singh Parihar",
                "firstName": "Shivendra Singh",
                "lastName": "Parihar"
            },
            {
                "id": 37089477116,
                "preferredName": "Shubham Kumar",
                "firstName": "Shubham",
                "lastName": "Kumar"
            },
            {
                "id": 37089460051,
                "preferredName": "Swetaki Chatterjee",
                "firstName": "Swetaki",
                "lastName": "Chatterjee"
            },
            {
                "id": 37085890803,
                "preferredName": "Girish Pahwa",
                "firstName": "Girish",
                "lastName": "Pahwa"
            },
            {
                "id": 37294263800,
                "preferredName": "Yogesh Singh Chauhan",
                "firstName": "Yogesh Singh",
                "lastName": "Chauhan"
            },
            {
                "id": 37845811200,
                "preferredName": "Hussam Amrouch",
                "firstName": "Hussam",
                "lastName": "Amrouch"
            }
        ]
    },
    {
        "publicationNumber": "6570653",
        "doi": "10.1109/JXCDC.2025.3534560",
        "publicationYear": "2025",
        "publicationDate": "2025",
        "articleNumber": "10854426",
        "articleTitle": "Co-Optimization of Power Delivery Network Design for 3-D Heterogeneous Integration of RRAM-Based Compute In-Memory Accelerators",
        "volume": "11",
        "issue": null,
        "startPage": "10",
        "endPage": "18",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Journal on Exploratory Solid-State Computational Devices and Circuits",
        "authors": [
            {
                "id": 37089698217,
                "preferredName": "Madison Manley",
                "firstName": "Madison",
                "lastName": "Manley"
            },
            {
                "id": 37089565193,
                "preferredName": "James Read",
                "firstName": "James",
                "lastName": "Read"
            },
            {
                "id": 37087123588,
                "preferredName": "Ankit Kaul",
                "firstName": "Ankit",
                "lastName": "Kaul"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            },
            {
                "id": 829056796973149,
                "preferredName": "Muhannad Bakir",
                "firstName": "Muhannad",
                "lastName": "Bakir"
            }
        ]
    },
    {
        "publicationNumber": "6570653",
        "doi": "10.1109/JXCDC.2025.3538702",
        "publicationYear": "2025",
        "publicationDate": "2025",
        "articleNumber": "10870055",
        "articleTitle": "Binarized Neural-Network Parallel-Processing Accelerator Macro Designed for an Energy Efficiency Higher Than 100 TOPS/W",
        "volume": "11",
        "issue": null,
        "startPage": "25",
        "endPage": "33",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Journal on Exploratory Solid-State Computational Devices and Circuits",
        "authors": [
            {
                "id": 37088346711,
                "preferredName": "Yusaku Shiotsu",
                "firstName": "Yusaku",
                "lastName": "Shiotsu"
            },
            {
                "id": 440879976092326,
                "preferredName": "Satoshi Sugahara",
                "firstName": "Satoshi",
                "lastName": "Sugahara"
            }
        ]
    }
]