{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701744079257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701744079257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 21:41:19 2023 " "Processing started: Mon Dec  4 21:41:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701744079257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744079257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744079257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701744079365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701744079365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "alu.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083795 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-sim " "Found design unit 1: alu_tb-sim" {  } { { "alu_tb.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083795 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-IO_WRAP " "Found design unit 1: memory-IO_WRAP" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083796 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-bhv " "Found design unit 1: reg32-bhv" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083796 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/reg32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tb-tb_architecture " "Found design unit 1: memory_tb-tb_architecture" {  } { { "Memory_tb.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083796 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "Memory_tb.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combitnational_Logic/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Combitnational_Logic/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-bhv " "Found design unit 1: mux2to1-bhv" {  } { { "Combitnational_Logic/mux2to1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux2to1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083796 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "Combitnational_Logic/mux2to1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combitnational_Logic/mux4o1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Combitnational_Logic/mux4o1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-bhv " "Found design unit 1: mux4to1-bhv" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083797 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "datapath.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083797 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-sync_read " "Found design unit 1: registerfile-sync_read" {  } { { "registerfile.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/registerfile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083797 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/registerfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083797 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Combitnational_Logic/ZeroExtend.vhd " "Can't analyze file -- file Combitnational_Logic/ZeroExtend.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701744083798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combitnational_Logic/SignExtend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Combitnational_Logic/SignExtend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-Behavioral " "Found design unit 1: SignExtend-Behavioral" {  } { { "Combitnational_Logic/SignExtend.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/SignExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083798 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "Combitnational_Logic/SignExtend.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/SignExtend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combitnational_Logic/ShiftLeft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Combitnational_Logic/ShiftLeft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-Behavioral " "Found design unit 1: ShiftLeft-Behavioral" {  } { { "Combitnational_Logic/ShiftLeft.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/ShiftLeft.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083798 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "Combitnational_Logic/ShiftLeft.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/ShiftLeft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combitnational_Logic/Concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Combitnational_Logic/Concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Concat-Behavioral " "Found design unit 1: Concat-Behavioral" {  } { { "Combitnational_Logic/Concat.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/Concat.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083798 ""} { "Info" "ISGN_ENTITY_NAME" "1 Concat " "Found entity 1: Concat" {  } { { "Combitnational_Logic/Concat.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/Concat.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Combitnational_Logic/ALUControl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Combitnational_Logic/ALUControl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-rtl " "Found design unit 1: ALUControl-rtl" {  } { { "Combitnational_Logic/ALUControl.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/ALUControl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083799 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "Combitnational_Logic/ALUControl.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/ALUControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-rtl " "Found design unit 1: CONTROLLER-rtl" {  } { { "Controller.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Controller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083799 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "Controller.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-bhv " "Found design unit 1: top_level-bhv" {  } { { "top_level.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/top_level.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083799 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "Ram.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083799 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_tb-tb_arch " "Found design unit 1: top_level_tb-tb_arch" {  } { { "top_level_tb.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/top_level_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083800 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_tb " "Found entity 1: top_level_tb" {  } { { "top_level_tb.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/top_level_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GCD-bhv " "Found design unit 1: GCD-bhv" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083800 ""} { "Info" "ISGN_ENTITY_NAME" "1 GCD " "Found entity 1: GCD" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavior " "Found design unit 1: decoder-Behavior" {  } { { "decoder.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083800 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GCD " "Elaborating entity \"GCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701744083829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:CPU " "Elaborating entity \"top_level\" for hierarchy \"top_level:CPU\"" {  } { { "GCD.vhd" "CPU" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER top_level:CPU\|CONTROLLER:CTRL " "Elaborating entity \"CONTROLLER\" for hierarchy \"top_level:CPU\|CONTROLLER:CTRL\"" {  } { { "top_level.vhd" "CTRL" { Text "/home/diamond/DD_Labs/MIPS/top_level.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top_level:CPU\|datapath:DATA " "Elaborating entity \"datapath\" for hierarchy \"top_level:CPU\|datapath:DATA\"" {  } { { "top_level.vhd" "DATA" { Text "/home/diamond/DD_Labs/MIPS/top_level.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 top_level:CPU\|datapath:DATA\|reg32:PROGRAM_COUNTER " "Elaborating entity \"reg32\" for hierarchy \"top_level:CPU\|datapath:DATA\|reg32:PROGRAM_COUNTER\"" {  } { { "datapath.vhd" "PROGRAM_COUNTER" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 top_level:CPU\|datapath:DATA\|mux2to1:MUX_TO_MEMORY " "Elaborating entity \"mux2to1\" for hierarchy \"top_level:CPU\|datapath:DATA\|mux2to1:MUX_TO_MEMORY\"" {  } { { "datapath.vhd" "MUX_TO_MEMORY" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory top_level:CPU\|datapath:DATA\|memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"top_level:CPU\|datapath:DATA\|memory:MEMORY\"" {  } { { "datapath.vhd" "MEMORY" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083859 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataIn Memory.vhd(84) " "VHDL Process Statement warning at Memory.vhd(84): signal \"DataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701744083861 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OutPortin Memory.vhd(78) " "VHDL Process Statement warning at Memory.vhd(78): inferring latch(es) for signal or variable \"OutPortin\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701744083861 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[0\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[0\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[1\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[1\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[2\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[2\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[3\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[3\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[4\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[4\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[5\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[5\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[6\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[6\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[7\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[7\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[8\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[8\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[9\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[9\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[10\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[10\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[11\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[11\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[12\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[12\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[13\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[13\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[14\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[14\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[15\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[15\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[16\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[16\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[17\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[17\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[18\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[18\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[19\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[19\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[20\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[20\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[21\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[21\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[22\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[22\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[23\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[23\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[24\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[24\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[25\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[25\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[26\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[26\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[27\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[27\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[28\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[28\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[29\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[29\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[30\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[30\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083862 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPortin\[31\] Memory.vhd(78) " "Inferred latch for \"OutPortin\[31\]\" at Memory.vhd(78)" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083863 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux " "Elaborating entity \"mux4to1\" for hierarchy \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\"" {  } { { "Memory.vhd" "U_4to1Mux" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083866 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux4o1.vhd(20) " "VHDL Process Statement warning at mux4o1.vhd(20): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux4o1.vhd(20) " "Inferred latch for \"output\[0\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux4o1.vhd(20) " "Inferred latch for \"output\[1\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux4o1.vhd(20) " "Inferred latch for \"output\[2\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux4o1.vhd(20) " "Inferred latch for \"output\[3\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] mux4o1.vhd(20) " "Inferred latch for \"output\[4\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] mux4o1.vhd(20) " "Inferred latch for \"output\[5\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] mux4o1.vhd(20) " "Inferred latch for \"output\[6\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] mux4o1.vhd(20) " "Inferred latch for \"output\[7\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] mux4o1.vhd(20) " "Inferred latch for \"output\[8\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] mux4o1.vhd(20) " "Inferred latch for \"output\[9\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] mux4o1.vhd(20) " "Inferred latch for \"output\[10\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] mux4o1.vhd(20) " "Inferred latch for \"output\[11\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] mux4o1.vhd(20) " "Inferred latch for \"output\[12\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] mux4o1.vhd(20) " "Inferred latch for \"output\[13\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] mux4o1.vhd(20) " "Inferred latch for \"output\[14\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] mux4o1.vhd(20) " "Inferred latch for \"output\[15\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[16\] mux4o1.vhd(20) " "Inferred latch for \"output\[16\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[17\] mux4o1.vhd(20) " "Inferred latch for \"output\[17\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[18\] mux4o1.vhd(20) " "Inferred latch for \"output\[18\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[19\] mux4o1.vhd(20) " "Inferred latch for \"output\[19\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[20\] mux4o1.vhd(20) " "Inferred latch for \"output\[20\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[21\] mux4o1.vhd(20) " "Inferred latch for \"output\[21\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[22\] mux4o1.vhd(20) " "Inferred latch for \"output\[22\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[23\] mux4o1.vhd(20) " "Inferred latch for \"output\[23\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[24\] mux4o1.vhd(20) " "Inferred latch for \"output\[24\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[25\] mux4o1.vhd(20) " "Inferred latch for \"output\[25\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[26\] mux4o1.vhd(20) " "Inferred latch for \"output\[26\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[27\] mux4o1.vhd(20) " "Inferred latch for \"output\[27\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[28\] mux4o1.vhd(20) " "Inferred latch for \"output\[28\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[29\] mux4o1.vhd(20) " "Inferred latch for \"output\[29\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[30\] mux4o1.vhd(20) " "Inferred latch for \"output\[30\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[31\] mux4o1.vhd(20) " "Inferred latch for \"output\[31\]\" at mux4o1.vhd(20)" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083867 "|GCD|top_level:CPU|datapath:DATA|memory:MEMORY|mux4to1:U_4to1Mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM " "Elaborating entity \"Ram\" for hierarchy \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\"" {  } { { "Memory.vhd" "U_RAM" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "Ram.vhd" "altsyncram_component" { Text "/home/diamond/DD_Labs/MIPS/Ram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "Ram.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Ram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Test.mif " "Parameter \"init_file\" = \"Test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744083894 ""}  } { { "Ram.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Ram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701744083894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_17r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_17r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_17r3 " "Found entity 1: altsyncram_17r3" {  } { { "db/altsyncram_17r3.tdf" "" { Text "/home/diamond/DD_Labs/MIPS/db/altsyncram_17r3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744083916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744083916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_17r3 top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_17r3:auto_generated " "Elaborating entity \"altsyncram_17r3\" for hierarchy \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|Ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_17r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diamond/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 top_level:CPU\|datapath:DATA\|mux2to1:IR_MUX_TO_REGISTER_FILE " "Elaborating entity \"mux2to1\" for hierarchy \"top_level:CPU\|datapath:DATA\|mux2to1:IR_MUX_TO_REGISTER_FILE\"" {  } { { "datapath.vhd" "IR_MUX_TO_REGISTER_FILE" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile top_level:CPU\|datapath:DATA\|registerfile:REGISTER_FILE " "Elaborating entity \"registerfile\" for hierarchy \"top_level:CPU\|datapath:DATA\|registerfile:REGISTER_FILE\"" {  } { { "datapath.vhd" "REGISTER_FILE" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend top_level:CPU\|datapath:DATA\|SignExtend:SIGN_EXTEND " "Elaborating entity \"SignExtend\" for hierarchy \"top_level:CPU\|datapath:DATA\|SignExtend:SIGN_EXTEND\"" {  } { { "datapath.vhd" "SIGN_EXTEND" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083923 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isSigned SignExtend.vhd(16) " "VHDL Process Statement warning at SignExtend.vhd(16): signal \"isSigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Combitnational_Logic/SignExtend.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/SignExtend.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701744083923 "|GCD|top_level:CPU|datapath:DATA|SignExtend:SIGN_EXTEND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft top_level:CPU\|datapath:DATA\|ShiftLeft:SHIFTLEFT_TO_MUX " "Elaborating entity \"ShiftLeft\" for hierarchy \"top_level:CPU\|datapath:DATA\|ShiftLeft:SHIFTLEFT_TO_MUX\"" {  } { { "datapath.vhd" "SHIFTLEFT_TO_MUX" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top_level:CPU\|datapath:DATA\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"top_level:CPU\|datapath:DATA\|alu:ALU\"" {  } { { "datapath.vhd" "ALU" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Concat top_level:CPU\|datapath:DATA\|Concat:CONCAT_TO_MUX " "Elaborating entity \"Concat\" for hierarchy \"top_level:CPU\|datapath:DATA\|Concat:CONCAT_TO_MUX\"" {  } { { "datapath.vhd" "CONCAT_TO_MUX" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl top_level:CPU\|datapath:DATA\|ALUControl:ALU_CONTROL " "Elaborating entity \"ALUControl\" for hierarchy \"top_level:CPU\|datapath:DATA\|ALUControl:ALU_CONTROL\"" {  } { { "datapath.vhd" "ALU_CONTROL" { Text "/home/diamond/DD_Labs/MIPS/datapath.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:U_LED5 " "Elaborating entity \"decoder\" for hierarchy \"decoder:U_LED5\"" {  } { { "GCD.vhd" "U_LED5" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744083929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[0\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[0\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[1\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[1\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[2\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[2\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[3\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[3\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[4\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[4\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[5\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[5\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[6\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[6\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[7\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[7\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[8\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[8\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[9\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[9\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[10\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[10\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[11\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[11\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[12\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[12\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[13\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[13\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[14\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[14\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[15\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[15\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[16\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[16\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[17\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[17\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[18\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[18\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[19\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[19\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[20\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[20\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[21\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[21\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[22\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[22\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[23\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[23\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[24\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[24\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[25\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[25\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[26\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[26\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[27\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[27\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[28\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[28\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[29\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[29\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[30\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[30\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[31\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_LOGIC\|output\[31\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[0\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[0\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[1\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[1\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[2\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[2\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[3\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[3\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[4\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[4\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[5\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[5\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[6\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[6\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[7\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[7\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[8\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[8\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[9\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[9\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[10\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[10\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[11\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[11\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[12\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[12\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[13\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[13\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[14\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[14\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[15\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[15\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[16\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[16\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[17\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[17\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[18\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[18\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[19\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[19\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[20\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[20\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[21\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[21\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[22\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[22\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[23\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[23\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[24\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[24\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[25\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[25\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[26\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[26\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[27\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[27\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[28\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[28\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[29\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[29\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[30\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[30\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[31\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:DESTINATION_MUX\|output\[31\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[0\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[0\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[1\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[1\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[2\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[2\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[3\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[3\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[4\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[4\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[5\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[5\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[6\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[6\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[7\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[7\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[8\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[8\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[9\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[9\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[10\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[10\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[11\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[11\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[12\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[12\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[13\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[13\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[14\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[14\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[15\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[15\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[16\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[16\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[17\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[17\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[18\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[18\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[19\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[19\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[20\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[20\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[21\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[21\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[22\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[22\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[23\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[23\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[24\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[24\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[25\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[25\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[26\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[26\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[27\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[27\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[28\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[28\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[29\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[29\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[30\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[30\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[31\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|mux4to1:MUX_TO_ALU_BOTTOM\|output\[31\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[0\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[0\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[1\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[1\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[2\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[2\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[3\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[3\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[4\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[4\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[5\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[5\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[6\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[6\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[7\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[7\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[8\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[8\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[9\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[9\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[10\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[10\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[11\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[11\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[12\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[12\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[13\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[13\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[14\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[14\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[15\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[15\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[16\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[16\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[17\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[17\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[18\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[18\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[19\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[19\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[20\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[20\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[21\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[21\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[22\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[22\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[23\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[23\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[24\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[24\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[25\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[25\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[26\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[26\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[27\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[27\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[28\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[28\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[29\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[29\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[30\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[30\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[31\] " "LATCH primitive \"top_level:CPU\|datapath:DATA\|memory:MEMORY\|mux4to1:U_4to1Mux\|output\[31\]\" is permanently enabled" {  } { { "Combitnational_Logic/mux4o1.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Combitnational_Logic/mux4o1.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701744084310 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "top_level:CPU\|datapath:DATA\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top_level:CPU\|datapath:DATA\|alu:ALU\|Mult0\"" {  } { { "alu.vhd" "Mult0" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701744085057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top_level:CPU\|datapath:DATA\|alu:ALU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top_level:CPU\|datapath:DATA\|alu:ALU\|Mult1\"" {  } { { "alu.vhd" "Mult1" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 77 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701744085057 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701744085057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult0\"" {  } { { "alu.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744085073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085074 ""}  } { { "alu.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701744085074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "/home/diamond/DD_Labs/MIPS/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744085092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744085092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult1\"" {  } { { "alu.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 77 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744085095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult1 " "Instantiated megafunction \"top_level:CPU\|datapath:DATA\|alu:ALU\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701744085095 ""}  } { { "alu.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/alu.vhd" 77 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701744085095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "/home/diamond/DD_Labs/MIPS/db/mult_tns.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701744085113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744085113 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701744085415 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701744085415 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Memory.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/Memory.vhd" 95 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701744085424 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701744085424 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SSG0\[7\] VCC " "Pin \"SSG0\[7\]\" is stuck at VCC" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701744086368 "|GCD|SSG0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSG1\[7\] VCC " "Pin \"SSG1\[7\]\" is stuck at VCC" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701744086368 "|GCD|SSG1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSG2\[7\] VCC " "Pin \"SSG2\[7\]\" is stuck at VCC" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701744086368 "|GCD|SSG2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSG3\[7\] VCC " "Pin \"SSG3\[7\]\" is stuck at VCC" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701744086368 "|GCD|SSG3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSG4\[7\] VCC " "Pin \"SSG4\[7\]\" is stuck at VCC" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701744086368 "|GCD|SSG4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSG5\[7\] VCC " "Pin \"SSG5\[7\]\" is stuck at VCC" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701744086368 "|GCD|SSG5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701744086368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701744086464 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701744088928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701744089095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701744089095 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "GCD.vhd" "" { Text "/home/diamond/DD_Labs/MIPS/GCD.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701744089239 "|GCD|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701744089239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4263 " "Implemented 4263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701744089240 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701744089240 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4153 " "Implemented 4153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701744089240 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701744089240 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701744089240 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701744089240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701744089249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 21:41:29 2023 " "Processing ended: Mon Dec  4 21:41:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701744089249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701744089249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701744089249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701744089249 ""}
