{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618101348628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618101348628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 19:35:48 2021 " "Processing started: Sat Apr 10 19:35:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618101348628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1618101348628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab01-s4b -c lab01-s4b --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab01-s4b -c lab01-s4b --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1618101348628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1618101348878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1618101348878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/github/lab00-manperezca/hdl/src/solucion/src/sum4b_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manuel/documents/github/lab00-manperezca/hdl/src/solucion/src/sum4b_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4b_TB " "Found entity 1: sum4b_TB" {  } { { "../src/sum4b_TB.v" "" { Text "C:/Users/MANUEL/Documents/GitHub/lab00-manperezca/hdl/src/solucion/src/sum4b_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618101355170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618101355170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/github/lab00-manperezca/hdl/src/solucion/src/sum1bcc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manuel/documents/github/lab00-manperezca/hdl/src/solucion/src/sum1bcc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum1bcc " "Found entity 1: sum1bcc" {  } { { "../src/sum1bcc.v" "" { Text "C:/Users/MANUEL/Documents/GitHub/lab00-manperezca/hdl/src/solucion/src/sum1bcc.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618101355171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618101355171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/github/lab00-manperezca/hdl/src/solucion/src/sum4b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/manuel/documents/github/lab00-manperezca/hdl/src/solucion/src/sum4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4b " "Found entity 1: sum4b" {  } { { "../src/sum4b.v" "" { Text "C:/Users/MANUEL/Documents/GitHub/lab00-manperezca/hdl/src/solucion/src/sum4b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618101355172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618101355172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sum4b " "Elaborating entity \"sum4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1618101355196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum1bcc sum1bcc:s0 " "Elaborating entity \"sum1bcc\" for hierarchy \"sum1bcc:s0\"" {  } { { "../src/sum4b.v" "s0" { Text "C:/Users/MANUEL/Documents/GitHub/lab00-manperezca/hdl/src/solucion/src/sum4b.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618101355218 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1618101355245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618101355275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 19:35:55 2021 " "Processing ended: Sat Apr 10 19:35:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618101355275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618101355275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618101355275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618101355275 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618101355865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618101356227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618101356227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 19:35:56 2021 " "Processing started: Sat Apr 10 19:35:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618101356227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1618101356227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab01-s4b lab01-s4b " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim lab01-s4b lab01-s4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1618101356227 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim lab01-s4b lab01-s4b " "Quartus(args): --rtl_sim lab01-s4b lab01-s4b" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1618101356227 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1618101356352 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1618101356415 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1618101356415 ""}
{ "Warning" "0" "" "Warning: File lab01-s4b_run_msim_rtl_verilog.do already exists - backing up current file as lab01-s4b_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File lab01-s4b_run_msim_rtl_verilog.do already exists - backing up current file as lab01-s4b_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1618101356493 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/MANUEL/Documents/GitHub/lab00-manperezca/hdl/src/solucion/quartus/simulation/modelsim/lab01-s4b_run_msim_rtl_verilog.do" {  } { { "C:/Users/MANUEL/Documents/GitHub/lab00-manperezca/hdl/src/solucion/quartus/simulation/modelsim/lab01-s4b_run_msim_rtl_verilog.do" "0" { Text "C:/Users/MANUEL/Documents/GitHub/lab00-manperezca/hdl/src/solucion/quartus/simulation/modelsim/lab01-s4b_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/MANUEL/Documents/GitHub/lab00-manperezca/hdl/src/solucion/quartus/simulation/modelsim/lab01-s4b_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1618101356493 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1618101356493 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1618101356493 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1618101356508 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/MANUEL/Documents/GitHub/lab00-manperezca/hdl/src/solucion/quartus/lab01-s4b_nativelink_simulation.rpt" {  } { { "C:/Users/MANUEL/Documents/GitHub/lab00-manperezca/hdl/src/solucion/quartus/lab01-s4b_nativelink_simulation.rpt" "0" { Text "C:/Users/MANUEL/Documents/GitHub/lab00-manperezca/hdl/src/solucion/quartus/lab01-s4b_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/MANUEL/Documents/GitHub/lab00-manperezca/hdl/src/solucion/quartus/lab01-s4b_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1618101356508 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1618101356508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618101356508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 19:35:56 2021 " "Processing ended: Sat Apr 10 19:35:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618101356508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618101356508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618101356508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1618101356508 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1618101388555 ""}
