# EasyHDLLibrary
A coocbook of HDL (primarily Verilog) modules

Modules:
Data Stcructures:
Fifo with synchronous clear, push and pop bu clock, with parametrized data by data width and capacity.

Clock utils:
Clock divider vy specific value.

All modules contains tests with setting test signals by .tcl script and were successfully implemented in various applications.

Tested with Vivado 2016.2 Web Pack
