// Seed: 1395932866
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  output id_1;
  assign id_1 = id_2;
  type_5(
      1, 1'd0, 1
  );
  assign id_1 = 1;
  wire id_3, id_4 = id_4[""];
endmodule
