xmverilog(64): 22.09-s001: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xmverilog	22.09-s001: Started on Jul 17, 2025 at 00:43:40 PDT
xmverilog
	-f filelist.f
		../../../cgra_core/commit_stage/block_commit_table.sv
		./tb_block_commit_table.sv
	-sv
	-64bit
	+access+rcw
	-top
	tb_block_commit_table
	-stop_on_build_error
	-timescale
	1ns/1ps
file: ../../../cgra_core/commit_stage/block_commit_table.sv
	module worklib.block_commit_table:sv
		errors: 0, warnings: 0
file: ./tb_block_commit_table.sv
	module worklib.tb_block_commit_table:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.block_commit_table:sv <0x3c0eda2f>
			streams:  14, words: 28023
		worklib.tb_block_commit_table:sv <0x58fe1b3a>
			streams:  23, words: 51822
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              40      40
		Scalar wires:            9       -
		Vectored wires:         11       -
		Always blocks:           6       6
		Initial blocks:          4       4
		Cont. assignments:       2       2
		Pseudo assignments:     15      15
		Assertions:              3       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_block_commit_table:sv
Loading snapshot worklib.tb_block_commit_table:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /data/eda_tools/cadence/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> run

========================================
Starting Block Commit Table Testbench
MAX_NUM_CTA=4, MAX_EBLOCK=8
========================================


[Test 1] Basic insert and commit
  PASS: Entry committed immediately with zero pending counts

[Test 2] Multiple inserts with different e_block_ids
  PASS: Entry successfully inserted with pending counts
  PASS: Entry successfully inserted with pending counts
  PASS: Entry successfully inserted with pending counts
  PASS: Entry successfully inserted with pending counts
  PASS: Entry successfully popped after pending counts reached zero
  PASS: Entry successfully popped after pending counts reached zero
  PASS: Entry successfully popped after pending counts reached zero
  PASS: Entry successfully popped after pending counts reached zero

[Test 4] Round-robin commit priority
  PASS: Entry successfully inserted with pending counts
  PASS: Entry successfully inserted with pending counts
  PASS: Entry successfully inserted with pending counts
  PASS: Entry successfully inserted with pending counts
  PASS: Entry successfully popped in round-robin order
  PASS: Entry successfully popped in round-robin order
  PASS: Entry successfully popped in round-robin order
  PASS: Entry successfully popped in round-robin order

[Test 5] Pop ready flow control
  PASS: Entry held when pop_ready is low
  PASS: Entry cleared when pop_ready went high

========================================
Test Summary:
Passed: 19
Failed: 0
========================================

Great! All tests passed successfully!


Simulation complete via $finish(1) at time 248750 PS + 0
./tb_block_commit_table.sv:116         $finish;
xcelium> exit
TOOL:	xmverilog	22.09-s001: Exiting on Jul 17, 2025 at 00:43:40 PDT  (total: 00:00:00)
