

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_k_0_k3'
================================================================
* Date:           Sat Sep  2 22:11:07 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3848|     3848|  38.480 us|  38.480 us|  3848|  3848|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k3  |     3846|     3846|        12|          5|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.44>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v96 = alloca i32 1"   --->   Operation 15 'alloca' 'v96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k3 = alloca i32 1"   --->   Operation 16 'alloca' 'k3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sub_ln182_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln182"   --->   Operation 17 'read' 'sub_ln182_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub_ln183_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %sub_ln183"   --->   Operation 18 'read' 'sub_ln183_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%v224_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %v224_load"   --->   Operation 20 'read' 'v224_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %tmp"   --->   Operation 21 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v209, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k3"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %v224_load_read, i32 %v96"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38.i"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%k3_1 = load i10 %k3" [kernel.cpp:181]   --->   Operation 26 'load' 'k3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v224_addr = getelementptr i32 %v224, i64 0, i64 %p_cast"   --->   Operation 27 'getelementptr' 'v224_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.77ns)   --->   "%icmp_ln181 = icmp_eq  i10 %k3_1, i10 768" [kernel.cpp:181]   --->   Operation 29 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_373 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 30 'speclooptripcount' 'empty_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln181 = add i10 %k3_1, i10 1" [kernel.cpp:181]   --->   Operation 31 'add' 'add_ln181' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %for.inc38.i.split, void %for.inc41.i.exitStub" [kernel.cpp:181]   --->   Operation 32 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i10 %k3_1" [kernel.cpp:183]   --->   Operation 33 'zext' 'zext_ln183' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln183_1 = zext i10 %k3_1" [kernel.cpp:183]   --->   Operation 34 'zext' 'zext_ln183_1' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.19ns)   --->   "%add_ln183 = add i20 %sub_ln183_read, i20 %zext_ln183_1" [kernel.cpp:183]   --->   Operation 35 'add' 'add_ln183' <Predicate = (!icmp_ln181)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln183_2 = zext i20 %add_ln183" [kernel.cpp:183]   --->   Operation 36 'zext' 'zext_ln183_2' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v209_addr = getelementptr i32 %v209, i64 0, i64 %zext_ln183_2" [kernel.cpp:183]   --->   Operation 37 'getelementptr' 'v209_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.81ns)   --->   "%add_ln182 = add i14 %sub_ln182_read, i14 %zext_ln183" [kernel.cpp:182]   --->   Operation 38 'add' 'add_ln182' <Predicate = (!icmp_ln181)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i14 %add_ln182" [kernel.cpp:182]   --->   Operation 39 'zext' 'zext_ln182' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%v223_addr = getelementptr i32 %v223, i64 0, i64 %zext_ln182" [kernel.cpp:182]   --->   Operation 40 'getelementptr' 'v223_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%v93 = load i14 %v223_addr" [kernel.cpp:182]   --->   Operation 41 'load' 'v93' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%v209_load = load i20 %v209_addr" [kernel.cpp:183]   --->   Operation 42 'load' 'v209_load' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 589824> <RAM>
ST_1 : Operation 43 [1/1] (1.77ns)   --->   "%ifzero = icmp_eq  i10 %add_ln181, i10 768" [kernel.cpp:181]   --->   Operation 43 'icmp' 'ifzero' <Predicate = (!icmp_ln181)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %ifzero, void %ifFalse, void %ifTrue" [kernel.cpp:181]   --->   Operation 44 'br' 'br_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%v93 = load i14 %v223_addr" [kernel.cpp:182]   --->   Operation 45 'load' 'v93' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%v209_load = load i20 %v209_addr" [kernel.cpp:183]   --->   Operation 46 'load' 'v209_load' <Predicate = (!icmp_ln181)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 589824> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%v94 = bitcast i32 %v209_load" [kernel.cpp:183]   --->   Operation 47 'bitcast' 'v94' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 48 [4/4] (5.70ns)   --->   "%v95 = fmul i32 %v93, i32 %v94" [kernel.cpp:184]   --->   Operation 48 'fmul' 'v95' <Predicate = (!icmp_ln181)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 49 [3/4] (5.70ns)   --->   "%v95 = fmul i32 %v93, i32 %v94" [kernel.cpp:184]   --->   Operation 49 'fmul' 'v95' <Predicate = (!icmp_ln181)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 50 [2/4] (5.70ns)   --->   "%v95 = fmul i32 %v93, i32 %v94" [kernel.cpp:184]   --->   Operation 50 'fmul' 'v95' <Predicate = (!icmp_ln181)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln181 = store i10 %add_ln181, i10 %k3" [kernel.cpp:181]   --->   Operation 51 'store' 'store_ln181' <Predicate = (!icmp_ln181)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 52 [1/4] (5.70ns)   --->   "%v95 = fmul i32 %v93, i32 %v94" [kernel.cpp:184]   --->   Operation 52 'fmul' 'v95' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%v96_load = load i32 %v96" [kernel.cpp:186]   --->   Operation 53 'load' 'v96_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [5/5] (7.25ns)   --->   "%v97 = fadd i32 %v96_load, i32 %v95" [kernel.cpp:186]   --->   Operation 54 'fadd' 'v97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 55 [4/5] (7.25ns)   --->   "%v97 = fadd i32 %v96_load, i32 %v95" [kernel.cpp:186]   --->   Operation 55 'fadd' 'v97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 56 [3/5] (7.25ns)   --->   "%v97 = fadd i32 %v96_load, i32 %v95" [kernel.cpp:186]   --->   Operation 56 'fadd' 'v97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 57 [2/5] (7.25ns)   --->   "%v97 = fadd i32 %v96_load, i32 %v95" [kernel.cpp:186]   --->   Operation 57 'fadd' 'v97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [kernel.cpp:181]   --->   Operation 58 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/5] (7.25ns)   --->   "%v97 = fadd i32 %v96_load, i32 %v95" [kernel.cpp:186]   --->   Operation 59 'fadd' 'v97' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 60 [1/1] (3.25ns)   --->   "%store_ln185 = store i32 %v97, i14 %v224_addr" [kernel.cpp:185]   --->   Operation 60 'store' 'store_ln185' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 61 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln186 = store i32 %v97, i32 %v96" [kernel.cpp:186]   --->   Operation 62 'store' 'store_ln186' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38.i"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.45ns
The critical path consists of the following:
	'alloca' operation ('k3') [9]  (0 ns)
	'load' operation ('k3', kernel.cpp:181) on local variable 'k3' [20]  (0 ns)
	'add' operation ('add_ln183', kernel.cpp:183) [31]  (2.2 ns)
	'getelementptr' operation ('v209_addr', kernel.cpp:183) [33]  (0 ns)
	'load' operation ('v209_load', kernel.cpp:183) on array 'v209' [39]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v93', kernel.cpp:182) on array 'v223' [38]  (3.25 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v95', kernel.cpp:184) [41]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v95', kernel.cpp:184) [41]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v95', kernel.cpp:184) [41]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v95', kernel.cpp:184) [41]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'load' operation ('v96_load', kernel.cpp:186) on local variable 'v96' [28]  (0 ns)
	'fadd' operation ('v97', kernel.cpp:186) [42]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v97', kernel.cpp:186) [42]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v97', kernel.cpp:186) [42]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v97', kernel.cpp:186) [42]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v97', kernel.cpp:186) [42]  (7.26 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln185', kernel.cpp:185) of variable 'v97', kernel.cpp:186 on array 'v224' [46]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
