library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity johnson_counter is
    generic(width : positive := 4);
    Port(clk,clear : in STD_LOGIC;
         Q : out STD_LOGIC_VECTOR(width-1 downto 0));
         
end johnson_counter;

architecture Behavioral of johnson_counter is

component dff
Port(clk,rst: in STD_LOGIC;
         d : in STD_LOGIC;
         q : out STD_LOGIC);
end component;

signal temp : std_logic_vector(width-1 downto 0) := (others => '0'); 
signal w  : std_logic := '0'; 

begin

d : dff port map(clk => clk,
                 rst => clear,
                 d =>w,
                 q => temp(0)
                 );

JOHNSON : for i in 0 to width-2 generate
        d1 : dff port map(clk =>clk,
                          rst => clear,
                          d => temp(i),
                          q => temp(i+1)
                          );
end generate JOHNSON;
w <= not temp(width-1);
Q <= temp;
end Behavioral;
