==39466== Cachegrind, a cache and branch-prediction profiler
==39466== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39466== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39466== Command: ./sift .
==39466== 
--39466-- warning: L3 cache found, using its data for the LL simulation.
--39466-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39466-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39466== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39466== (see section Limitations in user manual)
==39466== NOTE: further instances of this message will not be shown
==39466== 
==39466== I   refs:      3,167,698,658
==39466== I1  misses:            2,894
==39466== LLi misses:            2,164
==39466== I1  miss rate:          0.00%
==39466== LLi miss rate:          0.00%
==39466== 
==39466== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39466== D1  misses:      111,436,007  ( 95,775,727 rd   +  15,660,280 wr)
==39466== LLd misses:        3,761,312  (  1,984,200 rd   +   1,777,112 wr)
==39466== D1  miss rate:          11.4% (       14.2%     +         5.3%  )
==39466== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39466== 
==39466== LL refs:         111,438,901  ( 95,778,621 rd   +  15,660,280 wr)
==39466== LL misses:         3,763,476  (  1,986,364 rd   +   1,777,112 wr)
==39466== LL miss rate:            0.1% (        0.1%     +         0.6%  )
