// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "03/13/2024 09:14:56"

// 
// Device: Altera EP4CE115F29C9L Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module rom_twiddle (
	clk,
	rst,
	reg0_re,
	reg0_im,
	reg1_re,
	reg1_im,
	reg2_re,
	reg2_im,
	reg3_re,
	reg3_im,
	reg4_re,
	reg4_im,
	reg5_re,
	reg5_im,
	reg6_re,
	reg6_im,
	reg7_re,
	reg7_im);
input 	clk;
input 	rst;
output 	[15:0] reg0_re;
output 	[15:0] reg0_im;
output 	[15:0] reg1_re;
output 	[15:0] reg1_im;
output 	[15:0] reg2_re;
output 	[15:0] reg2_im;
output 	[15:0] reg3_re;
output 	[15:0] reg3_im;
output 	[15:0] reg4_re;
output 	[15:0] reg4_im;
output 	[15:0] reg5_re;
output 	[15:0] reg5_im;
output 	[15:0] reg6_re;
output 	[15:0] reg6_im;
output 	[15:0] reg7_re;
output 	[15:0] reg7_im;

// Design Ports Information
// reg0_re[0]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[1]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[2]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[3]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[4]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[5]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[6]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[8]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[9]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[10]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[11]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[12]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[13]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[14]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_re[15]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[0]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[1]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[2]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[3]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[4]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[5]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[6]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[9]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[10]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[11]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[12]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[13]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[14]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0_im[15]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[0]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[2]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[3]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[4]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[5]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[6]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[7]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[8]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[9]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[10]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[11]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[12]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[13]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[14]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_re[15]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[0]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[1]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[2]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[3]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[7]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[8]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[10]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[11]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[12]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[13]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[14]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_im[15]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[0]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[1]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[2]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[3]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[4]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[5]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[6]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[7]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[8]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[9]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[10]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[11]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[12]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[13]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[14]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_re[15]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[0]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[1]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[2]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[3]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[4]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[5]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[7]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[8]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[9]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[10]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[11]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[12]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[13]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[14]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_im[15]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[0]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[1]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[2]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[3]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[4]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[5]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[6]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[7]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[8]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[9]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[10]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[11]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[12]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[13]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[14]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_re[15]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[0]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[3]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[4]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[5]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[6]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[7]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[8]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[9]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[10]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[11]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[12]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[13]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[14]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3_im[15]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[2]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[3]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[4]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[6]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[7]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[8]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[9]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[10]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[11]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[12]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[13]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[14]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_re[15]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[0]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[3]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[5]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[6]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[7]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[8]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[9]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[10]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[11]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[12]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[13]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[14]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4_im[15]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[0]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[2]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[3]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[4]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[5]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[6]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[8]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[9]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[10]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[11]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[12]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[13]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[14]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_re[15]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[1]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[3]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[4]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[5]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[7]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[8]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[9]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[10]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[11]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[12]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[13]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[14]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5_im[15]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[0]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[1]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[2]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[5]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[7]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[8]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[9]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[10]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[11]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[12]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[13]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[14]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_re[15]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[0]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[1]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[2]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[3]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[4]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[6]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[7]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[8]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[9]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[10]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[11]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[12]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[13]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[14]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6_im[15]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[0]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[2]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[5]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[6]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[7]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[8]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[9]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[10]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[11]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[12]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[13]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[14]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_re[15]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[0]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[2]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[3]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[4]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[6]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[7]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[8]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[9]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[10]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[11]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[12]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[13]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[14]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7_im[15]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FPGA_8FFT_9l_1000mv_85c_v_slow.sdo");
// synopsys translate_on

wire \reg0_re[0]~output_o ;
wire \reg0_re[1]~output_o ;
wire \reg0_re[2]~output_o ;
wire \reg0_re[3]~output_o ;
wire \reg0_re[4]~output_o ;
wire \reg0_re[5]~output_o ;
wire \reg0_re[6]~output_o ;
wire \reg0_re[7]~output_o ;
wire \reg0_re[8]~output_o ;
wire \reg0_re[9]~output_o ;
wire \reg0_re[10]~output_o ;
wire \reg0_re[11]~output_o ;
wire \reg0_re[12]~output_o ;
wire \reg0_re[13]~output_o ;
wire \reg0_re[14]~output_o ;
wire \reg0_re[15]~output_o ;
wire \reg0_im[0]~output_o ;
wire \reg0_im[1]~output_o ;
wire \reg0_im[2]~output_o ;
wire \reg0_im[3]~output_o ;
wire \reg0_im[4]~output_o ;
wire \reg0_im[5]~output_o ;
wire \reg0_im[6]~output_o ;
wire \reg0_im[7]~output_o ;
wire \reg0_im[8]~output_o ;
wire \reg0_im[9]~output_o ;
wire \reg0_im[10]~output_o ;
wire \reg0_im[11]~output_o ;
wire \reg0_im[12]~output_o ;
wire \reg0_im[13]~output_o ;
wire \reg0_im[14]~output_o ;
wire \reg0_im[15]~output_o ;
wire \reg1_re[0]~output_o ;
wire \reg1_re[1]~output_o ;
wire \reg1_re[2]~output_o ;
wire \reg1_re[3]~output_o ;
wire \reg1_re[4]~output_o ;
wire \reg1_re[5]~output_o ;
wire \reg1_re[6]~output_o ;
wire \reg1_re[7]~output_o ;
wire \reg1_re[8]~output_o ;
wire \reg1_re[9]~output_o ;
wire \reg1_re[10]~output_o ;
wire \reg1_re[11]~output_o ;
wire \reg1_re[12]~output_o ;
wire \reg1_re[13]~output_o ;
wire \reg1_re[14]~output_o ;
wire \reg1_re[15]~output_o ;
wire \reg1_im[0]~output_o ;
wire \reg1_im[1]~output_o ;
wire \reg1_im[2]~output_o ;
wire \reg1_im[3]~output_o ;
wire \reg1_im[4]~output_o ;
wire \reg1_im[5]~output_o ;
wire \reg1_im[6]~output_o ;
wire \reg1_im[7]~output_o ;
wire \reg1_im[8]~output_o ;
wire \reg1_im[9]~output_o ;
wire \reg1_im[10]~output_o ;
wire \reg1_im[11]~output_o ;
wire \reg1_im[12]~output_o ;
wire \reg1_im[13]~output_o ;
wire \reg1_im[14]~output_o ;
wire \reg1_im[15]~output_o ;
wire \reg2_re[0]~output_o ;
wire \reg2_re[1]~output_o ;
wire \reg2_re[2]~output_o ;
wire \reg2_re[3]~output_o ;
wire \reg2_re[4]~output_o ;
wire \reg2_re[5]~output_o ;
wire \reg2_re[6]~output_o ;
wire \reg2_re[7]~output_o ;
wire \reg2_re[8]~output_o ;
wire \reg2_re[9]~output_o ;
wire \reg2_re[10]~output_o ;
wire \reg2_re[11]~output_o ;
wire \reg2_re[12]~output_o ;
wire \reg2_re[13]~output_o ;
wire \reg2_re[14]~output_o ;
wire \reg2_re[15]~output_o ;
wire \reg2_im[0]~output_o ;
wire \reg2_im[1]~output_o ;
wire \reg2_im[2]~output_o ;
wire \reg2_im[3]~output_o ;
wire \reg2_im[4]~output_o ;
wire \reg2_im[5]~output_o ;
wire \reg2_im[6]~output_o ;
wire \reg2_im[7]~output_o ;
wire \reg2_im[8]~output_o ;
wire \reg2_im[9]~output_o ;
wire \reg2_im[10]~output_o ;
wire \reg2_im[11]~output_o ;
wire \reg2_im[12]~output_o ;
wire \reg2_im[13]~output_o ;
wire \reg2_im[14]~output_o ;
wire \reg2_im[15]~output_o ;
wire \reg3_re[0]~output_o ;
wire \reg3_re[1]~output_o ;
wire \reg3_re[2]~output_o ;
wire \reg3_re[3]~output_o ;
wire \reg3_re[4]~output_o ;
wire \reg3_re[5]~output_o ;
wire \reg3_re[6]~output_o ;
wire \reg3_re[7]~output_o ;
wire \reg3_re[8]~output_o ;
wire \reg3_re[9]~output_o ;
wire \reg3_re[10]~output_o ;
wire \reg3_re[11]~output_o ;
wire \reg3_re[12]~output_o ;
wire \reg3_re[13]~output_o ;
wire \reg3_re[14]~output_o ;
wire \reg3_re[15]~output_o ;
wire \reg3_im[0]~output_o ;
wire \reg3_im[1]~output_o ;
wire \reg3_im[2]~output_o ;
wire \reg3_im[3]~output_o ;
wire \reg3_im[4]~output_o ;
wire \reg3_im[5]~output_o ;
wire \reg3_im[6]~output_o ;
wire \reg3_im[7]~output_o ;
wire \reg3_im[8]~output_o ;
wire \reg3_im[9]~output_o ;
wire \reg3_im[10]~output_o ;
wire \reg3_im[11]~output_o ;
wire \reg3_im[12]~output_o ;
wire \reg3_im[13]~output_o ;
wire \reg3_im[14]~output_o ;
wire \reg3_im[15]~output_o ;
wire \reg4_re[0]~output_o ;
wire \reg4_re[1]~output_o ;
wire \reg4_re[2]~output_o ;
wire \reg4_re[3]~output_o ;
wire \reg4_re[4]~output_o ;
wire \reg4_re[5]~output_o ;
wire \reg4_re[6]~output_o ;
wire \reg4_re[7]~output_o ;
wire \reg4_re[8]~output_o ;
wire \reg4_re[9]~output_o ;
wire \reg4_re[10]~output_o ;
wire \reg4_re[11]~output_o ;
wire \reg4_re[12]~output_o ;
wire \reg4_re[13]~output_o ;
wire \reg4_re[14]~output_o ;
wire \reg4_re[15]~output_o ;
wire \reg4_im[0]~output_o ;
wire \reg4_im[1]~output_o ;
wire \reg4_im[2]~output_o ;
wire \reg4_im[3]~output_o ;
wire \reg4_im[4]~output_o ;
wire \reg4_im[5]~output_o ;
wire \reg4_im[6]~output_o ;
wire \reg4_im[7]~output_o ;
wire \reg4_im[8]~output_o ;
wire \reg4_im[9]~output_o ;
wire \reg4_im[10]~output_o ;
wire \reg4_im[11]~output_o ;
wire \reg4_im[12]~output_o ;
wire \reg4_im[13]~output_o ;
wire \reg4_im[14]~output_o ;
wire \reg4_im[15]~output_o ;
wire \reg5_re[0]~output_o ;
wire \reg5_re[1]~output_o ;
wire \reg5_re[2]~output_o ;
wire \reg5_re[3]~output_o ;
wire \reg5_re[4]~output_o ;
wire \reg5_re[5]~output_o ;
wire \reg5_re[6]~output_o ;
wire \reg5_re[7]~output_o ;
wire \reg5_re[8]~output_o ;
wire \reg5_re[9]~output_o ;
wire \reg5_re[10]~output_o ;
wire \reg5_re[11]~output_o ;
wire \reg5_re[12]~output_o ;
wire \reg5_re[13]~output_o ;
wire \reg5_re[14]~output_o ;
wire \reg5_re[15]~output_o ;
wire \reg5_im[0]~output_o ;
wire \reg5_im[1]~output_o ;
wire \reg5_im[2]~output_o ;
wire \reg5_im[3]~output_o ;
wire \reg5_im[4]~output_o ;
wire \reg5_im[5]~output_o ;
wire \reg5_im[6]~output_o ;
wire \reg5_im[7]~output_o ;
wire \reg5_im[8]~output_o ;
wire \reg5_im[9]~output_o ;
wire \reg5_im[10]~output_o ;
wire \reg5_im[11]~output_o ;
wire \reg5_im[12]~output_o ;
wire \reg5_im[13]~output_o ;
wire \reg5_im[14]~output_o ;
wire \reg5_im[15]~output_o ;
wire \reg6_re[0]~output_o ;
wire \reg6_re[1]~output_o ;
wire \reg6_re[2]~output_o ;
wire \reg6_re[3]~output_o ;
wire \reg6_re[4]~output_o ;
wire \reg6_re[5]~output_o ;
wire \reg6_re[6]~output_o ;
wire \reg6_re[7]~output_o ;
wire \reg6_re[8]~output_o ;
wire \reg6_re[9]~output_o ;
wire \reg6_re[10]~output_o ;
wire \reg6_re[11]~output_o ;
wire \reg6_re[12]~output_o ;
wire \reg6_re[13]~output_o ;
wire \reg6_re[14]~output_o ;
wire \reg6_re[15]~output_o ;
wire \reg6_im[0]~output_o ;
wire \reg6_im[1]~output_o ;
wire \reg6_im[2]~output_o ;
wire \reg6_im[3]~output_o ;
wire \reg6_im[4]~output_o ;
wire \reg6_im[5]~output_o ;
wire \reg6_im[6]~output_o ;
wire \reg6_im[7]~output_o ;
wire \reg6_im[8]~output_o ;
wire \reg6_im[9]~output_o ;
wire \reg6_im[10]~output_o ;
wire \reg6_im[11]~output_o ;
wire \reg6_im[12]~output_o ;
wire \reg6_im[13]~output_o ;
wire \reg6_im[14]~output_o ;
wire \reg6_im[15]~output_o ;
wire \reg7_re[0]~output_o ;
wire \reg7_re[1]~output_o ;
wire \reg7_re[2]~output_o ;
wire \reg7_re[3]~output_o ;
wire \reg7_re[4]~output_o ;
wire \reg7_re[5]~output_o ;
wire \reg7_re[6]~output_o ;
wire \reg7_re[7]~output_o ;
wire \reg7_re[8]~output_o ;
wire \reg7_re[9]~output_o ;
wire \reg7_re[10]~output_o ;
wire \reg7_re[11]~output_o ;
wire \reg7_re[12]~output_o ;
wire \reg7_re[13]~output_o ;
wire \reg7_re[14]~output_o ;
wire \reg7_re[15]~output_o ;
wire \reg7_im[0]~output_o ;
wire \reg7_im[1]~output_o ;
wire \reg7_im[2]~output_o ;
wire \reg7_im[3]~output_o ;
wire \reg7_im[4]~output_o ;
wire \reg7_im[5]~output_o ;
wire \reg7_im[6]~output_o ;
wire \reg7_im[7]~output_o ;
wire \reg7_im[8]~output_o ;
wire \reg7_im[9]~output_o ;
wire \reg7_im[10]~output_o ;
wire \reg7_im[11]~output_o ;
wire \reg7_im[12]~output_o ;
wire \reg7_im[13]~output_o ;
wire \reg7_im[14]~output_o ;
wire \reg7_im[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reg1_re[0]~reg0feeder_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \reg1_re[0]~reg0_q ;
wire \reg1_re[4]~reg0feeder_combout ;
wire \reg1_re[4]~reg0_q ;
wire \reg1_re[5]~reg0feeder_combout ;
wire \reg1_re[5]~reg0_q ;
wire \reg1_im[0]~reg0feeder_combout ;
wire \reg1_im[0]~reg0_q ;
wire \reg1_im[4]~reg0feeder_combout ;
wire \reg1_im[4]~reg0_q ;
wire \reg1_im[5]~reg0feeder_combout ;
wire \reg1_im[5]~reg0_q ;
wire \reg2_re[1]~reg0feeder_combout ;
wire \reg2_re[1]~reg0_q ;
wire \reg2_re[5]~reg0feeder_combout ;
wire \reg2_re[5]~reg0_q ;
wire \reg2_re[6]~reg0feeder_combout ;
wire \reg2_re[6]~reg0_q ;
wire \reg2_im[1]~reg0feeder_combout ;
wire \reg2_im[1]~reg0_q ;
wire \reg2_im[5]~reg0feeder_combout ;
wire \reg2_im[5]~reg0_q ;
wire \reg2_im[6]~reg0feeder_combout ;
wire \reg2_im[6]~reg0_q ;
wire \reg3_re[1]~reg0feeder_combout ;
wire \reg3_re[1]~reg0_q ;
wire \reg3_re[2]~reg0feeder_combout ;
wire \reg3_re[2]~reg0_q ;
wire \reg3_re[3]~reg0feeder_combout ;
wire \reg3_re[3]~reg0_q ;
wire \reg3_re[7]~reg0feeder_combout ;
wire \reg3_re[7]~reg0_q ;
wire \reg3_im[1]~reg0feeder_combout ;
wire \reg3_im[1]~reg0_q ;
wire \reg3_im[2]~reg0feeder_combout ;
wire \reg3_im[2]~reg0_q ;
wire \reg3_im[3]~reg0feeder_combout ;
wire \reg3_im[3]~reg0_q ;
wire \reg3_im[7]~reg0feeder_combout ;
wire \reg3_im[7]~reg0_q ;
wire \reg4_re[2]~reg0feeder_combout ;
wire \reg4_re[2]~reg0_q ;
wire \reg4_re[4]~reg0feeder_combout ;
wire \reg4_re[4]~reg0_q ;
wire \reg4_re[5]~reg0feeder_combout ;
wire \reg4_re[5]~reg0_q ;
wire \reg4_re[7]~reg0feeder_combout ;
wire \reg4_re[7]~reg0_q ;
wire \reg4_im[2]~reg0feeder_combout ;
wire \reg4_im[2]~reg0_q ;
wire \reg4_im[4]~reg0feeder_combout ;
wire \reg4_im[4]~reg0_q ;
wire \reg4_im[5]~reg0feeder_combout ;
wire \reg4_im[5]~reg0_q ;
wire \reg4_im[7]~reg0feeder_combout ;
wire \reg4_im[7]~reg0_q ;
wire \reg5_re[2]~reg0feeder_combout ;
wire \reg5_re[2]~reg0_q ;
wire \reg5_re[4]~reg0feeder_combout ;
wire \reg5_re[4]~reg0_q ;
wire \reg5_re[6]~reg0feeder_combout ;
wire \reg5_re[6]~reg0_q ;
wire \reg5_re[7]~reg0feeder_combout ;
wire \reg5_re[7]~reg0_q ;
wire \reg5_im[2]~reg0feeder_combout ;
wire \reg5_im[2]~reg0_q ;
wire \reg5_im[4]~reg0feeder_combout ;
wire \reg5_im[4]~reg0_q ;
wire \reg5_im[6]~reg0feeder_combout ;
wire \reg5_im[6]~reg0_q ;
wire \reg5_im[7]~reg0feeder_combout ;
wire \reg5_im[7]~reg0_q ;
wire \reg6_re[2]~reg0feeder_combout ;
wire \reg6_re[2]~reg0_q ;
wire \reg6_re[3]~reg0feeder_combout ;
wire \reg6_re[3]~reg0_q ;
wire \reg6_re[5]~reg0feeder_combout ;
wire \reg6_re[5]~reg0_q ;
wire \reg6_re[6]~reg0feeder_combout ;
wire \reg6_re[6]~reg0_q ;
wire \reg6_re[7]~reg0feeder_combout ;
wire \reg6_re[7]~reg0_q ;
wire \reg6_im[2]~reg0feeder_combout ;
wire \reg6_im[2]~reg0_q ;
wire \reg6_im[3]~reg0feeder_combout ;
wire \reg6_im[3]~reg0_q ;
wire \reg6_im[5]~reg0feeder_combout ;
wire \reg6_im[5]~reg0_q ;
wire \reg6_im[6]~reg0feeder_combout ;
wire \reg6_im[6]~reg0_q ;
wire \reg6_im[7]~reg0feeder_combout ;
wire \reg6_im[7]~reg0_q ;
wire \reg7_re[0]~reg0feeder_combout ;
wire \reg7_re[0]~reg0_q ;
wire \reg7_re[1]~reg0feeder_combout ;
wire \reg7_re[1]~reg0_q ;
wire \reg7_re[3]~reg0feeder_combout ;
wire \reg7_re[3]~reg0_q ;
wire \reg7_re[4]~reg0feeder_combout ;
wire \reg7_re[4]~reg0_q ;
wire \reg7_re[5]~reg0feeder_combout ;
wire \reg7_re[5]~reg0_q ;
wire \reg7_re[6]~reg0feeder_combout ;
wire \reg7_re[6]~reg0_q ;
wire \reg7_re[7]~reg0feeder_combout ;
wire \reg7_re[7]~reg0_q ;
wire \reg7_im[0]~reg0feeder_combout ;
wire \reg7_im[0]~reg0_q ;
wire \reg7_im[1]~reg0feeder_combout ;
wire \reg7_im[1]~reg0_q ;
wire \reg7_im[3]~reg0feeder_combout ;
wire \reg7_im[3]~reg0_q ;
wire \reg7_im[4]~reg0feeder_combout ;
wire \reg7_im[4]~reg0_q ;
wire \reg7_im[5]~reg0feeder_combout ;
wire \reg7_im[5]~reg0_q ;
wire \reg7_im[6]~reg0feeder_combout ;
wire \reg7_im[6]~reg0_q ;
wire \reg7_im[7]~reg0feeder_combout ;
wire \reg7_im[7]~reg0_q ;


// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \reg0_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[0]~output .bus_hold = "false";
defparam \reg0_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \reg0_re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[1]~output .bus_hold = "false";
defparam \reg0_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \reg0_re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[2]~output .bus_hold = "false";
defparam \reg0_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \reg0_re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[3]~output .bus_hold = "false";
defparam \reg0_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \reg0_re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[4]~output .bus_hold = "false";
defparam \reg0_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \reg0_re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[5]~output .bus_hold = "false";
defparam \reg0_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \reg0_re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[6]~output .bus_hold = "false";
defparam \reg0_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \reg0_re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[7]~output .bus_hold = "false";
defparam \reg0_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \reg0_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[8]~output .bus_hold = "false";
defparam \reg0_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \reg0_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[9]~output .bus_hold = "false";
defparam \reg0_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \reg0_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[10]~output .bus_hold = "false";
defparam \reg0_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \reg0_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[11]~output .bus_hold = "false";
defparam \reg0_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \reg0_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[12]~output .bus_hold = "false";
defparam \reg0_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \reg0_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[13]~output .bus_hold = "false";
defparam \reg0_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \reg0_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[14]~output .bus_hold = "false";
defparam \reg0_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \reg0_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_re[15]~output .bus_hold = "false";
defparam \reg0_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \reg0_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[0]~output .bus_hold = "false";
defparam \reg0_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \reg0_im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[1]~output .bus_hold = "false";
defparam \reg0_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \reg0_im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[2]~output .bus_hold = "false";
defparam \reg0_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \reg0_im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[3]~output .bus_hold = "false";
defparam \reg0_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \reg0_im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[4]~output .bus_hold = "false";
defparam \reg0_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \reg0_im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[5]~output .bus_hold = "false";
defparam \reg0_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \reg0_im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[6]~output .bus_hold = "false";
defparam \reg0_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \reg0_im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[7]~output .bus_hold = "false";
defparam \reg0_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \reg0_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[8]~output .bus_hold = "false";
defparam \reg0_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \reg0_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[9]~output .bus_hold = "false";
defparam \reg0_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \reg0_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[10]~output .bus_hold = "false";
defparam \reg0_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \reg0_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[11]~output .bus_hold = "false";
defparam \reg0_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \reg0_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[12]~output .bus_hold = "false";
defparam \reg0_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \reg0_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[13]~output .bus_hold = "false";
defparam \reg0_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \reg0_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[14]~output .bus_hold = "false";
defparam \reg0_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \reg0_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0_im[15]~output .bus_hold = "false";
defparam \reg0_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \reg1_re[0]~output (
	.i(\reg1_re[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[0]~output .bus_hold = "false";
defparam \reg1_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \reg1_re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[1]~output .bus_hold = "false";
defparam \reg1_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \reg1_re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[2]~output .bus_hold = "false";
defparam \reg1_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \reg1_re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[3]~output .bus_hold = "false";
defparam \reg1_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \reg1_re[4]~output (
	.i(\reg1_re[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[4]~output .bus_hold = "false";
defparam \reg1_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \reg1_re[5]~output (
	.i(\reg1_re[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[5]~output .bus_hold = "false";
defparam \reg1_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \reg1_re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[6]~output .bus_hold = "false";
defparam \reg1_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \reg1_re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[7]~output .bus_hold = "false";
defparam \reg1_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \reg1_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[8]~output .bus_hold = "false";
defparam \reg1_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \reg1_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[9]~output .bus_hold = "false";
defparam \reg1_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \reg1_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[10]~output .bus_hold = "false";
defparam \reg1_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \reg1_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[11]~output .bus_hold = "false";
defparam \reg1_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \reg1_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[12]~output .bus_hold = "false";
defparam \reg1_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \reg1_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[13]~output .bus_hold = "false";
defparam \reg1_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \reg1_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[14]~output .bus_hold = "false";
defparam \reg1_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \reg1_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_re[15]~output .bus_hold = "false";
defparam \reg1_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \reg1_im[0]~output (
	.i(\reg1_im[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[0]~output .bus_hold = "false";
defparam \reg1_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \reg1_im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[1]~output .bus_hold = "false";
defparam \reg1_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \reg1_im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[2]~output .bus_hold = "false";
defparam \reg1_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \reg1_im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[3]~output .bus_hold = "false";
defparam \reg1_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \reg1_im[4]~output (
	.i(\reg1_im[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[4]~output .bus_hold = "false";
defparam \reg1_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \reg1_im[5]~output (
	.i(\reg1_im[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[5]~output .bus_hold = "false";
defparam \reg1_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \reg1_im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[6]~output .bus_hold = "false";
defparam \reg1_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \reg1_im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[7]~output .bus_hold = "false";
defparam \reg1_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \reg1_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[8]~output .bus_hold = "false";
defparam \reg1_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \reg1_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[9]~output .bus_hold = "false";
defparam \reg1_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \reg1_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[10]~output .bus_hold = "false";
defparam \reg1_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \reg1_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[11]~output .bus_hold = "false";
defparam \reg1_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \reg1_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[12]~output .bus_hold = "false";
defparam \reg1_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \reg1_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[13]~output .bus_hold = "false";
defparam \reg1_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \reg1_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[14]~output .bus_hold = "false";
defparam \reg1_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \reg1_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1_im[15]~output .bus_hold = "false";
defparam \reg1_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \reg2_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[0]~output .bus_hold = "false";
defparam \reg2_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \reg2_re[1]~output (
	.i(\reg2_re[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[1]~output .bus_hold = "false";
defparam \reg2_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \reg2_re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[2]~output .bus_hold = "false";
defparam \reg2_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \reg2_re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[3]~output .bus_hold = "false";
defparam \reg2_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \reg2_re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[4]~output .bus_hold = "false";
defparam \reg2_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \reg2_re[5]~output (
	.i(\reg2_re[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[5]~output .bus_hold = "false";
defparam \reg2_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \reg2_re[6]~output (
	.i(\reg2_re[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[6]~output .bus_hold = "false";
defparam \reg2_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \reg2_re[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[7]~output .bus_hold = "false";
defparam \reg2_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \reg2_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[8]~output .bus_hold = "false";
defparam \reg2_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \reg2_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[9]~output .bus_hold = "false";
defparam \reg2_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \reg2_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[10]~output .bus_hold = "false";
defparam \reg2_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \reg2_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[11]~output .bus_hold = "false";
defparam \reg2_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \reg2_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[12]~output .bus_hold = "false";
defparam \reg2_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \reg2_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[13]~output .bus_hold = "false";
defparam \reg2_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \reg2_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[14]~output .bus_hold = "false";
defparam \reg2_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \reg2_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_re[15]~output .bus_hold = "false";
defparam \reg2_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \reg2_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[0]~output .bus_hold = "false";
defparam \reg2_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \reg2_im[1]~output (
	.i(\reg2_im[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[1]~output .bus_hold = "false";
defparam \reg2_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \reg2_im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[2]~output .bus_hold = "false";
defparam \reg2_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \reg2_im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[3]~output .bus_hold = "false";
defparam \reg2_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \reg2_im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[4]~output .bus_hold = "false";
defparam \reg2_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \reg2_im[5]~output (
	.i(\reg2_im[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[5]~output .bus_hold = "false";
defparam \reg2_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \reg2_im[6]~output (
	.i(\reg2_im[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[6]~output .bus_hold = "false";
defparam \reg2_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \reg2_im[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[7]~output .bus_hold = "false";
defparam \reg2_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \reg2_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[8]~output .bus_hold = "false";
defparam \reg2_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \reg2_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[9]~output .bus_hold = "false";
defparam \reg2_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \reg2_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[10]~output .bus_hold = "false";
defparam \reg2_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \reg2_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[11]~output .bus_hold = "false";
defparam \reg2_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \reg2_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[12]~output .bus_hold = "false";
defparam \reg2_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \reg2_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[13]~output .bus_hold = "false";
defparam \reg2_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \reg2_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[14]~output .bus_hold = "false";
defparam \reg2_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \reg2_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2_im[15]~output .bus_hold = "false";
defparam \reg2_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \reg3_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[0]~output .bus_hold = "false";
defparam \reg3_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \reg3_re[1]~output (
	.i(\reg3_re[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[1]~output .bus_hold = "false";
defparam \reg3_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \reg3_re[2]~output (
	.i(\reg3_re[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[2]~output .bus_hold = "false";
defparam \reg3_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \reg3_re[3]~output (
	.i(\reg3_re[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[3]~output .bus_hold = "false";
defparam \reg3_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \reg3_re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[4]~output .bus_hold = "false";
defparam \reg3_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \reg3_re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[5]~output .bus_hold = "false";
defparam \reg3_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \reg3_re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[6]~output .bus_hold = "false";
defparam \reg3_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \reg3_re[7]~output (
	.i(\reg3_re[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[7]~output .bus_hold = "false";
defparam \reg3_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \reg3_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[8]~output .bus_hold = "false";
defparam \reg3_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \reg3_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[9]~output .bus_hold = "false";
defparam \reg3_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \reg3_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[10]~output .bus_hold = "false";
defparam \reg3_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \reg3_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[11]~output .bus_hold = "false";
defparam \reg3_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \reg3_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[12]~output .bus_hold = "false";
defparam \reg3_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \reg3_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[13]~output .bus_hold = "false";
defparam \reg3_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \reg3_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[14]~output .bus_hold = "false";
defparam \reg3_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \reg3_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_re[15]~output .bus_hold = "false";
defparam \reg3_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \reg3_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[0]~output .bus_hold = "false";
defparam \reg3_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \reg3_im[1]~output (
	.i(\reg3_im[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[1]~output .bus_hold = "false";
defparam \reg3_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \reg3_im[2]~output (
	.i(\reg3_im[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[2]~output .bus_hold = "false";
defparam \reg3_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \reg3_im[3]~output (
	.i(\reg3_im[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[3]~output .bus_hold = "false";
defparam \reg3_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \reg3_im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[4]~output .bus_hold = "false";
defparam \reg3_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \reg3_im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[5]~output .bus_hold = "false";
defparam \reg3_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \reg3_im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[6]~output .bus_hold = "false";
defparam \reg3_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \reg3_im[7]~output (
	.i(\reg3_im[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[7]~output .bus_hold = "false";
defparam \reg3_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \reg3_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[8]~output .bus_hold = "false";
defparam \reg3_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \reg3_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[9]~output .bus_hold = "false";
defparam \reg3_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \reg3_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[10]~output .bus_hold = "false";
defparam \reg3_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \reg3_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[11]~output .bus_hold = "false";
defparam \reg3_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \reg3_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[12]~output .bus_hold = "false";
defparam \reg3_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \reg3_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[13]~output .bus_hold = "false";
defparam \reg3_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \reg3_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[14]~output .bus_hold = "false";
defparam \reg3_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \reg3_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3_im[15]~output .bus_hold = "false";
defparam \reg3_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \reg4_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[0]~output .bus_hold = "false";
defparam \reg4_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \reg4_re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[1]~output .bus_hold = "false";
defparam \reg4_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \reg4_re[2]~output (
	.i(\reg4_re[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[2]~output .bus_hold = "false";
defparam \reg4_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \reg4_re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[3]~output .bus_hold = "false";
defparam \reg4_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \reg4_re[4]~output (
	.i(\reg4_re[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[4]~output .bus_hold = "false";
defparam \reg4_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \reg4_re[5]~output (
	.i(\reg4_re[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[5]~output .bus_hold = "false";
defparam \reg4_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \reg4_re[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[6]~output .bus_hold = "false";
defparam \reg4_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \reg4_re[7]~output (
	.i(\reg4_re[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[7]~output .bus_hold = "false";
defparam \reg4_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \reg4_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[8]~output .bus_hold = "false";
defparam \reg4_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \reg4_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[9]~output .bus_hold = "false";
defparam \reg4_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \reg4_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[10]~output .bus_hold = "false";
defparam \reg4_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \reg4_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[11]~output .bus_hold = "false";
defparam \reg4_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \reg4_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[12]~output .bus_hold = "false";
defparam \reg4_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \reg4_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[13]~output .bus_hold = "false";
defparam \reg4_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \reg4_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[14]~output .bus_hold = "false";
defparam \reg4_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \reg4_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_re[15]~output .bus_hold = "false";
defparam \reg4_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \reg4_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[0]~output .bus_hold = "false";
defparam \reg4_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \reg4_im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[1]~output .bus_hold = "false";
defparam \reg4_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \reg4_im[2]~output (
	.i(\reg4_im[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[2]~output .bus_hold = "false";
defparam \reg4_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \reg4_im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[3]~output .bus_hold = "false";
defparam \reg4_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \reg4_im[4]~output (
	.i(\reg4_im[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[4]~output .bus_hold = "false";
defparam \reg4_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \reg4_im[5]~output (
	.i(\reg4_im[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[5]~output .bus_hold = "false";
defparam \reg4_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \reg4_im[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[6]~output .bus_hold = "false";
defparam \reg4_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \reg4_im[7]~output (
	.i(\reg4_im[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[7]~output .bus_hold = "false";
defparam \reg4_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \reg4_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[8]~output .bus_hold = "false";
defparam \reg4_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \reg4_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[9]~output .bus_hold = "false";
defparam \reg4_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \reg4_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[10]~output .bus_hold = "false";
defparam \reg4_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \reg4_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[11]~output .bus_hold = "false";
defparam \reg4_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \reg4_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[12]~output .bus_hold = "false";
defparam \reg4_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \reg4_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[13]~output .bus_hold = "false";
defparam \reg4_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \reg4_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[14]~output .bus_hold = "false";
defparam \reg4_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \reg4_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4_im[15]~output .bus_hold = "false";
defparam \reg4_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \reg5_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[0]~output .bus_hold = "false";
defparam \reg5_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \reg5_re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[1]~output .bus_hold = "false";
defparam \reg5_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \reg5_re[2]~output (
	.i(\reg5_re[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[2]~output .bus_hold = "false";
defparam \reg5_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \reg5_re[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[3]~output .bus_hold = "false";
defparam \reg5_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \reg5_re[4]~output (
	.i(\reg5_re[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[4]~output .bus_hold = "false";
defparam \reg5_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \reg5_re[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[5]~output .bus_hold = "false";
defparam \reg5_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \reg5_re[6]~output (
	.i(\reg5_re[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[6]~output .bus_hold = "false";
defparam \reg5_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \reg5_re[7]~output (
	.i(\reg5_re[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[7]~output .bus_hold = "false";
defparam \reg5_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \reg5_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[8]~output .bus_hold = "false";
defparam \reg5_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \reg5_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[9]~output .bus_hold = "false";
defparam \reg5_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \reg5_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[10]~output .bus_hold = "false";
defparam \reg5_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \reg5_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[11]~output .bus_hold = "false";
defparam \reg5_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \reg5_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[12]~output .bus_hold = "false";
defparam \reg5_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \reg5_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[13]~output .bus_hold = "false";
defparam \reg5_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \reg5_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[14]~output .bus_hold = "false";
defparam \reg5_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \reg5_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_re[15]~output .bus_hold = "false";
defparam \reg5_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \reg5_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[0]~output .bus_hold = "false";
defparam \reg5_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \reg5_im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[1]~output .bus_hold = "false";
defparam \reg5_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \reg5_im[2]~output (
	.i(\reg5_im[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[2]~output .bus_hold = "false";
defparam \reg5_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \reg5_im[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[3]~output .bus_hold = "false";
defparam \reg5_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \reg5_im[4]~output (
	.i(\reg5_im[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[4]~output .bus_hold = "false";
defparam \reg5_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \reg5_im[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[5]~output .bus_hold = "false";
defparam \reg5_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \reg5_im[6]~output (
	.i(\reg5_im[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[6]~output .bus_hold = "false";
defparam \reg5_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \reg5_im[7]~output (
	.i(\reg5_im[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[7]~output .bus_hold = "false";
defparam \reg5_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \reg5_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[8]~output .bus_hold = "false";
defparam \reg5_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \reg5_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[9]~output .bus_hold = "false";
defparam \reg5_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \reg5_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[10]~output .bus_hold = "false";
defparam \reg5_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \reg5_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[11]~output .bus_hold = "false";
defparam \reg5_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \reg5_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[12]~output .bus_hold = "false";
defparam \reg5_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \reg5_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[13]~output .bus_hold = "false";
defparam \reg5_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \reg5_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[14]~output .bus_hold = "false";
defparam \reg5_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \reg5_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5_im[15]~output .bus_hold = "false";
defparam \reg5_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \reg6_re[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[0]~output .bus_hold = "false";
defparam \reg6_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \reg6_re[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[1]~output .bus_hold = "false";
defparam \reg6_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \reg6_re[2]~output (
	.i(\reg6_re[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[2]~output .bus_hold = "false";
defparam \reg6_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \reg6_re[3]~output (
	.i(\reg6_re[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[3]~output .bus_hold = "false";
defparam \reg6_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \reg6_re[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[4]~output .bus_hold = "false";
defparam \reg6_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \reg6_re[5]~output (
	.i(\reg6_re[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[5]~output .bus_hold = "false";
defparam \reg6_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \reg6_re[6]~output (
	.i(\reg6_re[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[6]~output .bus_hold = "false";
defparam \reg6_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \reg6_re[7]~output (
	.i(\reg6_re[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[7]~output .bus_hold = "false";
defparam \reg6_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \reg6_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[8]~output .bus_hold = "false";
defparam \reg6_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \reg6_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[9]~output .bus_hold = "false";
defparam \reg6_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \reg6_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[10]~output .bus_hold = "false";
defparam \reg6_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \reg6_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[11]~output .bus_hold = "false";
defparam \reg6_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \reg6_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[12]~output .bus_hold = "false";
defparam \reg6_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \reg6_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[13]~output .bus_hold = "false";
defparam \reg6_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \reg6_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[14]~output .bus_hold = "false";
defparam \reg6_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \reg6_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_re[15]~output .bus_hold = "false";
defparam \reg6_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \reg6_im[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[0]~output .bus_hold = "false";
defparam \reg6_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \reg6_im[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[1]~output .bus_hold = "false";
defparam \reg6_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \reg6_im[2]~output (
	.i(\reg6_im[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[2]~output .bus_hold = "false";
defparam \reg6_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \reg6_im[3]~output (
	.i(\reg6_im[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[3]~output .bus_hold = "false";
defparam \reg6_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \reg6_im[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[4]~output .bus_hold = "false";
defparam \reg6_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \reg6_im[5]~output (
	.i(\reg6_im[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[5]~output .bus_hold = "false";
defparam \reg6_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \reg6_im[6]~output (
	.i(\reg6_im[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[6]~output .bus_hold = "false";
defparam \reg6_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \reg6_im[7]~output (
	.i(\reg6_im[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[7]~output .bus_hold = "false";
defparam \reg6_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \reg6_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[8]~output .bus_hold = "false";
defparam \reg6_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \reg6_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[9]~output .bus_hold = "false";
defparam \reg6_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \reg6_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[10]~output .bus_hold = "false";
defparam \reg6_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \reg6_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[11]~output .bus_hold = "false";
defparam \reg6_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \reg6_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[12]~output .bus_hold = "false";
defparam \reg6_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \reg6_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[13]~output .bus_hold = "false";
defparam \reg6_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \reg6_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[14]~output .bus_hold = "false";
defparam \reg6_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \reg6_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6_im[15]~output .bus_hold = "false";
defparam \reg6_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \reg7_re[0]~output (
	.i(\reg7_re[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[0]~output .bus_hold = "false";
defparam \reg7_re[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \reg7_re[1]~output (
	.i(\reg7_re[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[1]~output .bus_hold = "false";
defparam \reg7_re[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \reg7_re[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[2]~output .bus_hold = "false";
defparam \reg7_re[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \reg7_re[3]~output (
	.i(\reg7_re[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[3]~output .bus_hold = "false";
defparam \reg7_re[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \reg7_re[4]~output (
	.i(\reg7_re[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[4]~output .bus_hold = "false";
defparam \reg7_re[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \reg7_re[5]~output (
	.i(\reg7_re[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[5]~output .bus_hold = "false";
defparam \reg7_re[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \reg7_re[6]~output (
	.i(\reg7_re[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[6]~output .bus_hold = "false";
defparam \reg7_re[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \reg7_re[7]~output (
	.i(\reg7_re[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[7]~output .bus_hold = "false";
defparam \reg7_re[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \reg7_re[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[8]~output .bus_hold = "false";
defparam \reg7_re[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \reg7_re[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[9]~output .bus_hold = "false";
defparam \reg7_re[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \reg7_re[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[10]~output .bus_hold = "false";
defparam \reg7_re[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \reg7_re[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[11]~output .bus_hold = "false";
defparam \reg7_re[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \reg7_re[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[12]~output .bus_hold = "false";
defparam \reg7_re[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \reg7_re[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[13]~output .bus_hold = "false";
defparam \reg7_re[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \reg7_re[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[14]~output .bus_hold = "false";
defparam \reg7_re[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \reg7_re[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_re[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_re[15]~output .bus_hold = "false";
defparam \reg7_re[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \reg7_im[0]~output (
	.i(\reg7_im[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[0]~output .bus_hold = "false";
defparam \reg7_im[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \reg7_im[1]~output (
	.i(\reg7_im[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[1]~output .bus_hold = "false";
defparam \reg7_im[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \reg7_im[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[2]~output .bus_hold = "false";
defparam \reg7_im[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \reg7_im[3]~output (
	.i(\reg7_im[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[3]~output .bus_hold = "false";
defparam \reg7_im[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \reg7_im[4]~output (
	.i(\reg7_im[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[4]~output .bus_hold = "false";
defparam \reg7_im[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \reg7_im[5]~output (
	.i(\reg7_im[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[5]~output .bus_hold = "false";
defparam \reg7_im[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \reg7_im[6]~output (
	.i(\reg7_im[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[6]~output .bus_hold = "false";
defparam \reg7_im[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \reg7_im[7]~output (
	.i(\reg7_im[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[7]~output .bus_hold = "false";
defparam \reg7_im[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \reg7_im[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[8]~output .bus_hold = "false";
defparam \reg7_im[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \reg7_im[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[9]~output .bus_hold = "false";
defparam \reg7_im[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \reg7_im[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[10]~output .bus_hold = "false";
defparam \reg7_im[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \reg7_im[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[11]~output .bus_hold = "false";
defparam \reg7_im[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \reg7_im[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[12]~output .bus_hold = "false";
defparam \reg7_im[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \reg7_im[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[13]~output .bus_hold = "false";
defparam \reg7_im[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \reg7_im[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[14]~output .bus_hold = "false";
defparam \reg7_im[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \reg7_im[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7_im[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7_im[15]~output .bus_hold = "false";
defparam \reg7_im[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X114_Y64_N16
cycloneive_lcell_comb \reg1_re[0]~reg0feeder (
// Equation(s):
// \reg1_re[0]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1_re[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1_re[0]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg1_re[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X114_Y64_N17
dffeas \reg1_re[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg1_re[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1_re[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg1_re[0]~reg0 .is_wysiwyg = "true";
defparam \reg1_re[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y1_N24
cycloneive_lcell_comb \reg1_re[4]~reg0feeder (
// Equation(s):
// \reg1_re[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1_re[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1_re[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg1_re[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y1_N25
dffeas \reg1_re[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg1_re[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1_re[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg1_re[4]~reg0 .is_wysiwyg = "true";
defparam \reg1_re[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N16
cycloneive_lcell_comb \reg1_re[5]~reg0feeder (
// Equation(s):
// \reg1_re[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1_re[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1_re[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg1_re[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N17
dffeas \reg1_re[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg1_re[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1_re[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg1_re[5]~reg0 .is_wysiwyg = "true";
defparam \reg1_re[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y72_N0
cycloneive_lcell_comb \reg1_im[0]~reg0feeder (
// Equation(s):
// \reg1_im[0]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1_im[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1_im[0]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg1_im[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y72_N1
dffeas \reg1_im[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg1_im[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1_im[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg1_im[0]~reg0 .is_wysiwyg = "true";
defparam \reg1_im[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y72_N0
cycloneive_lcell_comb \reg1_im[4]~reg0feeder (
// Equation(s):
// \reg1_im[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1_im[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1_im[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg1_im[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y72_N1
dffeas \reg1_im[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg1_im[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1_im[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg1_im[4]~reg0 .is_wysiwyg = "true";
defparam \reg1_im[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y72_N0
cycloneive_lcell_comb \reg1_im[5]~reg0feeder (
// Equation(s):
// \reg1_im[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg1_im[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1_im[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg1_im[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y72_N1
dffeas \reg1_im[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg1_im[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1_im[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg1_im[5]~reg0 .is_wysiwyg = "true";
defparam \reg1_im[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y58_N16
cycloneive_lcell_comb \reg2_re[1]~reg0feeder (
// Equation(s):
// \reg2_re[1]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2_re[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2_re[1]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg2_re[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y58_N17
dffeas \reg2_re[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg2_re[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2_re[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg2_re[1]~reg0 .is_wysiwyg = "true";
defparam \reg2_re[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N16
cycloneive_lcell_comb \reg2_re[5]~reg0feeder (
// Equation(s):
// \reg2_re[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2_re[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2_re[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg2_re[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y19_N17
dffeas \reg2_re[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg2_re[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2_re[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg2_re[5]~reg0 .is_wysiwyg = "true";
defparam \reg2_re[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N24
cycloneive_lcell_comb \reg2_re[6]~reg0feeder (
// Equation(s):
// \reg2_re[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2_re[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2_re[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg2_re[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y15_N25
dffeas \reg2_re[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg2_re[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2_re[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg2_re[6]~reg0 .is_wysiwyg = "true";
defparam \reg2_re[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y29_N16
cycloneive_lcell_comb \reg2_im[1]~reg0feeder (
// Equation(s):
// \reg2_im[1]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2_im[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2_im[1]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg2_im[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y29_N17
dffeas \reg2_im[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg2_im[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2_im[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg2_im[1]~reg0 .is_wysiwyg = "true";
defparam \reg2_im[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y26_N24
cycloneive_lcell_comb \reg2_im[5]~reg0feeder (
// Equation(s):
// \reg2_im[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2_im[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2_im[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg2_im[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y26_N25
dffeas \reg2_im[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg2_im[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2_im[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg2_im[5]~reg0 .is_wysiwyg = "true";
defparam \reg2_im[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y72_N0
cycloneive_lcell_comb \reg2_im[6]~reg0feeder (
// Equation(s):
// \reg2_im[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2_im[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2_im[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg2_im[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y72_N1
dffeas \reg2_im[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg2_im[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2_im[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg2_im[6]~reg0 .is_wysiwyg = "true";
defparam \reg2_im[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y72_N0
cycloneive_lcell_comb \reg3_re[1]~reg0feeder (
// Equation(s):
// \reg3_re[1]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_re[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_re[1]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_re[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y72_N1
dffeas \reg3_re[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_re[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_re[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_re[1]~reg0 .is_wysiwyg = "true";
defparam \reg3_re[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N24
cycloneive_lcell_comb \reg3_re[2]~reg0feeder (
// Equation(s):
// \reg3_re[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_re[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_re[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_re[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y1_N25
dffeas \reg3_re[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_re[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_re[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_re[2]~reg0 .is_wysiwyg = "true";
defparam \reg3_re[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y1_N24
cycloneive_lcell_comb \reg3_re[3]~reg0feeder (
// Equation(s):
// \reg3_re[3]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_re[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_re[3]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_re[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y1_N25
dffeas \reg3_re[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_re[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_re[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_re[3]~reg0 .is_wysiwyg = "true";
defparam \reg3_re[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N0
cycloneive_lcell_comb \reg3_re[7]~reg0feeder (
// Equation(s):
// \reg3_re[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_re[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_re[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_re[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y44_N1
dffeas \reg3_re[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_re[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_re[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_re[7]~reg0 .is_wysiwyg = "true";
defparam \reg3_re[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y72_N0
cycloneive_lcell_comb \reg3_im[1]~reg0feeder (
// Equation(s):
// \reg3_im[1]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_im[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_im[1]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_im[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y72_N1
dffeas \reg3_im[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_im[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_im[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_im[1]~reg0 .is_wysiwyg = "true";
defparam \reg3_im[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y1_N24
cycloneive_lcell_comb \reg3_im[2]~reg0feeder (
// Equation(s):
// \reg3_im[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_im[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_im[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_im[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y1_N25
dffeas \reg3_im[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_im[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_im[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_im[2]~reg0 .is_wysiwyg = "true";
defparam \reg3_im[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y1_N24
cycloneive_lcell_comb \reg3_im[3]~reg0feeder (
// Equation(s):
// \reg3_im[3]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_im[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_im[3]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_im[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y1_N25
dffeas \reg3_im[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_im[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_im[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_im[3]~reg0 .is_wysiwyg = "true";
defparam \reg3_im[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y72_N0
cycloneive_lcell_comb \reg3_im[7]~reg0feeder (
// Equation(s):
// \reg3_im[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg3_im[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3_im[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg3_im[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y72_N1
dffeas \reg3_im[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg3_im[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3_im[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg3_im[7]~reg0 .is_wysiwyg = "true";
defparam \reg3_im[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y32_N16
cycloneive_lcell_comb \reg4_re[2]~reg0feeder (
// Equation(s):
// \reg4_re[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_re[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_re[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_re[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y32_N17
dffeas \reg4_re[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_re[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_re[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_re[2]~reg0 .is_wysiwyg = "true";
defparam \reg4_re[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y32_N16
cycloneive_lcell_comb \reg4_re[4]~reg0feeder (
// Equation(s):
// \reg4_re[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_re[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_re[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_re[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y32_N17
dffeas \reg4_re[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_re[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_re[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_re[4]~reg0 .is_wysiwyg = "true";
defparam \reg4_re[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y72_N0
cycloneive_lcell_comb \reg4_re[5]~reg0feeder (
// Equation(s):
// \reg4_re[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_re[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_re[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_re[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y72_N1
dffeas \reg4_re[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_re[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_re[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_re[5]~reg0 .is_wysiwyg = "true";
defparam \reg4_re[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y72_N0
cycloneive_lcell_comb \reg4_re[7]~reg0feeder (
// Equation(s):
// \reg4_re[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_re[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_re[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_re[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y72_N1
dffeas \reg4_re[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_re[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_re[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_re[7]~reg0 .is_wysiwyg = "true";
defparam \reg4_re[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y15_N16
cycloneive_lcell_comb \reg4_im[2]~reg0feeder (
// Equation(s):
// \reg4_im[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_im[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_im[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_im[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y15_N17
dffeas \reg4_im[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_im[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_im[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_im[2]~reg0 .is_wysiwyg = "true";
defparam \reg4_im[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y72_N0
cycloneive_lcell_comb \reg4_im[4]~reg0feeder (
// Equation(s):
// \reg4_im[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_im[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_im[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_im[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y72_N1
dffeas \reg4_im[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_im[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_im[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_im[4]~reg0 .is_wysiwyg = "true";
defparam \reg4_im[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y51_N16
cycloneive_lcell_comb \reg4_im[5]~reg0feeder (
// Equation(s):
// \reg4_im[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_im[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_im[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_im[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y51_N17
dffeas \reg4_im[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_im[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_im[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_im[5]~reg0 .is_wysiwyg = "true";
defparam \reg4_im[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y72_N0
cycloneive_lcell_comb \reg4_im[7]~reg0feeder (
// Equation(s):
// \reg4_im[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg4_im[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4_im[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg4_im[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y72_N1
dffeas \reg4_im[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg4_im[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4_im[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg4_im[7]~reg0 .is_wysiwyg = "true";
defparam \reg4_im[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N16
cycloneive_lcell_comb \reg5_re[2]~reg0feeder (
// Equation(s):
// \reg5_re[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_re[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_re[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_re[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y22_N17
dffeas \reg5_re[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_re[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_re[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_re[2]~reg0 .is_wysiwyg = "true";
defparam \reg5_re[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N16
cycloneive_lcell_comb \reg5_re[4]~reg0feeder (
// Equation(s):
// \reg5_re[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_re[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_re[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_re[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N17
dffeas \reg5_re[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_re[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_re[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_re[4]~reg0 .is_wysiwyg = "true";
defparam \reg5_re[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N16
cycloneive_lcell_comb \reg5_re[6]~reg0feeder (
// Equation(s):
// \reg5_re[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_re[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_re[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_re[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N17
dffeas \reg5_re[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_re[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_re[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_re[6]~reg0 .is_wysiwyg = "true";
defparam \reg5_re[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y72_N8
cycloneive_lcell_comb \reg5_re[7]~reg0feeder (
// Equation(s):
// \reg5_re[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_re[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_re[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_re[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y72_N9
dffeas \reg5_re[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_re[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_re[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_re[7]~reg0 .is_wysiwyg = "true";
defparam \reg5_re[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N0
cycloneive_lcell_comb \reg5_im[2]~reg0feeder (
// Equation(s):
// \reg5_im[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_im[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_im[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_im[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N1
dffeas \reg5_im[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_im[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_im[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_im[2]~reg0 .is_wysiwyg = "true";
defparam \reg5_im[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y1_N24
cycloneive_lcell_comb \reg5_im[4]~reg0feeder (
// Equation(s):
// \reg5_im[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_im[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_im[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_im[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y1_N25
dffeas \reg5_im[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_im[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_im[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_im[4]~reg0 .is_wysiwyg = "true";
defparam \reg5_im[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y6_N16
cycloneive_lcell_comb \reg5_im[6]~reg0feeder (
// Equation(s):
// \reg5_im[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_im[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_im[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_im[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y6_N17
dffeas \reg5_im[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_im[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_im[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_im[6]~reg0 .is_wysiwyg = "true";
defparam \reg5_im[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y14_N16
cycloneive_lcell_comb \reg5_im[7]~reg0feeder (
// Equation(s):
// \reg5_im[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg5_im[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg5_im[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg5_im[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y14_N17
dffeas \reg5_im[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg5_im[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5_im[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg5_im[7]~reg0 .is_wysiwyg = "true";
defparam \reg5_im[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y58_N0
cycloneive_lcell_comb \reg6_re[2]~reg0feeder (
// Equation(s):
// \reg6_re[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_re[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_re[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_re[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y58_N1
dffeas \reg6_re[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_re[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_re[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_re[2]~reg0 .is_wysiwyg = "true";
defparam \reg6_re[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y72_N0
cycloneive_lcell_comb \reg6_re[3]~reg0feeder (
// Equation(s):
// \reg6_re[3]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_re[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_re[3]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_re[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y72_N1
dffeas \reg6_re[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_re[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_re[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_re[3]~reg0 .is_wysiwyg = "true";
defparam \reg6_re[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N8
cycloneive_lcell_comb \reg6_re[5]~reg0feeder (
// Equation(s):
// \reg6_re[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_re[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_re[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_re[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y1_N9
dffeas \reg6_re[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_re[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_re[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_re[5]~reg0 .is_wysiwyg = "true";
defparam \reg6_re[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y26_N16
cycloneive_lcell_comb \reg6_re[6]~reg0feeder (
// Equation(s):
// \reg6_re[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_re[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_re[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_re[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y26_N17
dffeas \reg6_re[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_re[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_re[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_re[6]~reg0 .is_wysiwyg = "true";
defparam \reg6_re[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y25_N16
cycloneive_lcell_comb \reg6_re[7]~reg0feeder (
// Equation(s):
// \reg6_re[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_re[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_re[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_re[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y25_N17
dffeas \reg6_re[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_re[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_re[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_re[7]~reg0 .is_wysiwyg = "true";
defparam \reg6_re[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y68_N16
cycloneive_lcell_comb \reg6_im[2]~reg0feeder (
// Equation(s):
// \reg6_im[2]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_im[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_im[2]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_im[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y68_N17
dffeas \reg6_im[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_im[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_im[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_im[2]~reg0 .is_wysiwyg = "true";
defparam \reg6_im[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y57_N16
cycloneive_lcell_comb \reg6_im[3]~reg0feeder (
// Equation(s):
// \reg6_im[3]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_im[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_im[3]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_im[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y57_N17
dffeas \reg6_im[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_im[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_im[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_im[3]~reg0 .is_wysiwyg = "true";
defparam \reg6_im[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X96_Y72_N0
cycloneive_lcell_comb \reg6_im[5]~reg0feeder (
// Equation(s):
// \reg6_im[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_im[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_im[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_im[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X96_Y72_N1
dffeas \reg6_im[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_im[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_im[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_im[5]~reg0 .is_wysiwyg = "true";
defparam \reg6_im[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y29_N0
cycloneive_lcell_comb \reg6_im[6]~reg0feeder (
// Equation(s):
// \reg6_im[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_im[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_im[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_im[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y29_N1
dffeas \reg6_im[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_im[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_im[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_im[6]~reg0 .is_wysiwyg = "true";
defparam \reg6_im[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y50_N16
cycloneive_lcell_comb \reg6_im[7]~reg0feeder (
// Equation(s):
// \reg6_im[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg6_im[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg6_im[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg6_im[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y50_N17
dffeas \reg6_im[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg6_im[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6_im[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg6_im[7]~reg0 .is_wysiwyg = "true";
defparam \reg6_im[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y45_N16
cycloneive_lcell_comb \reg7_re[0]~reg0feeder (
// Equation(s):
// \reg7_re[0]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[0]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y45_N17
dffeas \reg7_re[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[0]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y26_N16
cycloneive_lcell_comb \reg7_re[1]~reg0feeder (
// Equation(s):
// \reg7_re[1]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[1]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y26_N17
dffeas \reg7_re[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[1]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y25_N0
cycloneive_lcell_comb \reg7_re[3]~reg0feeder (
// Equation(s):
// \reg7_re[3]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[3]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y25_N1
dffeas \reg7_re[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[3]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y1_N24
cycloneive_lcell_comb \reg7_re[4]~reg0feeder (
// Equation(s):
// \reg7_re[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y1_N25
dffeas \reg7_re[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[4]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y1_N24
cycloneive_lcell_comb \reg7_re[5]~reg0feeder (
// Equation(s):
// \reg7_re[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y1_N25
dffeas \reg7_re[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[5]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y14_N16
cycloneive_lcell_comb \reg7_re[6]~reg0feeder (
// Equation(s):
// \reg7_re[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y14_N17
dffeas \reg7_re[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[6]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N24
cycloneive_lcell_comb \reg7_re[7]~reg0feeder (
// Equation(s):
// \reg7_re[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_re[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_re[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_re[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y1_N25
dffeas \reg7_re[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_re[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_re[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_re[7]~reg0 .is_wysiwyg = "true";
defparam \reg7_re[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y45_N0
cycloneive_lcell_comb \reg7_im[0]~reg0feeder (
// Equation(s):
// \reg7_im[0]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[0]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y45_N1
dffeas \reg7_im[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[0]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y72_N0
cycloneive_lcell_comb \reg7_im[1]~reg0feeder (
// Equation(s):
// \reg7_im[1]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[1]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y72_N1
dffeas \reg7_im[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[1]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y1_N8
cycloneive_lcell_comb \reg7_im[3]~reg0feeder (
// Equation(s):
// \reg7_im[3]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[3]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y1_N9
dffeas \reg7_im[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[3]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N24
cycloneive_lcell_comb \reg7_im[4]~reg0feeder (
// Equation(s):
// \reg7_im[4]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[4]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N25
dffeas \reg7_im[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[4]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N24
cycloneive_lcell_comb \reg7_im[5]~reg0feeder (
// Equation(s):
// \reg7_im[5]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[5]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y1_N25
dffeas \reg7_im[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[5]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y72_N0
cycloneive_lcell_comb \reg7_im[6]~reg0feeder (
// Equation(s):
// \reg7_im[6]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[6]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y72_N1
dffeas \reg7_im[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[6]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y72_N0
cycloneive_lcell_comb \reg7_im[7]~reg0feeder (
// Equation(s):
// \reg7_im[7]~reg0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg7_im[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg7_im[7]~reg0feeder .lut_mask = 16'hFFFF;
defparam \reg7_im[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y72_N1
dffeas \reg7_im[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg7_im[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7_im[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg7_im[7]~reg0 .is_wysiwyg = "true";
defparam \reg7_im[7]~reg0 .power_up = "low";
// synopsys translate_on

assign reg0_re[0] = \reg0_re[0]~output_o ;

assign reg0_re[1] = \reg0_re[1]~output_o ;

assign reg0_re[2] = \reg0_re[2]~output_o ;

assign reg0_re[3] = \reg0_re[3]~output_o ;

assign reg0_re[4] = \reg0_re[4]~output_o ;

assign reg0_re[5] = \reg0_re[5]~output_o ;

assign reg0_re[6] = \reg0_re[6]~output_o ;

assign reg0_re[7] = \reg0_re[7]~output_o ;

assign reg0_re[8] = \reg0_re[8]~output_o ;

assign reg0_re[9] = \reg0_re[9]~output_o ;

assign reg0_re[10] = \reg0_re[10]~output_o ;

assign reg0_re[11] = \reg0_re[11]~output_o ;

assign reg0_re[12] = \reg0_re[12]~output_o ;

assign reg0_re[13] = \reg0_re[13]~output_o ;

assign reg0_re[14] = \reg0_re[14]~output_o ;

assign reg0_re[15] = \reg0_re[15]~output_o ;

assign reg0_im[0] = \reg0_im[0]~output_o ;

assign reg0_im[1] = \reg0_im[1]~output_o ;

assign reg0_im[2] = \reg0_im[2]~output_o ;

assign reg0_im[3] = \reg0_im[3]~output_o ;

assign reg0_im[4] = \reg0_im[4]~output_o ;

assign reg0_im[5] = \reg0_im[5]~output_o ;

assign reg0_im[6] = \reg0_im[6]~output_o ;

assign reg0_im[7] = \reg0_im[7]~output_o ;

assign reg0_im[8] = \reg0_im[8]~output_o ;

assign reg0_im[9] = \reg0_im[9]~output_o ;

assign reg0_im[10] = \reg0_im[10]~output_o ;

assign reg0_im[11] = \reg0_im[11]~output_o ;

assign reg0_im[12] = \reg0_im[12]~output_o ;

assign reg0_im[13] = \reg0_im[13]~output_o ;

assign reg0_im[14] = \reg0_im[14]~output_o ;

assign reg0_im[15] = \reg0_im[15]~output_o ;

assign reg1_re[0] = \reg1_re[0]~output_o ;

assign reg1_re[1] = \reg1_re[1]~output_o ;

assign reg1_re[2] = \reg1_re[2]~output_o ;

assign reg1_re[3] = \reg1_re[3]~output_o ;

assign reg1_re[4] = \reg1_re[4]~output_o ;

assign reg1_re[5] = \reg1_re[5]~output_o ;

assign reg1_re[6] = \reg1_re[6]~output_o ;

assign reg1_re[7] = \reg1_re[7]~output_o ;

assign reg1_re[8] = \reg1_re[8]~output_o ;

assign reg1_re[9] = \reg1_re[9]~output_o ;

assign reg1_re[10] = \reg1_re[10]~output_o ;

assign reg1_re[11] = \reg1_re[11]~output_o ;

assign reg1_re[12] = \reg1_re[12]~output_o ;

assign reg1_re[13] = \reg1_re[13]~output_o ;

assign reg1_re[14] = \reg1_re[14]~output_o ;

assign reg1_re[15] = \reg1_re[15]~output_o ;

assign reg1_im[0] = \reg1_im[0]~output_o ;

assign reg1_im[1] = \reg1_im[1]~output_o ;

assign reg1_im[2] = \reg1_im[2]~output_o ;

assign reg1_im[3] = \reg1_im[3]~output_o ;

assign reg1_im[4] = \reg1_im[4]~output_o ;

assign reg1_im[5] = \reg1_im[5]~output_o ;

assign reg1_im[6] = \reg1_im[6]~output_o ;

assign reg1_im[7] = \reg1_im[7]~output_o ;

assign reg1_im[8] = \reg1_im[8]~output_o ;

assign reg1_im[9] = \reg1_im[9]~output_o ;

assign reg1_im[10] = \reg1_im[10]~output_o ;

assign reg1_im[11] = \reg1_im[11]~output_o ;

assign reg1_im[12] = \reg1_im[12]~output_o ;

assign reg1_im[13] = \reg1_im[13]~output_o ;

assign reg1_im[14] = \reg1_im[14]~output_o ;

assign reg1_im[15] = \reg1_im[15]~output_o ;

assign reg2_re[0] = \reg2_re[0]~output_o ;

assign reg2_re[1] = \reg2_re[1]~output_o ;

assign reg2_re[2] = \reg2_re[2]~output_o ;

assign reg2_re[3] = \reg2_re[3]~output_o ;

assign reg2_re[4] = \reg2_re[4]~output_o ;

assign reg2_re[5] = \reg2_re[5]~output_o ;

assign reg2_re[6] = \reg2_re[6]~output_o ;

assign reg2_re[7] = \reg2_re[7]~output_o ;

assign reg2_re[8] = \reg2_re[8]~output_o ;

assign reg2_re[9] = \reg2_re[9]~output_o ;

assign reg2_re[10] = \reg2_re[10]~output_o ;

assign reg2_re[11] = \reg2_re[11]~output_o ;

assign reg2_re[12] = \reg2_re[12]~output_o ;

assign reg2_re[13] = \reg2_re[13]~output_o ;

assign reg2_re[14] = \reg2_re[14]~output_o ;

assign reg2_re[15] = \reg2_re[15]~output_o ;

assign reg2_im[0] = \reg2_im[0]~output_o ;

assign reg2_im[1] = \reg2_im[1]~output_o ;

assign reg2_im[2] = \reg2_im[2]~output_o ;

assign reg2_im[3] = \reg2_im[3]~output_o ;

assign reg2_im[4] = \reg2_im[4]~output_o ;

assign reg2_im[5] = \reg2_im[5]~output_o ;

assign reg2_im[6] = \reg2_im[6]~output_o ;

assign reg2_im[7] = \reg2_im[7]~output_o ;

assign reg2_im[8] = \reg2_im[8]~output_o ;

assign reg2_im[9] = \reg2_im[9]~output_o ;

assign reg2_im[10] = \reg2_im[10]~output_o ;

assign reg2_im[11] = \reg2_im[11]~output_o ;

assign reg2_im[12] = \reg2_im[12]~output_o ;

assign reg2_im[13] = \reg2_im[13]~output_o ;

assign reg2_im[14] = \reg2_im[14]~output_o ;

assign reg2_im[15] = \reg2_im[15]~output_o ;

assign reg3_re[0] = \reg3_re[0]~output_o ;

assign reg3_re[1] = \reg3_re[1]~output_o ;

assign reg3_re[2] = \reg3_re[2]~output_o ;

assign reg3_re[3] = \reg3_re[3]~output_o ;

assign reg3_re[4] = \reg3_re[4]~output_o ;

assign reg3_re[5] = \reg3_re[5]~output_o ;

assign reg3_re[6] = \reg3_re[6]~output_o ;

assign reg3_re[7] = \reg3_re[7]~output_o ;

assign reg3_re[8] = \reg3_re[8]~output_o ;

assign reg3_re[9] = \reg3_re[9]~output_o ;

assign reg3_re[10] = \reg3_re[10]~output_o ;

assign reg3_re[11] = \reg3_re[11]~output_o ;

assign reg3_re[12] = \reg3_re[12]~output_o ;

assign reg3_re[13] = \reg3_re[13]~output_o ;

assign reg3_re[14] = \reg3_re[14]~output_o ;

assign reg3_re[15] = \reg3_re[15]~output_o ;

assign reg3_im[0] = \reg3_im[0]~output_o ;

assign reg3_im[1] = \reg3_im[1]~output_o ;

assign reg3_im[2] = \reg3_im[2]~output_o ;

assign reg3_im[3] = \reg3_im[3]~output_o ;

assign reg3_im[4] = \reg3_im[4]~output_o ;

assign reg3_im[5] = \reg3_im[5]~output_o ;

assign reg3_im[6] = \reg3_im[6]~output_o ;

assign reg3_im[7] = \reg3_im[7]~output_o ;

assign reg3_im[8] = \reg3_im[8]~output_o ;

assign reg3_im[9] = \reg3_im[9]~output_o ;

assign reg3_im[10] = \reg3_im[10]~output_o ;

assign reg3_im[11] = \reg3_im[11]~output_o ;

assign reg3_im[12] = \reg3_im[12]~output_o ;

assign reg3_im[13] = \reg3_im[13]~output_o ;

assign reg3_im[14] = \reg3_im[14]~output_o ;

assign reg3_im[15] = \reg3_im[15]~output_o ;

assign reg4_re[0] = \reg4_re[0]~output_o ;

assign reg4_re[1] = \reg4_re[1]~output_o ;

assign reg4_re[2] = \reg4_re[2]~output_o ;

assign reg4_re[3] = \reg4_re[3]~output_o ;

assign reg4_re[4] = \reg4_re[4]~output_o ;

assign reg4_re[5] = \reg4_re[5]~output_o ;

assign reg4_re[6] = \reg4_re[6]~output_o ;

assign reg4_re[7] = \reg4_re[7]~output_o ;

assign reg4_re[8] = \reg4_re[8]~output_o ;

assign reg4_re[9] = \reg4_re[9]~output_o ;

assign reg4_re[10] = \reg4_re[10]~output_o ;

assign reg4_re[11] = \reg4_re[11]~output_o ;

assign reg4_re[12] = \reg4_re[12]~output_o ;

assign reg4_re[13] = \reg4_re[13]~output_o ;

assign reg4_re[14] = \reg4_re[14]~output_o ;

assign reg4_re[15] = \reg4_re[15]~output_o ;

assign reg4_im[0] = \reg4_im[0]~output_o ;

assign reg4_im[1] = \reg4_im[1]~output_o ;

assign reg4_im[2] = \reg4_im[2]~output_o ;

assign reg4_im[3] = \reg4_im[3]~output_o ;

assign reg4_im[4] = \reg4_im[4]~output_o ;

assign reg4_im[5] = \reg4_im[5]~output_o ;

assign reg4_im[6] = \reg4_im[6]~output_o ;

assign reg4_im[7] = \reg4_im[7]~output_o ;

assign reg4_im[8] = \reg4_im[8]~output_o ;

assign reg4_im[9] = \reg4_im[9]~output_o ;

assign reg4_im[10] = \reg4_im[10]~output_o ;

assign reg4_im[11] = \reg4_im[11]~output_o ;

assign reg4_im[12] = \reg4_im[12]~output_o ;

assign reg4_im[13] = \reg4_im[13]~output_o ;

assign reg4_im[14] = \reg4_im[14]~output_o ;

assign reg4_im[15] = \reg4_im[15]~output_o ;

assign reg5_re[0] = \reg5_re[0]~output_o ;

assign reg5_re[1] = \reg5_re[1]~output_o ;

assign reg5_re[2] = \reg5_re[2]~output_o ;

assign reg5_re[3] = \reg5_re[3]~output_o ;

assign reg5_re[4] = \reg5_re[4]~output_o ;

assign reg5_re[5] = \reg5_re[5]~output_o ;

assign reg5_re[6] = \reg5_re[6]~output_o ;

assign reg5_re[7] = \reg5_re[7]~output_o ;

assign reg5_re[8] = \reg5_re[8]~output_o ;

assign reg5_re[9] = \reg5_re[9]~output_o ;

assign reg5_re[10] = \reg5_re[10]~output_o ;

assign reg5_re[11] = \reg5_re[11]~output_o ;

assign reg5_re[12] = \reg5_re[12]~output_o ;

assign reg5_re[13] = \reg5_re[13]~output_o ;

assign reg5_re[14] = \reg5_re[14]~output_o ;

assign reg5_re[15] = \reg5_re[15]~output_o ;

assign reg5_im[0] = \reg5_im[0]~output_o ;

assign reg5_im[1] = \reg5_im[1]~output_o ;

assign reg5_im[2] = \reg5_im[2]~output_o ;

assign reg5_im[3] = \reg5_im[3]~output_o ;

assign reg5_im[4] = \reg5_im[4]~output_o ;

assign reg5_im[5] = \reg5_im[5]~output_o ;

assign reg5_im[6] = \reg5_im[6]~output_o ;

assign reg5_im[7] = \reg5_im[7]~output_o ;

assign reg5_im[8] = \reg5_im[8]~output_o ;

assign reg5_im[9] = \reg5_im[9]~output_o ;

assign reg5_im[10] = \reg5_im[10]~output_o ;

assign reg5_im[11] = \reg5_im[11]~output_o ;

assign reg5_im[12] = \reg5_im[12]~output_o ;

assign reg5_im[13] = \reg5_im[13]~output_o ;

assign reg5_im[14] = \reg5_im[14]~output_o ;

assign reg5_im[15] = \reg5_im[15]~output_o ;

assign reg6_re[0] = \reg6_re[0]~output_o ;

assign reg6_re[1] = \reg6_re[1]~output_o ;

assign reg6_re[2] = \reg6_re[2]~output_o ;

assign reg6_re[3] = \reg6_re[3]~output_o ;

assign reg6_re[4] = \reg6_re[4]~output_o ;

assign reg6_re[5] = \reg6_re[5]~output_o ;

assign reg6_re[6] = \reg6_re[6]~output_o ;

assign reg6_re[7] = \reg6_re[7]~output_o ;

assign reg6_re[8] = \reg6_re[8]~output_o ;

assign reg6_re[9] = \reg6_re[9]~output_o ;

assign reg6_re[10] = \reg6_re[10]~output_o ;

assign reg6_re[11] = \reg6_re[11]~output_o ;

assign reg6_re[12] = \reg6_re[12]~output_o ;

assign reg6_re[13] = \reg6_re[13]~output_o ;

assign reg6_re[14] = \reg6_re[14]~output_o ;

assign reg6_re[15] = \reg6_re[15]~output_o ;

assign reg6_im[0] = \reg6_im[0]~output_o ;

assign reg6_im[1] = \reg6_im[1]~output_o ;

assign reg6_im[2] = \reg6_im[2]~output_o ;

assign reg6_im[3] = \reg6_im[3]~output_o ;

assign reg6_im[4] = \reg6_im[4]~output_o ;

assign reg6_im[5] = \reg6_im[5]~output_o ;

assign reg6_im[6] = \reg6_im[6]~output_o ;

assign reg6_im[7] = \reg6_im[7]~output_o ;

assign reg6_im[8] = \reg6_im[8]~output_o ;

assign reg6_im[9] = \reg6_im[9]~output_o ;

assign reg6_im[10] = \reg6_im[10]~output_o ;

assign reg6_im[11] = \reg6_im[11]~output_o ;

assign reg6_im[12] = \reg6_im[12]~output_o ;

assign reg6_im[13] = \reg6_im[13]~output_o ;

assign reg6_im[14] = \reg6_im[14]~output_o ;

assign reg6_im[15] = \reg6_im[15]~output_o ;

assign reg7_re[0] = \reg7_re[0]~output_o ;

assign reg7_re[1] = \reg7_re[1]~output_o ;

assign reg7_re[2] = \reg7_re[2]~output_o ;

assign reg7_re[3] = \reg7_re[3]~output_o ;

assign reg7_re[4] = \reg7_re[4]~output_o ;

assign reg7_re[5] = \reg7_re[5]~output_o ;

assign reg7_re[6] = \reg7_re[6]~output_o ;

assign reg7_re[7] = \reg7_re[7]~output_o ;

assign reg7_re[8] = \reg7_re[8]~output_o ;

assign reg7_re[9] = \reg7_re[9]~output_o ;

assign reg7_re[10] = \reg7_re[10]~output_o ;

assign reg7_re[11] = \reg7_re[11]~output_o ;

assign reg7_re[12] = \reg7_re[12]~output_o ;

assign reg7_re[13] = \reg7_re[13]~output_o ;

assign reg7_re[14] = \reg7_re[14]~output_o ;

assign reg7_re[15] = \reg7_re[15]~output_o ;

assign reg7_im[0] = \reg7_im[0]~output_o ;

assign reg7_im[1] = \reg7_im[1]~output_o ;

assign reg7_im[2] = \reg7_im[2]~output_o ;

assign reg7_im[3] = \reg7_im[3]~output_o ;

assign reg7_im[4] = \reg7_im[4]~output_o ;

assign reg7_im[5] = \reg7_im[5]~output_o ;

assign reg7_im[6] = \reg7_im[6]~output_o ;

assign reg7_im[7] = \reg7_im[7]~output_o ;

assign reg7_im[8] = \reg7_im[8]~output_o ;

assign reg7_im[9] = \reg7_im[9]~output_o ;

assign reg7_im[10] = \reg7_im[10]~output_o ;

assign reg7_im[11] = \reg7_im[11]~output_o ;

assign reg7_im[12] = \reg7_im[12]~output_o ;

assign reg7_im[13] = \reg7_im[13]~output_o ;

assign reg7_im[14] = \reg7_im[14]~output_o ;

assign reg7_im[15] = \reg7_im[15]~output_o ;

endmodule
