$date
	Sun Oct 23 10:03:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#715593
b10110 !
1"
#715594
b10110 &
b10110 %
1$
#715595
0"
#715598
b1011 &
b1011 %
#715602
b100010 &
b100010 %
#715606
b10001 &
b10001 %
#715610
b110100 &
b110100 %
#715614
b11010 &
b11010 %
#715618
b1101 &
b1101 %
#715622
b101000 &
b101000 %
#715626
b10100 &
b10100 %
#715630
b1010 &
b1010 %
#715634
b101 &
b101 %
#715638
b10000 &
b10000 %
#715642
b1000 &
b1000 %
#715646
b100 &
b100 %
#715650
b10 &
b10 %
#715654
b1 &
1#
b1 %
#715658
b0 &
b0 %
0#
0$
#1657813
b1 !
1"
#1657814
b1 &
b1 %
1$
#1657815
0"
#1657818
1#
#1657822
b0 &
0#
b0 %
0$
#2697996
b10101 !
1"
#2697998
b10101 &
b10101 %
1$
#2697999
0"
#2698002
b1000000 &
b1000000 %
#2698006
b100000 &
b100000 %
#2698010
b10000 &
b10000 %
#2698014
b1000 &
b1000 %
#2698018
b100 &
b100 %
#2698022
b10 &
b10 %
#2698026
b1 &
b1 %
1#
#2698030
b0 &
0#
b0 %
0$
#4500012
