
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011964                       # Number of seconds simulated
sim_ticks                                 11964451827                       # Number of ticks simulated
final_tick                               577262883654                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198615                       # Simulator instruction rate (inst/s)
host_op_rate                                   252539                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 275798                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342324                       # Number of bytes of host memory used
host_seconds                                 43381.17                       # Real time elapsed on the host
sim_insts                                  8616130420                       # Number of instructions simulated
sim_ops                                   10955417277                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       187392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       277248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       130688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       131072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       132224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       119424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       182272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       115840                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1313664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       528512                       # Number of bytes written to this memory
system.physmem.bytes_written::total            528512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1464                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1021                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1024                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1033                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          933                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1424                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          905                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10263                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4129                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4129                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       342347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15662397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       385141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23172645                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       427934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10923024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       417236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10955120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       438633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11051405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       374443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9981569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       374443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     15234463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       374443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9682015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109797258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       342347                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       385141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       427934                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       417236                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       438633                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       374443                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       374443                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       374443                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3134619                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44173524                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44173524                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44173524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       342347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15662397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       385141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23172645                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       427934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10923024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       417236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10955120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       438633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11051405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       374443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9981569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       374443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     15234463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       374443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9682015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153970782                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                28691732                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182051                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952109                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175342                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1459649                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1434662                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128272                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5275                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23130820                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12403840                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182051                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1562934                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2766754                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         575970                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        310760                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1400315                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171828                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26608025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.521435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.761846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        23841271     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425839      1.60%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210802      0.79%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420190      1.58%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131486      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389950      1.47%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60495      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96266      0.36%     96.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1031726      3.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26608025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076052                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432314                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22841344                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       605901                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761082                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2243                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        397451                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202967                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2210                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13849618                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5109                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        397451                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22874318                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         357490                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       151250                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2731843                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        95669                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13830119                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10489                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76978                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18101180                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62639076                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62639076                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646430                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3454732                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1829                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          930                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           205492                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2516335                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3364                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90835                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13758323                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1835                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12871117                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8236                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2505295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5151325                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26608025                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.483731                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.094666                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     20960375     78.77%     78.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1766604      6.64%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1903150      7.15%     92.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1106684      4.16%     96.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       560030      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       139535      0.52%     99.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164449      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3912      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3286      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26608025                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21031     57.31%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8479     23.11%     80.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7184     19.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10080298     78.32%     78.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99386      0.77%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2295574     17.84%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       394958      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12871117                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.448600                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36694                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002851                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52395188                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16265498                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12541868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12907811                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9575                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       513377                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10140                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        397451                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         228813                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12051                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13760170                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1794                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2516335                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398447                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          928                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4460                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          188                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118022                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185633                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12708323                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2263134                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162793                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2658054                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933327                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            394920                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.442926                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12544608                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12541868                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7596934                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16449862                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.437125                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461824                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236447                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2524185                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1817                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       174065                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26210574                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428699                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.299776                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22035370     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633408      6.23%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1057012      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330557      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555658      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105786      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67570      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61342      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363871      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26210574                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236447                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391262                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002955                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812683                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363871                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39607296                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27919072                       # The number of ROB writes
system.switch_cpus0.timesIdled                 514892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2083707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.869173                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.869173                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.348533                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.348533                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59102278                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16320329                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14742873                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                28691732                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2338985                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1912526                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       230516                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       988072                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          922988                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          240115                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10239                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22716846                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              13264571                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2338985                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1163103                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2780135                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         666605                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        381731                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1398174                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       232316                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26309766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        23529631     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          150346      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          238317      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          377604      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          157661      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          177964      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          185938      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          122824      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1369481      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26309766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081521                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462313                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22517294                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       583279                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2771404                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7033                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        430754                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       383637                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16199236                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1652                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        430754                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22549752                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         187474                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       301779                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2746219                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        93786                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16189738                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1904                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         27347                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        35465                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3054                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     22473145                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     75306815                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     75306815                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     19191135                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3281995                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4100                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2244                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           288850                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1545850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       830445                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        24860                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       188882                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16167576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4112                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15306361                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19286                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2046482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4542951                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          369                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26309766                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581775                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273530                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     19856964     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2588258      9.84%     85.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1416853      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       965970      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       902991      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       261085      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       201684      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        68694      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        47267      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26309766                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3584     12.56%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         11024     38.62%     51.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13935     48.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12821571     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       241468      1.58%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1855      0.01%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1415966      9.25%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       825501      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15306361                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533476                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              28543                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001865                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     56970317                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     18218372                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15059225                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15334904                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        46959                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       279247                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        25395                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          982                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        430754                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         131702                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13337                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16171716                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1100                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1545850                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       830445                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2243                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9755                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       134077                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       131688                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       265765                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15088833                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1332558                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       217528                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2157669                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2122955                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            825111                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525895                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15059463                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15059225                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8804334                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22999359                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524863                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382808                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11272610                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13817264                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2354491                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3743                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       235154                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     25879012                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533918                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.387244                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20267314     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2718496     10.50%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1059076      4.09%     92.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       568898      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       427436      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       237648      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       147002      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       131210      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       321932      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     25879012                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11272610                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13817264                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2071653                       # Number of memory references committed
system.switch_cpus1.commit.loads              1266603                       # Number of loads committed
system.switch_cpus1.commit.membars               1868                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1983300                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12450474                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       280679                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       321932                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            41728757                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32774312                       # The number of ROB writes
system.switch_cpus1.timesIdled                 367364                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2381966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11272610                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13817264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11272610                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.545261                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.545261                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392887                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392887                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68044344                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20875077                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       15109363                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3738                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                28691732                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2378900                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1946836                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       234057                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       981823                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          935011                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          245305                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10677                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     22886326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              13300514                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2378900                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1180316                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2776006                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         639464                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        465633                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1402057                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       234212                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26530370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        23754364     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          129872      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          205647      0.78%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          277806      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          285760      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          242190      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135610      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          201218      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1297903      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26530370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082912                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463566                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22655575                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       698686                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2770967                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         3025                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        402116                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       391049                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      16319299                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1551                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        402116                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22717884                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         146327                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       411027                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2712309                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       140704                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      16312727                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         18648                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        61585                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     22763986                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     75887497                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     75887497                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19704893                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3059058                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3992                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2055                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           421863                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1527682                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       826566                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9728                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       190234                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          16290285                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4006                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15460999                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2243                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1818351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4362492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          102                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26530370                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582766                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273830                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19993608     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2682900     10.11%     85.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1360998      5.13%     90.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1030853      3.89%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       808226      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       327673      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       204803      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       107015      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        14294      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26530370                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3069     11.85%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          9677     37.36%     49.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13158     50.80%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13003011     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       231142      1.50%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1936      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1401025      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       823885      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15460999                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538866                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              25904                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001675                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     57480513                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     18112716                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15227180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15486903                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        30968                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       247798                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        12452                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        402116                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         115171                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13461                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     16294317                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6967                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1527682                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       826566                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2056                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         11499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       135825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       131970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       267795                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15246310                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1317726                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       214687                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2141543                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2166680                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            823817                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531383                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15227321                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15227180                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8743419                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         23557183                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530717                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371157                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11486721                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     14133909                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2160405                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       236767                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     26128254                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540943                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.390267                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     20333048     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2871228     10.99%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1086535      4.16%     92.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       517098      1.98%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       433086      1.66%     96.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       250180      0.96%     97.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       221306      0.85%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        98947      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       316826      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     26128254                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11486721                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      14133909                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2093998                       # Number of memory references committed
system.switch_cpus2.commit.loads              1279884                       # Number of loads committed
system.switch_cpus2.commit.membars               1948                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           2038205                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12734336                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       291012                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       316826                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            42105664                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           32990776                       # The number of ROB writes
system.switch_cpus2.timesIdled                 348424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2161362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11486721                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             14133909                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11486721                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.497817                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.497817                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400350                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400350                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68614742                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21214624                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       15127123                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3900                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                28691732                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2380431                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1948278                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       233997                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       979500                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          934848                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          245187                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10597                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     22887460                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              13309332                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2380431                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1180035                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2777321                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         640539                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        463577                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1402189                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       234163                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     26531890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        23754569     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          129874      0.49%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          205296      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          277949      1.05%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          286131      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          241749      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          135662      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          201546      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1299114      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     26531890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082966                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463873                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22657383                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       695936                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2772220                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         3106                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        403244                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       391206                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      16330610                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1551                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        403244                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22719466                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         145184                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       409850                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2713898                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       140245                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      16324038                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         18632                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        61408                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     22781057                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     75939387                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     75939387                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     19708814                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3072239                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3968                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2029                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           420454                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1529207                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       827070                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         9767                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       304206                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16301057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3981                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15465885                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2220                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1826927                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4391579                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           78                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     26531890                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582917                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268617                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19904987     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2789167     10.51%     85.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1395019      5.26%     90.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       999046      3.77%     94.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       790271      2.98%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       327373      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       204885      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       106853      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        14289      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     26531890                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3057     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9919     37.97%     49.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13150     50.33%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13006818     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       231309      1.50%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1936      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1401453      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       824369      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15465885                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.539036                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              26126                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001689                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     57492003                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     18132044                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15231839                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15492011                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        31356                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       249078                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12805                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        403244                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         114144                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13452                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16305067                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         7115                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1529207                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       827070                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2032                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         11449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       135755                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       132387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       268142                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15251178                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1318306                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       214704                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   29                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2142610                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2167371                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            824304                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531553                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15231957                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15231839                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8746176                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23564371                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530879                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371161                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11488994                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14136706                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2168371                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3903                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       236708                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     26128646                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541042                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378952                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     20259105     77.54%     77.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2942617     11.26%     88.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1080745      4.14%     92.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       516072      1.98%     94.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       478886      1.83%     96.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       251669      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       192895      0.74%     98.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100132      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       306525      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     26128646                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11488994                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14136706                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2094391                       # Number of memory references committed
system.switch_cpus3.commit.loads              1280129                       # Number of loads committed
system.switch_cpus3.commit.membars               1948                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2038606                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         12736846                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       291066                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       306525                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            42127120                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           33013422                       # The number of ROB writes
system.switch_cpus3.timesIdled                 348020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2159842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11488994                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14136706                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11488994                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.497323                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.497323                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400429                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400429                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68634035                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21222213                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       15136718                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3898                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                28691732                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2380029                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1947557                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       233908                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       978414                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          934685                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          244924                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        10619                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     22886058                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13304622                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2380029                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1179609                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2776945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         639902                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        466632                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1401988                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       234126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     26532627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        23755682     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          129921      0.49%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          205397      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          278253      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          286026      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          242743      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          134712      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          201001      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1298892      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     26532627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082952                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463709                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        22655795                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       699161                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2771916                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         3049                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        402705                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       391500                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16325216                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1548                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        402705                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        22717840                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         146230                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       412062                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2713533                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       140254                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16318634                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         18771                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        61290                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     22771392                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     75912661                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     75912661                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     19704217                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3067175                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3964                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2026                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           420792                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1529102                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       826772                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         9689                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       226661                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16295883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3977                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15462645                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2234                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1824415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4381764                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           73                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     26532627                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582779                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.272003                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     19966395     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2716314     10.24%     85.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1373594      5.18%     90.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      1020998      3.85%     94.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       802061      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       327027      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       205148      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       106838      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        14252      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     26532627                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3053     11.66%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          9963     38.06%     49.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13158     50.27%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     13004384     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       231090      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1936      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1401090      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       824145      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15462645                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538923                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              26174                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001693                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     57486325                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     18124348                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15228247                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15488819                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        31246                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       249257                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12682                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        402705                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         114888                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13405                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16299890                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         7161                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1529102                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       826772                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2027                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         11420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       135506                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       132189                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       267695                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15247731                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1318233                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       214914                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   30                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2142307                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2167296                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            824074                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.531433                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15228379                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15228247                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8744069                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         23559888                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530754                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371142                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     11486338                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14133438                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2166471                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       236619                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     26129922                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540891                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386531                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     20311009     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2894636     11.08%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1084283      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       516321      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       448365      1.72%     96.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       250247      0.96%     97.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       212342      0.81%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        99226      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       313493      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     26129922                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     11486338                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14133438                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2093935                       # Number of memory references committed
system.switch_cpus4.commit.loads              1279845                       # Number of loads committed
system.switch_cpus4.commit.membars               1948                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           2038137                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         12733914                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       291003                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       313493                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            42116260                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           33002541                       # The number of ROB writes
system.switch_cpus4.timesIdled                 348242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2159105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           11486338                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14133438                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     11486338                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.497901                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.497901                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400336                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400336                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        68617348                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       21215441                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       15131626                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3900                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                28691732                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2606299                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      2170249                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       238283                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       997648                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          952664                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          279656                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        11126                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     22670074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              14297432                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2606299                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1232320                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2979842                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         662611                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        729926                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1408716                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       227673                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     26801988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.031079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        23822146     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          182719      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          232164      0.87%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          367355      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          152338      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          196611      0.73%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          229829      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          104659      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1514167      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     26801988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090838                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498312                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        22536337                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       876757                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2965473                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1528                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        421888                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       396256                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      17469782                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1478                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        421888                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        22559908                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          73797                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       738390                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2943412                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        64583                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      17361401                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9307                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        44768                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     24255924                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     80732315                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     80732315                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     20287882                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3968031                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         4221                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2208                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           229836                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1623483                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       849499                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         9834                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       191105                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16949350                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         4235                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         16257159                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16351                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2059744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4196802                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     26801988                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.606565                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327467                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19912975     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      3142865     11.73%     86.02% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1283765      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       720726      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       975452      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       299033      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       295289      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       159185      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        12698      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     26801988                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         112660     79.33%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.33% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         14817     10.43%     89.76% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        14546     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     13696857     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       222117      1.37%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         2012      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1489602      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       846571      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      16257159                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.566615                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             142023                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008736                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     59474678                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     19013433                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15834742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      16399182                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        12115                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       304821                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11533                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        421888                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          56284                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         7181                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16953588                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        12996                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1623483                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       849499                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2209                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          6321                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       140372                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       133865                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       274237                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15974534                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1465728                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       282623                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2312198                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2259070                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            846470                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.556764                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15834856                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15834742                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          9488609                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         25481406                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.551892                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372374                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     11802687                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     14543790                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2409880                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         4056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       240135                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     26380100                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.551317                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.371770                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20225136     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      3119480     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      1131171      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       565060      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       516076      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       217296      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       214496      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       102052      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       289333      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     26380100                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     11802687                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      14543790                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2156628                       # Number of memory references committed
system.switch_cpus5.commit.loads              1318662                       # Number of loads committed
system.switch_cpus5.commit.membars               2024                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           2108117                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         13094121                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       300311                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       289333                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            43044359                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           34329250                       # The number of ROB writes
system.switch_cpus5.timesIdled                 345243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1889744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           11802687                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             14543790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     11802687                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.430949                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.430949                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.411362                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.411362                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        71881326                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       22131000                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       16161572                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          4052                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                28691730                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2347197                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1924377                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       232908                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       956948                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          912700                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          240608                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10315                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     22429594                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13351998                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2347197                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1153308                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2934750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         662127                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        663431                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1384591                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       231284                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     26453392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.617397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.970017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        23518642     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          318453      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          366401      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          201525      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          231215      0.87%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          127093      0.48%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           87893      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          228623      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1373547      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     26453392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081807                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.465361                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        22246807                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       849904                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2909944                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        23468                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        423265                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       381295                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2352                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16303677                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        12067                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        423265                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        22282419                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         254196                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       496764                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2899106                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        97638                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16293930                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         23072                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        46661                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     22651698                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     75869100                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     75869100                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     19302467                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3349231                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         4198                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2315                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           265996                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1556384                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       846170                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        22422                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       187449                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16268108                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         4202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15366897                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        21578                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2054042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4748822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          411                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     26453392                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580905                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270747                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19983914     75.54%     75.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2597803      9.82%     85.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1398725      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       969840      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       846310      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       433039      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       105324      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        67751      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        50686      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     26453392                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3683     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         14867     44.50%     55.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        14856     44.47%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12864428     83.72%     83.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       240131      1.56%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1880      0.01%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1420007      9.24%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       840451      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15366897                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535586                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              33406                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002174                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     57242170                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     18326523                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15106778                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15400303                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        38536                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       277793                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        19234                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          939                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        423265                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         200972                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        14637                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16272337                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         3793                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1556384                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       846170                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2309                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         10542                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          173                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       134359                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       131298                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       265657                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15135787                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1332192                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       231110                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2172404                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2117371                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            840212                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527531                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15107062                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15106778                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8978699                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         23530827                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526520                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381572                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11333951                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13905629                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2366857                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3791                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       234046                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     26030127                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534213                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.353548                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20351410     78.18%     78.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2632838     10.11%     88.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1104521      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       661241      2.54%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       459376      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       296705      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       154735      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       123821      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       245480      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     26030127                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11333951                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13905629                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2105527                       # Number of memory references committed
system.switch_cpus6.commit.loads              1278591                       # Number of loads committed
system.switch_cpus6.commit.membars               1892                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1990467                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         12536147                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       282901                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       245480                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            42057055                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32968255                       # The number of ROB writes
system.switch_cpus6.timesIdled                 345915                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2238338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11333951                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13905629                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11333951                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.531485                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.531485                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395025                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395025                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        68266589                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20973021                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15208339                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3786                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                28691732                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2609832                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      2172609                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       238035                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       999161                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          951726                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          279868                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        11032                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     22676084                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              14314251                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2609832                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1231594                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2982143                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         663707                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        719833                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1409300                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       227504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     26801568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.656248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.032422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        23819425     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          183267      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          230606      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          366594      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          152767      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          197549      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          229832      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          105805      0.39%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1515723      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     26801568                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090961                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498898                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        22541327                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       867595                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2967970                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1424                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        423247                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       397415                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      17492292                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1489                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        423247                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        22564896                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          72292                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       730699                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2945816                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        64608                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      17383503                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          9150                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        45007                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     24283174                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     80827025                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     80827025                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     20295408                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3987766                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         4189                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2175                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           230548                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1626110                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       850916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         9612                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       192078                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16970569                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         4202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         16274935                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16978                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2069863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4219121                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          146                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     26801568                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607238                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328365                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     19908175     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      3142461     11.72%     86.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1286725      4.80%     90.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       719611      2.68%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       975614      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       300677      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       296389      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       159312      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12604      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     26801568                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         112496     79.15%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         15078     10.61%     89.76% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        14560     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     13710934     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       222209      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         2013      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1491865      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       847914      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      16274935                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567234                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             142134                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008733                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     59510550                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     19044733                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15849815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      16417069                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        11780                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       306948                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          101                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        12633                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        423247                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          55230                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         7106                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16974776                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        13282                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1626110                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       850916                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2176                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          6222                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          101                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       139439                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       134746                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       274185                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15990338                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1467082                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       284597                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2314873                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2261555                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            847791                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557315                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15849931                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15849815                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          9495875                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         25496312                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552418                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372441                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11807076                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     14549241                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2425635                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         4056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       239872                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     26378321                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.551561                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.371971                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     20220342     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      3121520     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1131590      4.29%     92.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       565559      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       515809      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       217154      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       214826      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       102266      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       289255      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     26378321                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11807076                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      14549241                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2157445                       # Number of memory references committed
system.switch_cpus7.commit.loads              1319162                       # Number of loads committed
system.switch_cpus7.commit.membars               2024                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           2108925                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         13099029                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       300431                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       289255                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            43063864                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           34373015                       # The number of ROB writes
system.switch_cpus7.timesIdled                 344946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1890164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11807076                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             14549241                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11807076                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.430046                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.430046                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.411515                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.411515                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        71946393                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       22150318                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       16180202                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          4052                       # number of misc regfile writes
system.l2.replacements                          10265                       # number of replacements
system.l2.tagsinuse                      32763.593463                       # Cycle average of tags in use
system.l2.total_refs                          1654600                       # Total number of references to valid blocks.
system.l2.sampled_refs                          43021                       # Sample count of references to valid blocks.
system.l2.avg_refs                          38.460287                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           291.235880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     26.085664                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    769.823462                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.292563                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1095.591221                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     31.824466                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    513.227407                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     30.592876                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    517.240302                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     30.882103                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    514.355285                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     29.580634                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    472.566935                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     27.555350                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    677.698288                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.241271                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    453.788555                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4823.752530                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4723.513312                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3090.254502                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3087.115570                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3070.803038                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2230.275578                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3927.953184                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2268.343487                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008888                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000796                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.023493                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000894                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.033435                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000971                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.015662                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000934                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.015785                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000942                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.015697                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000903                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.014422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000841                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.020682                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000923                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.013849                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.147209                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.144150                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.094307                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.094211                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.093713                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.068063                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.119872                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.069224                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999866                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4552                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5992                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3505                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3501                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3494                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         3281                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4684                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3270                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32293                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9768                       # number of Writeback hits
system.l2.Writeback_hits::total                  9768                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   133                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4561                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         6010                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3523                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3519                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3512                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         3299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4702                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3286                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32426                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4561                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         6010                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3523                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3519                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3512                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         3299                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4702                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3286                       # number of overall hits
system.l2.overall_hits::total                   32426                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1464                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2166                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1021                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1024                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1033                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          933                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1424                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          905                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10263                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1464                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1021                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1024                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1033                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          933                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1424                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          905                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10263                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1464                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2166                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1021                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1024                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1033                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          933                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1424                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          905                       # number of overall misses
system.l2.overall_misses::total                 10263                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5051087                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    243118699                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5948214                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    362371932                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6333396                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    171342536                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6397056                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    170027962                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6542160                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    171330674                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5651602                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    157796579                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5726568                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    240658220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5373148                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    152021772                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1715691605                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5051087                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    243118699                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5948214                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    362371932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6333396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    171342536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6397056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    170027962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6542160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    171330674                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5651602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    157796579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5726568                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    240658220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5373148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    152021772                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1715691605                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5051087                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    243118699                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5948214                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    362371932                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6333396                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    171342536                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6397056                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    170027962                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6542160                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    171330674                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5651602                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    157796579                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5726568                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    240658220                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5373148                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    152021772                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1715691605                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         6016                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         8158                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4526                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4525                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         4527                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         4214                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         6108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4175                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               42556                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9768                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9768                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               133                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         6025                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         8176                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4544                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4543                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         4232                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         6126                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4191                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                42689                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         6025                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         8176                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4544                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4543                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         4232                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         6126                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4191                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               42689                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.243351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.265506                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.225586                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.226298                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.228186                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.221405                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.233137                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.216766                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.241165                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.242988                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.264922                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.224692                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.225402                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.227283                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.220463                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.232452                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.215939                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240413                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.242988                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.264922                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.224692                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.225402                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.227283                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.220463                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.232452                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.215939                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240413                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 157846.468750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 166064.685109                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 165228.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167300.060942                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 158334.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 167818.350637                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 164027.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 166042.931641                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 159564.878049                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165857.380445                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 161474.342857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 169128.166131                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 163616.228571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 169001.558989                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 153518.514286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 167979.858564                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167172.523141                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 157846.468750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 166064.685109                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 165228.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167300.060942                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 158334.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 167818.350637                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 164027.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 166042.931641                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 159564.878049                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165857.380445                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 161474.342857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 169128.166131                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 163616.228571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 169001.558989                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 153518.514286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 167979.858564                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167172.523141                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 157846.468750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 166064.685109                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 165228.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167300.060942                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 158334.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 167818.350637                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 164027.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 166042.931641                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 159564.878049                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165857.380445                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 161474.342857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 169128.166131                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 163616.228571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 169001.558989                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 153518.514286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 167979.858564                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167172.523141                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4129                       # number of writebacks
system.l2.writebacks::total                      4129                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1464                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1021                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1024                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1033                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          933                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1424                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          905                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10263                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10263                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10263                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3187436                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    157798444                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3852639                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    236219596                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4003632                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    111887220                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4129129                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    110405613                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4155916                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    111189435                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3615853                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    103459995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3691371                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    157706635                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3337765                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     99326386                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1117967065                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3187436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    157798444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3852639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    236219596                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4003632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    111887220                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4129129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    110405613                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4155916                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    111189435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3615853                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    103459995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3691371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    157706635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3337765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     99326386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1117967065                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3187436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    157798444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3852639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    236219596                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4003632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    111887220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4129129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    110405613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4155916                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    111189435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3615853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    103459995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3691371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    157706635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3337765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     99326386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1117967065                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.243351                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.265506                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.225586                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.226298                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.228186                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.221405                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.233137                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.216766                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.241165                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.242988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.264922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.224692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.225402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.227283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.220463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.232452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.215939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240413                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.242988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.264922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.224692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.225402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.227283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.220463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.232452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.215939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240413                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99607.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107785.822404                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107017.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109057.985226                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 100090.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109585.915769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 105875.102564                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107817.981445                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 101363.804878                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 107637.400774                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 103310.085714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 110889.598071                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 105467.742857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 110749.041433                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 95364.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 109752.912707                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108931.800156                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99607.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107785.822404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 107017.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109057.985226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 100090.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109585.915769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 105875.102564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107817.981445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 101363.804878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 107637.400774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 103310.085714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 110889.598071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 105467.742857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 110749.041433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 95364.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 109752.912707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108931.800156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99607.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107785.822404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 107017.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109057.985226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 100090.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109585.915769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 105875.102564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107817.981445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 101363.804878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 107637.400774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 103310.085714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 110889.598071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 105467.742857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 110749.041433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 95364.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 109752.912707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108931.800156                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               552.969109                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432544                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1788272.400000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    26.915842                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.053267                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.043134                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843034                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.886168                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1400275                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1400275                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1400275                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1400275                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1400275                       # number of overall hits
system.cpu0.icache.overall_hits::total        1400275                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.cpu0.icache.overall_misses::total           40                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6345982                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6345982                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6345982                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6345982                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6345982                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6345982                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1400315                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1400315                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1400315                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1400315                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1400315                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1400315                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158649.550000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158649.550000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158649.550000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158649.550000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158649.550000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158649.550000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            7                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5460011                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5460011                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5460011                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5460011                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5460011                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5460011                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165454.878788                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165454.878788                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165454.878788                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165454.878788                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165454.878788                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165454.878788                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6025                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205028                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6281                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35218.122592                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.425355                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.574645                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720412                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279588                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2072770                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2072770                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          913                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          913                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459196                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459196                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459196                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459196                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20031                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20031                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20076                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20076                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20076                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20076                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2082787400                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2082787400                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3765520                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3765520                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2086552920                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2086552920                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2086552920                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2086552920                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2092801                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2092801                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2479272                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2479272                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2479272                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2479272                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009571                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009571                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008098                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008098                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008098                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008098                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103978.203784                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103978.203784                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83678.222222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83678.222222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103932.701733                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103932.701733                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103932.701733                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103932.701733                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          854                       # number of writebacks
system.cpu0.dcache.writebacks::total              854                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14015                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14015                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14051                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14051                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14051                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6016                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6016                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6025                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6025                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6025                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    557309822                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    557309822                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    557886722                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    557886722                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    557886722                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    557886722                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002430                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002430                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002430                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002430                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92637.935838                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92637.935838                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 92595.306556                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92595.306556                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 92595.306556                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92595.306556                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               520.211639                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1080584606                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050445.172676                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.211639                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048416                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.833672                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1398129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1398129                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1398129                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1398129                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1398129                       # number of overall hits
system.cpu1.icache.overall_hits::total        1398129                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7833305                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7833305                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7833305                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7833305                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7833305                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7833305                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1398174                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1398174                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1398174                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1398174                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1398174                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1398174                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 174073.444444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 174073.444444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 174073.444444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 174073.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 174073.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 174073.444444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6369868                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6369868                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6369868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6369868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6369868                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6369868                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172158.594595                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172158.594595                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172158.594595                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172158.594595                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172158.594595                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172158.594595                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  8176                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178893662                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8432                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21216.041509                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   228.831013                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    27.168987                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.893871                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.106129                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       968773                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         968773                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       801164                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        801164                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2190                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2190                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1869                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1869                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1769937                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1769937                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1769937                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1769937                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        21000                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        21000                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          107                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          107                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21107                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21107                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21107                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21107                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2329942850                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2329942850                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8897592                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8897592                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2338840442                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2338840442                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2338840442                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2338840442                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       989773                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       989773                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       801271                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       801271                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1869                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1869                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1791044                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1791044                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1791044                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1791044                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021217                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021217                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000134                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000134                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011785                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011785                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011785                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011785                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110949.659524                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110949.659524                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83155.065421                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83155.065421                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110808.757379                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110808.757379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110808.757379                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110808.757379                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1621                       # number of writebacks
system.cpu1.dcache.writebacks::total             1621                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12842                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12842                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           89                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           89                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12931                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12931                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12931                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12931                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         8158                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8158                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         8176                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         8176                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         8176                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8176                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    778814783                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    778814783                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1168093                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1168093                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    779982876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    779982876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    779982876                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    779982876                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008242                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008242                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004565                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004565                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004565                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004565                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95466.386737                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95466.386737                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64894.055556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64894.055556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95399.079746                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95399.079746                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95399.079746                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95399.079746                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               508.867030                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1074537543                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2074396.801158                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.867030                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.054274                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.815492                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1402006                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1402006                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1402006                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1402006                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1402006                       # number of overall hits
system.cpu2.icache.overall_hits::total        1402006                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8402384                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8402384                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8402384                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8402384                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8402384                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8402384                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1402057                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1402057                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1402057                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1402057                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1402057                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1402057                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 164752.627451                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 164752.627451                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 164752.627451                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 164752.627451                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 164752.627451                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 164752.627451                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7094058                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7094058                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7094058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7094058                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7094058                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7094058                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 164978.093023                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 164978.093023                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 164978.093023                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 164978.093023                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 164978.093023                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 164978.093023                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4544                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163969828                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4800                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34160.380833                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.536926                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.463074                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.865379                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.134621                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       964701                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         964701                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       810276                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        810276                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2032                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2032                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1950                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1950                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1774977                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1774977                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1774977                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1774977                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14546                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14546                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          106                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          106                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14652                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14652                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14652                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14652                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1644781197                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1644781197                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9049454                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9049454                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1653830651                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1653830651                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1653830651                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1653830651                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       979247                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       979247                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       810382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       810382                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1950                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1950                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1789629                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1789629                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1789629                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1789629                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014854                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014854                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008187                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008187                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008187                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008187                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113074.467001                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113074.467001                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85372.207547                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85372.207547                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112874.054805                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112874.054805                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112874.054805                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112874.054805                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          960                       # number of writebacks
system.cpu2.dcache.writebacks::total              960                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        10020                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        10020                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           88                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           88                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        10108                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        10108                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        10108                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        10108                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4526                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4526                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4544                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4544                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4544                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4544                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    412159921                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    412159921                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1261569                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1261569                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    413421490                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    413421490                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    413421490                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    413421490                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002539                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002539                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002539                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002539                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91064.940566                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91064.940566                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 70087.166667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70087.166667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90981.841989                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90981.841989                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90981.841989                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90981.841989                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.175564                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1074537675                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2082437.354651                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    32.175564                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.051563                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.812781                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1402138                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1402138                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1402138                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1402138                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1402138                       # number of overall hits
system.cpu3.icache.overall_hits::total        1402138                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8615280                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8615280                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8615280                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8615280                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8615280                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8615280                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1402189                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1402189                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1402189                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1402189                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1402189                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1402189                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 168927.058824                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 168927.058824                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 168927.058824                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 168927.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 168927.058824                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 168927.058824                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7286726                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7286726                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7286726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7286726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7286726                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7286726                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 177725.024390                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 177725.024390                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 177725.024390                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 177725.024390                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 177725.024390                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 177725.024390                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4543                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163970112                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4799                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34167.558241                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.530549                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.469451                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.865354                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.134646                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       964864                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         964864                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       810425                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        810425                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2005                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2005                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1949                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1949                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1775289                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1775289                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1775289                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1775289                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14545                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14545                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          106                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          106                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14651                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14651                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14651                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14651                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1639305536                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1639305536                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      9160445                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      9160445                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1648465981                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1648465981                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1648465981                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1648465981                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       979409                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       979409                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       810531                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       810531                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1949                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1949                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1789940                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1789940                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1789940                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1789940                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014851                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014851                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008185                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008185                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008185                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008185                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112705.777656                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112705.777656                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86419.292453                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86419.292453                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112515.594908                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112515.594908                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112515.594908                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112515.594908                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          982                       # number of writebacks
system.cpu3.dcache.writebacks::total              982                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10020                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10020                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           88                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           88                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10108                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10108                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10108                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10108                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4525                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4525                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4543                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4543                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4543                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4543                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    410931034                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    410931034                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1246883                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1246883                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    412177917                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    412177917                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    412177917                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    412177917                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004620                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004620                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002538                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002538                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002538                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002538                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90813.488177                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90813.488177                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69271.277778                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69271.277778                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90728.134933                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90728.134933                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90728.134933                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90728.134933                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               507.215746                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1074537474                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2074396.667954                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.215746                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.051628                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.812846                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1401937                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1401937                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1401937                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1401937                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1401937                       # number of overall hits
system.cpu4.icache.overall_hits::total        1401937                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8413534                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8413534                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8413534                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8413534                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8413534                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8413534                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1401988                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1401988                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1401988                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1401988                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1401988                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1401988                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 164971.254902                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 164971.254902                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 164971.254902                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 164971.254902                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 164971.254902                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 164971.254902                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7238660                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7238660                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7238660                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7238660                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7238660                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7238660                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 168340.930233                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 168340.930233                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 168340.930233                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 168340.930233                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 168340.930233                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 168340.930233                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4545                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               163969971                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4801                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34153.295355                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   221.534420                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    34.465580                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.865369                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.134631                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       964896                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         964896                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       810254                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        810254                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         2002                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2002                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1950                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1950                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1775150                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1775150                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1775150                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1775150                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        14604                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        14604                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          104                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        14708                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         14708                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        14708                       # number of overall misses
system.cpu4.dcache.overall_misses::total        14708                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1643239966                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1643239966                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8495210                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8495210                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1651735176                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1651735176                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1651735176                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1651735176                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       979500                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       979500                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       810358                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       810358                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         2002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         2002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1950                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1950                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1789858                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1789858                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1789858                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1789858                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014910                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014910                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000128                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008217                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008217                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008217                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008217                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112519.855245                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112519.855245                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 81684.711538                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 81684.711538                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112301.820506                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112301.820506                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112301.820506                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112301.820506                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          964                       # number of writebacks
system.cpu4.dcache.writebacks::total              964                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        10077                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        10077                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           86                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        10163                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        10163                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        10163                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        10163                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4527                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4527                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4545                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4545                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4545                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4545                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    412093311                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    412093311                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1250017                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1250017                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    413343328                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    413343328                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    413343328                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    413343328                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004622                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002539                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002539                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002539                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002539                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91030.110669                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 91030.110669                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 69445.388889                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69445.388889                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90944.626623                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90944.626623                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90944.626623                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90944.626623                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               486.622035                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1077532682                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2190107.077236                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.622035                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050676                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.779843                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1408668                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1408668                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1408668                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1408668                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1408668                       # number of overall hits
system.cpu5.icache.overall_hits::total        1408668                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           48                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           48                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           48                       # number of overall misses
system.cpu5.icache.overall_misses::total           48                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8118962                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8118962                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8118962                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8118962                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8118962                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8118962                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1408716                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1408716                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1408716                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1408716                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1408716                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1408716                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000034                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 169145.041667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 169145.041667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 169145.041667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 169145.041667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 169145.041667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 169145.041667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6349832                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6349832                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6349832                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6349832                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6349832                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6349832                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 171617.081081                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 171617.081081                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 171617.081081                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 171617.081081                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 171617.081081                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 171617.081081                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4232                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               160311345                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4488                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35719.996658                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   221.086133                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    34.913867                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.863618                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.136382                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1122053                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1122053                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       833775                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        833775                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         2174                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2174                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         2026                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2026                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1955828                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1955828                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1955828                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1955828                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        10869                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        10869                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           99                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           99                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        10968                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         10968                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        10968                       # number of overall misses
system.cpu5.dcache.overall_misses::total        10968                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1085675782                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1085675782                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7597513                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7597513                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1093273295                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1093273295                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1093273295                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1093273295                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1132922                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1132922                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       833874                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       833874                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         2174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1966796                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1966796                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1966796                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1966796                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009594                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009594                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000119                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005577                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005577                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005577                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005577                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 99887.366087                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 99887.366087                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 76742.555556                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 76742.555556                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 99678.455051                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 99678.455051                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 99678.455051                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 99678.455051                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        16084                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets        16084                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          969                       # number of writebacks
system.cpu5.dcache.writebacks::total              969                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         6655                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         6655                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           81                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         6736                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         6736                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         6736                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         6736                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4214                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4214                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4232                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4232                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4232                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4232                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    382061854                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    382061854                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1323488                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1323488                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    383385342                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    383385342                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    383385342                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    383385342                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003720                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003720                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002152                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002152                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002152                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002152                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90664.891789                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90664.891789                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 73527.111111                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 73527.111111                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 90591.999527                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 90591.999527                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 90591.999527                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 90591.999527                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               510.558356                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1076052374                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2077321.185328                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    28.558356                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.045767                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.818202                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1384547                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1384547                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1384547                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1384547                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1384547                       # number of overall hits
system.cpu6.icache.overall_hits::total        1384547                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           44                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           44                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           44                       # number of overall misses
system.cpu6.icache.overall_misses::total           44                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7237925                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7237925                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7237925                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7237925                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7237925                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7237925                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1384591                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1384591                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1384591                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1384591                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1384591                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1384591                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000032                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 164498.295455                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 164498.295455                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 164498.295455                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 164498.295455                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 164498.295455                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 164498.295455                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6113243                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6113243                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6113243                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6113243                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6113243                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6113243                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 169812.305556                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 169812.305556                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 169812.305556                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 169812.305556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 169812.305556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 169812.305556                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  6126                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               170152917                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6382                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              26661.378408                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   227.571666                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    28.428334                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.888952                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.111048                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       973220                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         973220                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       822611                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        822611                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1935                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1935                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1893                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1893                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1795831                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1795831                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1795831                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1795831                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20950                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20950                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          266                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          266                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        21216                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         21216                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        21216                       # number of overall misses
system.cpu6.dcache.overall_misses::total        21216                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2483049018                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2483049018                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     30395518                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     30395518                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2513444536                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2513444536                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2513444536                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2513444536                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       994170                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       994170                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       822877                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       822877                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1893                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1817047                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1817047                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1817047                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1817047                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021073                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021073                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000323                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000323                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011676                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011676                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011676                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011676                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 118522.626158                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 118522.626158                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 114268.864662                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 114268.864662                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 118469.293741                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 118469.293741                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 118469.293741                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 118469.293741                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2466                       # number of writebacks
system.cpu6.dcache.writebacks::total             2466                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        14842                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        14842                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          248                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          248                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        15090                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        15090                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        15090                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        15090                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         6108                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6108                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         6126                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6126                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         6126                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6126                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    564366152                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    564366152                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1177373                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1177373                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    565543525                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    565543525                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    565543525                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    565543525                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006144                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006144                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003371                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003371                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003371                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003371                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92397.863785                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 92397.863785                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65409.611111                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65409.611111                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 92318.564316                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 92318.564316                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 92318.564316                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 92318.564316                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               487.102630                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1077533268                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2190108.268293                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    32.102630                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.051447                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.780613                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1409254                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1409254                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1409254                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1409254                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1409254                       # number of overall hits
system.cpu7.icache.overall_hits::total        1409254                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7489329                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7489329                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7489329                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7489329                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7489329                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7489329                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1409300                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1409300                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1409300                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1409300                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1409300                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1409300                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000033                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000033                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 162811.500000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 162811.500000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 162811.500000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 162811.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 162811.500000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 162811.500000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6017104                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6017104                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6017104                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6017104                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6017104                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6017104                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 162624.432432                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 162624.432432                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 162624.432432                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 162624.432432                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 162624.432432                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 162624.432432                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4191                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               160313382                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4447                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36049.782325                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   221.089702                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    34.910298                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.863632                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.136368                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1123770                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1123770                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       834128                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        834128                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         2141                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         2141                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         2026                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2026                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1957898                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1957898                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1957898                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1957898                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        10743                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        10743                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           62                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           62                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        10805                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         10805                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        10805                       # number of overall misses
system.cpu7.dcache.overall_misses::total        10805                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1069515672                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1069515672                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      5801729                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5801729                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1075317401                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1075317401                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1075317401                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1075317401                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1134513                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1134513                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       834190                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       834190                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         2141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         2026                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1968703                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1968703                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1968703                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1968703                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009469                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009469                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000074                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000074                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005488                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005488                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005488                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005488                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 99554.656241                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 99554.656241                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 93576.274194                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 93576.274194                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 99520.351782                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 99520.351782                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 99520.351782                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 99520.351782                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          952                       # number of writebacks
system.cpu7.dcache.writebacks::total              952                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         6568                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         6568                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           46                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         6614                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         6614                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         6614                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         6614                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4175                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4175                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4191                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4191                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4191                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4191                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    375496557                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    375496557                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1156770                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1156770                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    376653327                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    376653327                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    376653327                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    376653327                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002129                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002129                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002129                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002129                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89939.295090                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89939.295090                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72298.125000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72298.125000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89871.946314                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89871.946314                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89871.946314                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89871.946314                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
