Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,16192
design__instance__area,121044
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.006371300667524338
power__switching__total,0.005785956513136625
power__leakage__total,1.650975178790759E-7
power__total,0.012157422490417957
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.32703918276924937
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4285889819909608
timing__hold__ws__corner:nom_tt_025C_1v80,0.5510370093965948
timing__setup__ws__corner:nom_tt_025C_1v80,4.66883078746234
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.551037
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,4.668831
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.4983821274516084
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.601345101845757
timing__hold__ws__corner:nom_ss_100C_1v60,1.147059923956382
timing__setup__ws__corner:nom_ss_100C_1v60,-0.07826006730838299
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.13533263781559618
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.07826006730838299
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.147060
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,4
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.078260
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,4
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2563310192214028
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3558100303990175
timing__hold__ws__corner:nom_ff_n40C_1v95,0.3170206409339907
timing__setup__ws__corner:nom_ff_n40C_1v95,6.52107275524833
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.317021
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,6.521073
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2519061697204647
clock__skew__worst_setup,0.3520548674454733
timing__hold__ws,0.31422565439044925
timing__setup__ws,-0.26586733567227727
timing__hold__tns,0.0
timing__setup__tns,-2.0229427594527443
timing__hold__wns,0
timing__setup__wns,-0.26586733567227727
timing__hold_vio__count,0
timing__hold_r2r__ws,0.314226
timing__hold_r2r_vio__count,0
timing__setup_vio__count,19
timing__setup_r2r__ws,-0.265867
timing__setup_r2r_vio__count,19
design__die__bbox,0.0 0.0 550.0 550.0
design__core__bbox,5.52 10.88 544.18 538.56
design__io,132
design__die__area,302500
design__core__area,284240
design__instance__count__stdcell,16192
design__instance__area__stdcell,121044
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.42585
design__instance__utilization__stdcell,0.42585
design__instance__count__class:inverter,178
design__instance__count__class:sequential_cell,450
design__instance__count__class:multi_input_combinational_cell,10003
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,19926
design__instance__count__class:tap_cell,4018
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,305842
design__violations,0
design__instance__count__class:timing_repair_buffer,1323
design__instance__count__class:clock_buffer,89
design__instance__count__class:clock_inverter,53
design__instance__count__setup_buffer,249
design__instance__count__hold_buffer,213
design__instance__count__class:timing_repair_inverter,2
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
antenna_diodes_count,76
design__instance__count__class:antenna_cell,76
route__net,12098
route__net__special,2
route__drc_errors__iter:1,6372
route__wirelength__iter:1,357299
route__drc_errors__iter:2,3297
route__wirelength__iter:2,354199
route__drc_errors__iter:3,3151
route__wirelength__iter:3,353582
route__drc_errors__iter:4,289
route__wirelength__iter:4,352963
route__drc_errors__iter:5,24
route__wirelength__iter:5,352932
route__drc_errors__iter:6,0
route__wirelength__iter:6,352925
route__drc_errors,0
route__wirelength,352925
route__vias,96455
route__vias__singlecut,96455
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1641.47
timing__unannotated_net__count__corner:nom_tt_025C_1v80,66
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,66
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,66
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.3203540301485512
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.42274221431101944
timing__hold__ws__corner:min_tt_025C_1v80,0.5467775276198517
timing__setup__ws__corner:min_tt_025C_1v80,4.770194596566591
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.546778
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,4.770195
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,66
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.489784116016533
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.5921809876744146
timing__hold__ws__corner:min_ss_100C_1v60,1.1432336512160994
timing__setup__ws__corner:min_ss_100C_1v60,0.09221423885494258
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.143234
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.092214
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,66
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2519061697204647
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3520548674454733
timing__hold__ws__corner:min_ff_n40C_1v95,0.31422565439044925
timing__setup__ws__corner:min_ff_n40C_1v95,6.578060948803285
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.314226
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,6.578061
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,66
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.33488368581620104
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4352333894255029
timing__hold__ws__corner:max_tt_025C_1v80,0.5549900696098754
timing__setup__ws__corner:max_tt_025C_1v80,4.54767836260751
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.554990
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,4.547678
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,66
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5076187391885091
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6097165167550977
timing__hold__ws__corner:max_ss_100C_1v60,1.1535251969008344
timing__setup__ws__corner:max_ss_100C_1v60,-0.26586733567227727
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-2.0229427594527443
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.26586733567227727
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.153525
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,15
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.265867
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,15
timing__unannotated_net__count__corner:max_ss_100C_1v60,66
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2623235591886001
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3614765533658133
timing__hold__ws__corner:max_ff_n40C_1v95,0.3196549226901726
timing__setup__ws__corner:max_ff_n40C_1v95,6.451096728294779
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.319655
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.451097
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,66
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,66
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79968
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000321661
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000306011
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000264291
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000306011
design_powergrid__voltage__worst,0.000306011
design_powergrid__voltage__worst__net:VPWR,1.79968
design_powergrid__drop__worst,0.000321661
design_powergrid__drop__worst__net:VPWR,0.000321661
design_powergrid__voltage__worst__net:VGND,0.000306011
design_powergrid__drop__worst__net:VGND,0.000306011
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000265000000000000003890117394877989909218740649521350860595703125
ir__drop__worst,0.00032200000000000002058075931898883936810307204723358154296875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
