Classic Timing Analyzer report for serialassincrona
Tue Feb 26 17:52:41 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. Clock Hold: 'CLOCK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                       ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.533 ns                         ; PARTIDA                    ; deslocador_uc:inst4|sreg.a    ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 9.078 ns                         ; 74165:inst2|98             ; DSERIAL                       ; CLOCK      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.916 ns                        ; PARTIDA                    ; deslocador_uc:inst4|sreg.init ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A                                      ; None          ; 203.75 MHz ( period = 4.908 ns ) ; 74163:inst6|f74163:sub|111 ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; 0            ;
; Clock Hold: 'CLOCK'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; deslocador_uc:inst4|sreg.a ; 74163:inst6|f74163:sub|111    ; CLOCK      ; CLOCK    ; 14           ;
; Total number of failed paths ;                                          ;               ;                                  ;                            ;                               ;            ;          ; 14           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                                               ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 203.75 MHz ( period = 4.908 ns )               ; 74163:inst6|f74163:sub|111    ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.034 ns                ;
; N/A   ; 210.66 MHz ( period = 4.747 ns )               ; 74163:inst6|f74163:sub|34     ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.873 ns                ;
; N/A   ; 210.79 MHz ( period = 4.744 ns )               ; 74163:inst6|f74163:sub|134    ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.870 ns                ;
; N/A   ; 220.31 MHz ( period = 4.539 ns )               ; 74163:inst6|f74163:sub|122    ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.665 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|70                ; 74165:inst2|79                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.495 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|93                ; 74165:inst2|98                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.386 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|84                ; 74165:inst2|93                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|79                ; 74165:inst2|84                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst11|93               ; 74165:inst11|98               ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.956 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|37                ; 74165:inst2|65                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.938 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; deslocador_uc:inst4|sreg.init ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; 74163:inst6|f74163:sub|122    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|111    ; 74163:inst6|f74163:sub|122    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|111    ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.init ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.675 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|122    ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.668 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|38                ; 74165:inst2|37                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.661 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst11|98               ; 74165:inst2|38                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.653 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; 74163:inst6|f74163:sub|111    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.596 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|65                ; 74165:inst2|70                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.494 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|111    ; 74163:inst6|f74163:sub|111    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; 74163:inst6|f74163:sub|34     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|134    ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|122    ; 74163:inst6|f74163:sub|122    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; divfreq_gen:inst1|q_tmp       ; divfreq_gen:inst1|q_tmp       ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK'                                                                                                                                                                                             ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                       ; To                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74163:inst6|f74163:sub|111 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74163:inst6|f74163:sub|134 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74163:inst6|f74163:sub|122 ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74163:inst6|f74163:sub|34  ; CLOCK      ; CLOCK    ; None                       ; None                       ; 0.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74165:inst2|93             ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74165:inst11|93            ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74165:inst2|98             ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74165:inst2|84             ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74165:inst2|37             ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74165:inst2|79             ; CLOCK      ; CLOCK    ; None                       ; None                       ; 1.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74165:inst2|38             ; CLOCK      ; CLOCK    ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74165:inst11|98            ; CLOCK      ; CLOCK    ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74165:inst2|70             ; CLOCK      ; CLOCK    ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; deslocador_uc:inst4|sreg.a ; 74165:inst2|65             ; CLOCK      ; CLOCK    ; None                       ; None                       ; 2.077 ns                 ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+---------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                            ; To Clock ;
+-------+--------------+------------+---------+-------------------------------+----------+
; N/A   ; None         ; 3.533 ns   ; PARTIDA ; deslocador_uc:inst4|sreg.a    ; CLOCK    ;
; N/A   ; None         ; 3.155 ns   ; PARTIDA ; deslocador_uc:inst4|sreg.init ; CLOCK    ;
+-------+--------------+------------+---------+-------------------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+----------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To      ; From Clock ;
+-------+--------------+------------+----------------------------+---------+------------+
; N/A   ; None         ; 9.078 ns   ; 74165:inst2|98             ; DSERIAL ; CLOCK      ;
; N/A   ; None         ; 6.359 ns   ; deslocador_uc:inst4|sreg.a ; DSERIAL ; CLOCK      ;
+-------+--------------+------------+----------------------------+---------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+---------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                            ; To Clock ;
+---------------+-------------+-----------+---------+-------------------------------+----------+
; N/A           ; None        ; -2.916 ns ; PARTIDA ; deslocador_uc:inst4|sreg.init ; CLOCK    ;
; N/A           ; None        ; -3.294 ns ; PARTIDA ; deslocador_uc:inst4|sreg.a    ; CLOCK    ;
+---------------+-------------+-----------+---------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Feb 26 17:52:41 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "divfreq_gen:inst1|q_tmp" as buffer
Info: Clock "CLOCK" has Internal fmax of 203.75 MHz between source register "74163:inst6|f74163:sub|111" and destination register "deslocador_uc:inst4|sreg.a" (period= 4.908 ns)
    Info: + Longest register to register delay is 1.034 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 4; REG Node = '74163:inst6|f74163:sub|111'
        Info: 2: + IC(0.285 ns) + CELL(0.346 ns) = 0.631 ns; Loc. = LCCOMB_X27_Y22_N10; Fanout = 1; COMB Node = 'deslocador_uc:inst4|Selector0~0'
        Info: 3: + IC(0.195 ns) + CELL(0.053 ns) = 0.879 ns; Loc. = LCCOMB_X27_Y22_N8; Fanout = 1; COMB Node = 'deslocador_uc:inst4|Selector0~1'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.034 ns; Loc. = LCFF_X27_Y22_N9; Fanout = 19; REG Node = 'deslocador_uc:inst4|sreg.a'
        Info: Total cell delay = 0.554 ns ( 53.58 % )
        Info: Total interconnect delay = 0.480 ns ( 46.42 % )
    Info: - Smallest clock skew is -3.690 ns
        Info: + Shortest clock path from clock "CLOCK" to destination register is 2.489 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y22_N9; Fanout = 19; REG Node = 'deslocador_uc:inst4|sreg.a'
            Info: Total cell delay = 1.472 ns ( 59.14 % )
            Info: Total interconnect delay = 1.017 ns ( 40.86 % )
        Info: - Longest clock path from clock "CLOCK" to source register is 6.179 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
            Info: 2: + IC(1.299 ns) + CELL(0.712 ns) = 2.865 ns; Loc. = LCFF_X3_Y16_N1; Fanout = 2; REG Node = 'divfreq_gen:inst1|q_tmp'
            Info: 3: + IC(2.037 ns) + CELL(0.000 ns) = 4.902 ns; Loc. = CLKCTRL_G12; Fanout = 14; COMB Node = 'divfreq_gen:inst1|q_tmp~clkctrl'
            Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 6.179 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 4; REG Node = '74163:inst6|f74163:sub|111'
            Info: Total cell delay = 2.184 ns ( 35.35 % )
            Info: Total interconnect delay = 3.995 ns ( 64.65 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock "CLOCK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "deslocador_uc:inst4|sreg.a" and destination pin or register "74163:inst6|f74163:sub|111" for clock "CLOCK" (Hold time is 3.09 ns)
    Info: + Largest clock skew is 3.690 ns
        Info: + Longest clock path from clock "CLOCK" to destination register is 6.179 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
            Info: 2: + IC(1.299 ns) + CELL(0.712 ns) = 2.865 ns; Loc. = LCFF_X3_Y16_N1; Fanout = 2; REG Node = 'divfreq_gen:inst1|q_tmp'
            Info: 3: + IC(2.037 ns) + CELL(0.000 ns) = 4.902 ns; Loc. = CLKCTRL_G12; Fanout = 14; COMB Node = 'divfreq_gen:inst1|q_tmp~clkctrl'
            Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 6.179 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 4; REG Node = '74163:inst6|f74163:sub|111'
            Info: Total cell delay = 2.184 ns ( 35.35 % )
            Info: Total interconnect delay = 3.995 ns ( 64.65 % )
        Info: - Shortest clock path from clock "CLOCK" to source register is 2.489 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLOCK~clkctrl'
            Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y22_N9; Fanout = 19; REG Node = 'deslocador_uc:inst4|sreg.a'
            Info: Total cell delay = 1.472 ns ( 59.14 % )
            Info: Total interconnect delay = 1.017 ns ( 40.86 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y22_N9; Fanout = 19; REG Node = 'deslocador_uc:inst4|sreg.a'
        Info: 2: + IC(0.258 ns) + CELL(0.397 ns) = 0.655 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 4; REG Node = '74163:inst6|f74163:sub|111'
        Info: Total cell delay = 0.397 ns ( 60.61 % )
        Info: Total interconnect delay = 0.258 ns ( 39.39 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "deslocador_uc:inst4|sreg.a" (data pin = "PARTIDA", clock pin = "CLOCK") is 3.533 ns
    Info: + Longest pin to register delay is 5.932 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; PIN Node = 'PARTIDA'
        Info: 2: + IC(4.639 ns) + CELL(0.366 ns) = 5.777 ns; Loc. = LCCOMB_X27_Y22_N8; Fanout = 1; COMB Node = 'deslocador_uc:inst4|Selector0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.932 ns; Loc. = LCFF_X27_Y22_N9; Fanout = 19; REG Node = 'deslocador_uc:inst4|sreg.a'
        Info: Total cell delay = 1.293 ns ( 21.80 % )
        Info: Total interconnect delay = 4.639 ns ( 78.20 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 2.489 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y22_N9; Fanout = 19; REG Node = 'deslocador_uc:inst4|sreg.a'
        Info: Total cell delay = 1.472 ns ( 59.14 % )
        Info: Total interconnect delay = 1.017 ns ( 40.86 % )
Info: tco from clock "CLOCK" to destination pin "DSERIAL" through register "74165:inst2|98" is 9.078 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 6.166 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
        Info: 2: + IC(1.299 ns) + CELL(0.712 ns) = 2.865 ns; Loc. = LCFF_X3_Y16_N1; Fanout = 2; REG Node = 'divfreq_gen:inst1|q_tmp'
        Info: 3: + IC(2.037 ns) + CELL(0.000 ns) = 4.902 ns; Loc. = CLKCTRL_G12; Fanout = 14; COMB Node = 'divfreq_gen:inst1|q_tmp~clkctrl'
        Info: 4: + IC(0.646 ns) + CELL(0.618 ns) = 6.166 ns; Loc. = LCFF_X19_Y26_N17; Fanout = 1; REG Node = '74165:inst2|98'
        Info: Total cell delay = 2.184 ns ( 35.42 % )
        Info: Total interconnect delay = 3.982 ns ( 64.58 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.818 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y26_N17; Fanout = 1; REG Node = '74165:inst2|98'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X19_Y26_N16; Fanout = 1; COMB Node = 'inst5'
        Info: 3: + IC(0.497 ns) + CELL(1.988 ns) = 2.818 ns; Loc. = PIN_D13; Fanout = 0; PIN Node = 'DSERIAL'
        Info: Total cell delay = 2.321 ns ( 82.36 % )
        Info: Total interconnect delay = 0.497 ns ( 17.64 % )
Info: th for register "deslocador_uc:inst4|sreg.init" (data pin = "PARTIDA", clock pin = "CLOCK") is -2.916 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 2.489 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'CLOCK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLOCK~clkctrl'
        Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y22_N17; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.init'
        Info: Total cell delay = 1.472 ns ( 59.14 % )
        Info: Total interconnect delay = 1.017 ns ( 40.86 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.554 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AB10; Fanout = 2; PIN Node = 'PARTIDA'
        Info: 2: + IC(4.574 ns) + CELL(0.053 ns) = 5.399 ns; Loc. = LCCOMB_X27_Y22_N16; Fanout = 1; COMB Node = 'deslocador_uc:inst4|snext.init~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.554 ns; Loc. = LCFF_X27_Y22_N17; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.init'
        Info: Total cell delay = 0.980 ns ( 17.64 % )
        Info: Total interconnect delay = 4.574 ns ( 82.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Tue Feb 26 17:52:41 2013
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


