RADIX hex
CDEBUG 0
DEBUGVARS {input IN transactor_input 0 padded_input INOUT transactor_padded_input 0 output OUT transactor_output 0 height IN transactor_height 1 width IN transactor_width 1 kernel_size IN transactor_kernel_size 1 padding IN transactor_padding 1 filter_offset IN transactor_filter_offset 1 in_channels IN transactor_in_channels 1 out_channels IN transactor_out_channels 1 }
WAVELIST {{DUT input:rsc input_rsc_clken {scverify_top rtl dut_inst input_rsc_clken} {}} {DUT input:rsc input_rsc_q {scverify_top rtl dut_inst input_rsc_q} {}} {DUT input:rsc input_rsc_re {scverify_top rtl dut_inst input_rsc_re} {}} {DUT input:rsc input_rsc_radr {scverify_top rtl dut_inst input_rsc_radr} {}} {DUT padded_input:rsc padded_input_rsc_clken {scverify_top rtl dut_inst padded_input_rsc_clken} {}} {DUT padded_input:rsc padded_input_rsc_q {scverify_top rtl dut_inst padded_input_rsc_q} {}} {DUT padded_input:rsc padded_input_rsc_re {scverify_top rtl dut_inst padded_input_rsc_re} {}} {DUT padded_input:rsc padded_input_rsc_radr {scverify_top rtl dut_inst padded_input_rsc_radr} {}} {DUT padded_input:rsc padded_input_rsc_we {scverify_top rtl dut_inst padded_input_rsc_we} {}} {DUT padded_input:rsc padded_input_rsc_d {scverify_top rtl dut_inst padded_input_rsc_d} {}} {DUT padded_input:rsc padded_input_rsc_wadr {scverify_top rtl dut_inst padded_input_rsc_wadr} {}} {DUT output:rsc output_rsc_clken {scverify_top rtl dut_inst output_rsc_clken} {}} {DUT output:rsc output_rsc_we {scverify_top rtl dut_inst output_rsc_we} {}} {DUT output:rsc output_rsc_d {scverify_top rtl dut_inst output_rsc_d} {}} {DUT output:rsc output_rsc_wadr {scverify_top rtl dut_inst output_rsc_wadr} {}} {DUT height:rsc height {scverify_top rtl dut_inst height} {}} {DUT width:rsc width {scverify_top rtl dut_inst width} {}} {DUT kernel_size:rsc kernel_size {scverify_top rtl dut_inst kernel_size} {}} {DUT padding:rsc padding {scverify_top rtl dut_inst padding} {}} {DUT filter_offset:rsc filter_offset {scverify_top rtl dut_inst filter_offset} {}} {DUT in_channels:rsc in_channels {scverify_top rtl dut_inst in_channels} {}} {DUT out_channels:rsc out_channels {scverify_top rtl dut_inst out_channels} {}} {DUT {} input_triosy_lz {scverify_top rtl dut_inst input_triosy_lz} {}} {DUT {} padded_input_triosy_lz {scverify_top rtl dut_inst padded_input_triosy_lz} {}} {DUT {} output_triosy_lz {scverify_top rtl dut_inst output_triosy_lz} {}} {OutputCompare padded_input padded_input-TRANS# {scverify_top user_tb padded_input_comp _compare_cnt_sig} blue} {OutputCompare padded_input padded_input-GOLDEN {scverify_top user_tb padded_input_comp _golden_sig} {}} {OutputCompare padded_input padded_input-DUT {scverify_top user_tb padded_input_comp _dut_sig} {}} {OutputCompare padded_input padded_input-ERR# {scverify_top user_tb padded_input_comp _error_cnt_sig} red} {OutputCompare output output-TRANS# {scverify_top user_tb output_comp _compare_cnt_sig} blue} {OutputCompare output output-GOLDEN {scverify_top user_tb output_comp _golden_sig} {}} {OutputCompare output output-DUT {scverify_top user_tb output_comp _dut_sig} {}} {OutputCompare output output-ERR# {scverify_top user_tb output_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl dut_inst clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench arst_n {scverify_top rtl dut_inst arst_n} {}} {Sync_Signals testbench rst {scverify_top rtl dut_inst rst} {}} }
STALL_CTRLS_ADDED 1
