$date
  Wed Nov 19 11:37:24 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_and_gate $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # y $end
$scope module uut $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
#100
1"
1%
#200
1!
0"
1$
0%
#300
1"
1#
1%
1&
#400
