# OR_AND VHDL Practice

## Description
Simple combinational logic example implemented in VHDL:
- D = A OR B
- E = C AND D

## Files
- `OR_AND_VHDL.vhd` : RTL design (VHDL)
- `OR_AND_VHDL_TB.vhd` : Testbench for functional simulation
- `OR_AND_VHDL.pdf` : Logic schematic and simulation waveform (exported as PDF)

## Tools
- Quartus Prime Lite
- ModelSim-Altera Starter Edition

## Result
Simulation waveform confirms correct OR â†’ AND logic behavior for all input combinations.