#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan 12 09:23:28 2024
# Process ID: 2780
# Current directory: F:/Xilinx/Projects/APP1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9852 F:\Xilinx\Projects\APP1\pb_APP_log_comb.xpr
# Log file: F:/Xilinx/Projects/APP1/vivado.log
# Journal file: F:/Xilinx/Projects/APP1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx/Projects/APP1/pb_APP_log_comb.xpr
file mkdir F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new
close [ open F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd w ]
add_files F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitA.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Add1bitA [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Add1bitA [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source Add1bitA.tcl
add_force {/Add1bitA/a} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Add1bitA/b} -radix hex {0 0ns} {1 100000ps} -repeat_every 200000ps
add_force {/Add1bitA/ci} -radix hex {0 0ns} {1 200000ps} -repeat_every 400000ps
run 800 ns
run all
restart
run 800 ns
run 800 ns
restart
run 2000 ns
restart
run 2000 ns
restart
run 800 ns
restart
run 1600 ns
restart
run 1800 ns
close [ open F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd w ]
add_files F:/Xilinx/Projects/APP1/pb_APP_log_comb.srcs/sources_1/new/Add1bitB.vhd
set_property top Add1bitB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
restart
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Add1bitB [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_simulation -simset sim_1 -mode behavioral
reset_simulation -simset sim_1 -mode behavioral
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source Add1bitB.tcl
add_force {/Add1bitB/a} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/Add1bitB/b} -radix hex {0 0ns} {1 100000ps} -repeat_every 200000ps
add_force {/Add1bitB/ci} -radix hex {0 0ns} {1 200000ps} -repeat_every 400000ps
restart
run 1800 ns
close_sim
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
