TimeQuest Timing Analyzer report for n6480
Tue Mar 31 00:50:56 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'n64_clock'
 12. Slow Model Hold: 'n64_clock'
 13. Slow Model Minimum Pulse Width: 'n64_clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'n64_clock'
 26. Fast Model Hold: 'n64_clock'
 27. Fast Model Minimum Pulse Width: 'n64_clock'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; n6480                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; n64_clock  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { n64_clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 141.3 MHz ; 141.3 MHz       ; n64_clock  ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -6.077 ; -1256.094     ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.499 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -2.567 ; -2008.761         ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'n64_clock'                                                                                    ;
+--------+---------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+-------------------+--------------+-------------+--------------+------------+------------+
; -6.077 ; out_green[2]  ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 7.116      ;
; -5.996 ; out_green[2]  ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 7.035      ;
; -5.953 ; out_green[4]  ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.992      ;
; -5.904 ; out_red[4]    ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 6.924      ;
; -5.862 ; out_green[2]  ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.914      ;
; -5.855 ; out_red[2]    ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 6.909      ;
; -5.848 ; out_green[2]  ; vga_red[3]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.900      ;
; -5.826 ; out_blue[2]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.863      ;
; -5.820 ; out_green[1]  ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.859      ;
; -5.819 ; out_green[4]  ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.871      ;
; -5.801 ; out_red[3]    ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 6.855      ;
; -5.782 ; out_red[4]    ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 6.815      ;
; -5.776 ; out_red[3]    ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 6.817      ;
; -5.774 ; out_green[3]  ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.813      ;
; -5.761 ; out_red[4]    ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 6.781      ;
; -5.731 ; out_green[1]  ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.770      ;
; -5.692 ; out_green[3]  ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.731      ;
; -5.691 ; out_blue[1]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.728      ;
; -5.687 ; out_red[3]    ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 6.728      ;
; -5.678 ; out_green[1]  ; vga_red[3]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.730      ;
; -5.676 ; out_green[2]  ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.715      ;
; -5.661 ; out_red[3]    ; vga_red[3]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 6.715      ;
; -5.654 ; out_blue[4]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.691      ;
; -5.652 ; out_blue[2]   ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.689      ;
; -5.634 ; out_green[4]  ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.673      ;
; -5.606 ; out_blue[3]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.643      ;
; -5.586 ; out_red[2]    ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 6.640      ;
; -5.565 ; out_blue[2]   ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.602      ;
; -5.558 ; out_green[3]  ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.610      ;
; -5.546 ; out_red[2]    ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 6.600      ;
; -5.528 ; out_green[2]  ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.580      ;
; -5.517 ; out_blue[1]   ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.554      ;
; -5.509 ; out_red[1]    ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 6.550      ;
; -5.506 ; out_green[1]  ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.545      ;
; -5.505 ; out_green[2]  ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.544      ;
; -5.492 ; out_red[3]    ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 6.546      ;
; -5.486 ; out_red[2]    ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 6.527      ;
; -5.462 ; out_red[3]    ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 6.503      ;
; -5.441 ; out_green[2]  ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.493      ;
; -5.430 ; out_blue[1]   ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.467      ;
; -5.420 ; out_red[1]    ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 6.461      ;
; -5.402 ; out_red[5]    ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 6.443      ;
; -5.397 ; out_red[2]    ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 6.438      ;
; -5.389 ; out_green[1]  ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.441      ;
; -5.386 ; out_green[5]  ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.002     ; 6.424      ;
; -5.345 ; out_blue[3]   ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.382      ;
; -5.335 ; out_green[1]  ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.374      ;
; -5.318 ; out_red[3]    ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 6.359      ;
; -5.307 ; out_red[2]    ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.022      ; 6.369      ;
; -5.273 ; out_red[5]    ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 6.327      ;
; -5.252 ; out_green[5]  ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 6.303      ;
; -5.240 ; out_green[3]  ; vga_red[3]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.292      ;
; -5.237 ; out_green[2]  ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.020      ; 6.297      ;
; -5.231 ; out_red[2]    ; vga_blue[4]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 6.285      ;
; -5.226 ; out_red[1]    ; vga_red[3]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 6.280      ;
; -5.225 ; out_red[4]    ; vga_red[3]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 6.258      ;
; -5.225 ; out_green[3]  ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.277      ;
; -5.208 ; out_green[2]  ; vga_red[2]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.260      ;
; -5.203 ; out_red[2]    ; vga_red[3]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 6.257      ;
; -5.201 ; out_green[1]  ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.253      ;
; -5.192 ; out_red[3]    ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 6.246      ;
; -5.176 ; out_green[2]  ; vga_blue[4]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.228      ;
; -5.167 ; out_green[4]  ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.219      ;
; -5.157 ; out_red[5]    ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 6.198      ;
; -5.146 ; out_green[3]  ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.185      ;
; -5.139 ; out_red[1]    ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 6.180      ;
; -5.138 ; out_green[3]  ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.190      ;
; -5.131 ; out_red[4]    ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 6.151      ;
; -5.130 ; out_green[6]  ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 6.181      ;
; -5.130 ; out_red[4]    ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 6.163      ;
; -5.121 ; out_green[6]  ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.002     ; 6.159      ;
; -5.116 ; out_red[2]    ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 6.157      ;
; -5.114 ; out_green[1]  ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.166      ;
; -5.098 ; out_blue[5]   ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.135      ;
; -5.091 ; hsync_time[5] ; n64_px_count[0]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[1]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[2]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[3]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[4]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[5]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[6]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[7]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[8]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[9]   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[10]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[11]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[12]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[13]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[14]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.091 ; hsync_time[5] ; n64_px_count[15]  ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.130      ;
; -5.083 ; out_blue[4]   ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.120      ;
; -5.067 ; out_green[5]  ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.002     ; 6.105      ;
; -5.059 ; out_blue[3]   ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.096      ;
; -5.038 ; out_green[1]  ; vga_red[2]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 6.090      ;
; -5.021 ; out_red[3]    ; vga_red[2]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 6.075      ;
; -5.001 ; out_red[1]    ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; 0.022      ; 6.063      ;
; -5.000 ; out_blue[2]   ; vga_blue[4]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 6.037      ;
; -4.980 ; out_green[4]  ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 6.019      ;
; -4.945 ; hsync_time[5] ; line_count[0]     ; n64_clock    ; n64_clock   ; 1.000        ; -0.019     ; 5.966      ;
; -4.945 ; hsync_time[5] ; line_count[1]     ; n64_clock    ; n64_clock   ; 1.000        ; -0.019     ; 5.966      ;
+--------+---------------+-------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; enable_delay                                                                                               ; enable_delay                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                       ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_clk~reg0                                                                                               ; vga_clk~reg0                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.733 ; n64_pixel:rgb_decoder|red_cap[2]                                                                           ; n64_pixel:rgb_decoder|red_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.039      ;
; 0.735 ; n64_pixel:rgb_decoder|green_cap[4]                                                                         ; n64_pixel:rgb_decoder|green_final[4]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.041      ;
; 0.736 ; n64_pixel:rgb_decoder|blue_final[5]                                                                        ; n64_pixel:rgb_decoder|blue_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; n64_pixel:rgb_decoder|red_cap[6]                                                                           ; n64_pixel:rgb_decoder|red_final[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.042      ;
; 0.738 ; n64_pixel:rgb_decoder|red_cap[1]                                                                           ; n64_pixel:rgb_decoder|red_final[1]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.044      ;
; 0.739 ; n64_pixel:rgb_decoder|green_cap[6]                                                                         ; n64_pixel:rgb_decoder|green_final[6]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.045      ;
; 0.741 ; n64_pixel:rgb_decoder|red_cap[4]                                                                           ; n64_pixel:rgb_decoder|red_final[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; n64_pixel:rgb_decoder|red_cap[3]                                                                           ; n64_pixel:rgb_decoder|red_final[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; n64_pixel:rgb_decoder|green_cap[5]                                                                         ; n64_pixel:rgb_decoder|green_final[5]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.048      ;
; 0.744 ; n64_pixel:rgb_decoder|green_cap[1]                                                                         ; n64_pixel:rgb_decoder|green_final[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.050      ;
; 0.744 ; n64_pixel:rgb_decoder|blue_out[2]                                                                          ; buffer_in_a[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.050      ;
; 0.745 ; n64_pixel:rgb_decoder|blue_final[4]                                                                        ; n64_pixel:rgb_decoder|blue_out[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.051      ;
; 0.750 ; n64_pixel:rgb_decoder|green_cap[3]                                                                         ; n64_pixel:rgb_decoder|green_final[3]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.056      ;
; 0.750 ; out_vsync                                                                                                  ; vga_vsync~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.056      ;
; 0.753 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.763 ; out_hsync                                                                                                  ; vga_hsync~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.069      ;
; 0.869 ; n64_pixel:rgb_decoder|blue_final[6]                                                                        ; n64_pixel:rgb_decoder|blue_out[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.175      ;
; 0.892 ; n64_pixel:rgb_decoder|green_cap[0]                                                                         ; n64_pixel:rgb_decoder|green_final[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.198      ;
; 0.895 ; n64_pixel:rgb_decoder|red_cap[5]                                                                           ; n64_pixel:rgb_decoder|red_final[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.201      ;
; 0.910 ; n64_pixel:rgb_decoder|blue_out[6]                                                                          ; out_blue[6]                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.216      ;
; 0.913 ; n64_pixel:rgb_decoder|blue_out[4]                                                                          ; out_blue[4]                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.219      ;
; 0.916 ; buffer_sel                                                                                                 ; buffer_in_a[8]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.222      ;
; 0.922 ; n64_pixel:rgb_decoder|red_out[4]                                                                           ; buffer_in_a[18]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.228      ;
; 0.924 ; n64_pixel:rgb_decoder|green_out[3]                                                                         ; buffer_in_b[10]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.230      ;
; 0.928 ; n64_pixel:rgb_decoder|green_out[3]                                                                         ; buffer_in_a[10]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.234      ;
; 0.942 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.248      ;
; 0.948 ; buffer_in_a[11]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.101      ; 1.316      ;
; 0.949 ; buffer_in_b[5]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.101      ; 1.317      ;
; 0.950 ; buffer_in_b[20]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.101      ; 1.318      ;
; 0.951 ; n64_pixel:rgb_decoder|hsync_n_cap                                                                          ; n64_pixel:rgb_decoder|hsync_n_out                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.257      ;
; 0.953 ; buffer_in_b[9]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.318      ;
; 0.954 ; buffer_in_b[4]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.101      ; 1.322      ;
; 0.955 ; buffer_in_a[12]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg1  ; n64_clock    ; n64_clock   ; 0.000        ; 0.101      ; 1.323      ;
; 0.956 ; n64_pixel:rgb_decoder|red_final[1]                                                                         ; n64_pixel:rgb_decoder|red_out[1]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 1.261      ;
; 0.960 ; buffer_in_a[6]                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.101      ; 1.328      ;
; 0.961 ; buffer_in_b[17]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.326      ;
; 0.962 ; buffer_in_a[13]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.101      ; 1.330      ;
; 0.965 ; buffer_in_b[3]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.330      ;
; 0.966 ; buffer_in_b[10]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg1  ; n64_clock    ; n64_clock   ; 0.000        ; 0.101      ; 1.334      ;
; 0.992 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.142      ; 1.401      ;
; 0.995 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.142      ; 1.404      ;
; 1.007 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.139      ; 1.413      ;
; 1.010 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.142      ; 1.419      ;
; 1.010 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.142      ; 1.419      ;
; 1.018 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.142      ; 1.427      ;
; 1.031 ; n64_pixel:rgb_decoder|green_final[2]                                                                       ; n64_pixel:rgb_decoder|green_out[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 1.339      ;
; 1.032 ; n64_pixel:rgb_decoder|green_final[1]                                                                       ; n64_pixel:rgb_decoder|green_out[1]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.338      ;
; 1.032 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.139      ; 1.438      ;
; 1.035 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.099      ; 1.401      ;
; 1.035 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.139      ; 1.441      ;
; 1.036 ; n64_pixel:rgb_decoder|vsync_n_cap                                                                          ; n64_pixel:rgb_decoder|vsync_n_out                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.342      ;
; 1.038 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.099      ; 1.404      ;
; 1.039 ; n64_pixel:rgb_decoder|red_final[3]                                                                         ; n64_pixel:rgb_decoder|red_out[3]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 1.347      ;
; 1.039 ; n64_pixel:rgb_decoder|blue_final[1]                                                                        ; n64_pixel:rgb_decoder|blue_out[1]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 1.344      ;
; 1.040 ; n64_pixel:rgb_decoder|red_final[6]                                                                         ; n64_pixel:rgb_decoder|red_out[6]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 1.348      ;
; 1.041 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.139      ; 1.447      ;
; 1.041 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.139      ; 1.447      ;
; 1.043 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.139      ; 1.449      ;
; 1.050 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.096      ; 1.413      ;
; 1.052 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.139      ; 1.458      ;
; 1.053 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.099      ; 1.419      ;
; 1.053 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.099      ; 1.419      ;
; 1.061 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.099      ; 1.427      ;
; 1.075 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.096      ; 1.438      ;
; 1.078 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.096      ; 1.441      ;
; 1.084 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.096      ; 1.447      ;
; 1.084 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.096      ; 1.447      ;
; 1.084 ; vga_px_count[9]                                                                                            ; vga_blank~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 1.389      ;
; 1.086 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.096      ; 1.449      ;
; 1.095 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.096      ; 1.458      ;
; 1.112 ; n64_pixel:rgb_decoder|red_final[5]                                                                         ; n64_pixel:rgb_decoder|red_out[5]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 1.417      ;
; 1.165 ; n64_pixel:rgb_decoder|blue_final[3]                                                                        ; n64_pixel:rgb_decoder|blue_out[3]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.471      ;
; 1.165 ; n64_pixel:rgb_decoder|green_out[4]                                                                         ; buffer_in_b[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.471      ;
; 1.166 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; vsync_time[0]                                                                                              ; vsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; hsync_time[0]                                                                                              ; hsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; vga_px_count[0]                                                                                            ; vga_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; n64_pixel:rgb_decoder|red_out[2]                                                                           ; buffer_in_b[16]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.474      ;
; 1.169 ; n64_pixel:rgb_decoder|green_out[5]                                                                         ; buffer_in_a[12]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.475      ;
; 1.175 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[0]                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 5.734 ; 5.734 ; Rise       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 0.192 ; 0.192 ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 0.267 ; 0.267 ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 5.180 ; 5.180 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 5.238 ; 5.238 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.945 ; 4.945 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 5.197 ; 5.197 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 5.734 ; 5.734 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 0.260 ; 0.260 ; Rise       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 2.678 ; 2.678 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 2.678 ; 2.678 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 2.334 ; 2.334 ; Rise       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 0.075  ; 0.075  ; Rise       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 0.075  ; 0.075  ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 0.005  ; 0.005  ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -4.543 ; -4.543 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -4.572 ; -4.572 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -4.507 ; -4.507 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -4.698 ; -4.698 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -5.139 ; -5.139 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 0.007  ; 0.007  ; Rise       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 0.048  ; 0.048  ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.048  ; 0.048  ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; -0.095 ; -0.095 ; Rise       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 8.096 ; 8.096 ; Rise       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 8.096 ; 8.096 ; Rise       ; n64_clock       ;
;  led[1]       ; n64_clock  ; 8.096 ; 8.096 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 8.072 ; 8.072 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 8.927 ; 8.927 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 8.927 ; 8.927 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 8.438 ; 8.438 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 8.005 ; 8.005 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 8.024 ; 8.024 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 8.023 ; 8.023 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 8.002 ; 8.002 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 7.991 ; 7.991 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 8.023 ; 8.023 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 7.997 ; 7.997 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 7.666 ; 7.666 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 8.248 ; 8.248 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 8.453 ; 8.453 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 8.102 ; 8.102 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 7.942 ; 7.942 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 8.453 ; 8.453 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 8.269 ; 8.269 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 8.251 ; 8.251 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 8.238 ; 8.238 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 7.731 ; 7.731 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 8.208 ; 8.208 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 8.226 ; 8.226 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 8.327 ; 8.327 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.883 ; 7.883 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 9.540 ; 9.540 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 9.540 ; 9.540 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 9.534 ; 9.534 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 9.475 ; 9.475 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 8.996 ; 8.996 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 9.132 ; 9.132 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 9.175 ; 9.175 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 8.769 ; 8.769 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 8.822 ; 8.822 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 8.419 ; 8.419 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 8.431 ; 8.431 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 8.240 ; 8.240 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 8.664 ; 8.664 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 8.096 ; 8.096 ; Rise       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 8.096 ; 8.096 ; Rise       ; n64_clock       ;
;  led[1]       ; n64_clock  ; 8.096 ; 8.096 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 8.072 ; 8.072 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 7.666 ; 7.666 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 8.927 ; 8.927 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 8.438 ; 8.438 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 8.005 ; 8.005 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 8.024 ; 8.024 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 8.023 ; 8.023 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 8.002 ; 8.002 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 7.991 ; 7.991 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 8.023 ; 8.023 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 7.997 ; 7.997 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 7.666 ; 7.666 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 8.248 ; 8.248 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 7.731 ; 7.731 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 8.102 ; 8.102 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 7.942 ; 7.942 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 8.453 ; 8.453 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 8.269 ; 8.269 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 8.251 ; 8.251 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 8.238 ; 8.238 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 7.731 ; 7.731 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 8.208 ; 8.208 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 8.226 ; 8.226 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 8.327 ; 8.327 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.883 ; 7.883 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 8.419 ; 8.419 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 9.540 ; 9.540 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 9.534 ; 9.534 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 9.475 ; 9.475 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 8.996 ; 8.996 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 9.132 ; 9.132 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 9.175 ; 9.175 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 8.769 ; 8.769 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 8.822 ; 8.822 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 8.419 ; 8.419 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 8.431 ; 8.431 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 8.240 ; 8.240 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 8.664 ; 8.664 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 5.094 ; 5.094 ;       ;
; n64_dsync_n ; led[3]      ; 5.094 ;       ;       ; 5.094 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 5.094 ; 5.094 ;       ;
; n64_dsync_n ; led[3]      ; 5.094 ;       ;       ; 5.094 ;
+-------------+-------------+-------+-------+-------+-------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -1.460 ; -171.472      ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1289.136         ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'n64_clock'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a3~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg1 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_datain_reg2 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.111 ; out_green[2]                                                                                                                                  ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.142      ;
; -1.091 ; out_green[2]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.122      ;
; -1.077 ; out_red[4]                                                                                                                                    ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 2.089      ;
; -1.067 ; out_green[4]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.098      ;
; -1.066 ; out_green[2]                                                                                                                                  ; vga_red[3]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 2.110      ;
; -1.057 ; out_green[1]                                                                                                                                  ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.088      ;
; -1.049 ; out_blue[2]                                                                                                                                   ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 2.078      ;
; -1.043 ; out_red[2]                                                                                                                                    ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 2.089      ;
; -1.042 ; out_red[4]                                                                                                                                    ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 2.054      ;
; -1.039 ; out_green[2]                                                                                                                                  ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 2.083      ;
; -1.037 ; out_green[1]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.068      ;
; -1.035 ; out_green[3]                                                                                                                                  ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.066      ;
; -1.033 ; out_green[4]                                                                                                                                  ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 2.077      ;
; -1.025 ; out_red[3]                                                                                                                                    ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 2.058      ;
; -1.024 ; out_red[3]                                                                                                                                    ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 2.070      ;
; -1.022 ; out_blue[1]                                                                                                                                   ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 2.051      ;
; -1.022 ; out_red[4]                                                                                                                                    ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.007     ; 2.047      ;
; -1.016 ; out_green[1]                                                                                                                                  ; vga_red[3]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.012      ; 2.060      ;
; -1.015 ; out_green[3]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.046      ;
; -1.005 ; out_red[3]                                                                                                                                    ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.001      ; 2.038      ;
; -1.002 ; out_green[2]                                                                                                                                  ; vga_red[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.033      ;
; -0.999 ; out_blue[4]                                                                                                                                   ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 2.028      ;
; -0.994 ; out_blue[3]                                                                                                                                   ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 2.023      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[2]                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[3]                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[4]                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[5]                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[6]                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[7]                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[8]                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[9]                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[10]                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[11]                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[12]                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[13]                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[14]                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.990 ; hsync_time[5]                                                                                                                                 ; n64_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; -0.004     ; 2.018      ;
; -0.986 ; out_green[2]                                                                                                                                  ; vga_red[4]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.017      ;
; -0.986 ; out_red[3]                                                                                                                                    ; vga_red[3]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.014      ; 2.032      ;
; -0.985 ; out_green[4]                                                                                                                                  ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; -0.001     ; 2.016      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
; -0.981 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                   ; n64_clock    ; n64_clock   ; 1.000        ; -0.020     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                  ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_sel                                                                                                 ; buffer_sel                                                                                                                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; enable_delay                                                                                               ; enable_delay                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_a                                                                                                ; buffer_en_a                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_b                                                                                                ; buffer_en_b                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_osc                                                                                                    ; vga_osc                                                                                                                                       ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_clk~reg0                                                                                               ; vga_clk~reg0                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; n64_pixel:rgb_decoder|red_cap[2]                                                                           ; n64_pixel:rgb_decoder|red_final[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; n64_pixel:rgb_decoder|green_cap[4]                                                                         ; n64_pixel:rgb_decoder|green_final[4]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; n64_pixel:rgb_decoder|red_cap[1]                                                                           ; n64_pixel:rgb_decoder|red_final[1]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; n64_pixel:rgb_decoder|blue_final[5]                                                                        ; n64_pixel:rgb_decoder|blue_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; n64_pixel:rgb_decoder|red_cap[6]                                                                           ; n64_pixel:rgb_decoder|red_final[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; n64_pixel:rgb_decoder|red_cap[3]                                                                           ; n64_pixel:rgb_decoder|red_final[3]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; n64_pixel:rgb_decoder|red_cap[4]                                                                           ; n64_pixel:rgb_decoder|red_final[4]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; n64_pixel:rgb_decoder|green_cap[5]                                                                         ; n64_pixel:rgb_decoder|green_final[5]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; n64_pixel:rgb_decoder|green_cap[6]                                                                         ; n64_pixel:rgb_decoder|green_final[6]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; n64_pixel:rgb_decoder|blue_out[2]                                                                          ; buffer_in_a[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; n64_pixel:rgb_decoder|green_cap[1]                                                                         ; n64_pixel:rgb_decoder|green_final[1]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; out_vsync                                                                                                  ; vga_vsync~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; vsync_time[15]                                                                                             ; vsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; hsync_time[15]                                                                                             ; hsync_time[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n64_px_count[15]                                                                                           ; n64_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n64_pixel:rgb_decoder|blue_final[4]                                                                        ; n64_pixel:rgb_decoder|blue_out[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vga_px_count[15]                                                                                           ; vga_px_count[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; line_count[15]                                                                                             ; line_count[15]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; n64_pixel:rgb_decoder|green_cap[3]                                                                         ; n64_pixel:rgb_decoder|green_final[3]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.397      ;
; 0.249 ; out_hsync                                                                                                  ; vga_hsync~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.401      ;
; 0.253 ; buffer_in_b[5]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.452      ;
; 0.254 ; buffer_in_b[20]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.453      ;
; 0.254 ; buffer_in_a[11]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.060      ; 0.452      ;
; 0.255 ; buffer_in_b[9]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2  ; n64_clock    ; n64_clock   ; 0.000        ; 0.060      ; 0.453      ;
; 0.255 ; buffer_in_b[4]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.454      ;
; 0.257 ; buffer_in_a[12]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg1  ; n64_clock    ; n64_clock   ; 0.000        ; 0.060      ; 0.455      ;
; 0.258 ; buffer_in_b[17]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.060      ; 0.456      ;
; 0.259 ; buffer_in_a[6]                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.060      ; 0.457      ;
; 0.260 ; buffer_in_b[3]                                                                                             ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3  ; n64_clock    ; n64_clock   ; 0.000        ; 0.060      ; 0.458      ;
; 0.260 ; buffer_in_b[10]                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_datain_reg1  ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.459      ;
; 0.260 ; buffer_in_a[13]                                                                                            ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_datain_reg0  ; n64_clock    ; n64_clock   ; 0.000        ; 0.060      ; 0.458      ;
; 0.288 ; buffer_sel                                                                                                 ; buffer_in_a[8]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.440      ;
; 0.291 ; n64_pixel:rgb_decoder|red_out[4]                                                                           ; buffer_in_a[18]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.443      ;
; 0.294 ; n64_pixel:rgb_decoder|green_out[3]                                                                         ; buffer_in_a[10]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.446      ;
; 0.296 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.496      ;
; 0.297 ; n64_pixel:rgb_decoder|green_out[3]                                                                         ; buffer_in_b[10]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.449      ;
; 0.298 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.498      ;
; 0.300 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.496      ;
; 0.300 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.500      ;
; 0.302 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.498      ;
; 0.304 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.504      ;
; 0.304 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.504      ;
; 0.304 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[3] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.500      ;
; 0.307 ; n64_pixel:rgb_decoder|hsync_n_cap                                                                          ; n64_pixel:rgb_decoder|hsync_n_out                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.459      ;
; 0.308 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.508      ;
; 0.308 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.504      ;
; 0.308 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.504      ;
; 0.310 ; n64_pixel:rgb_decoder|red_final[1]                                                                         ; n64_pixel:rgb_decoder|red_out[1]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.462      ;
; 0.312 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a2~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.508      ;
; 0.313 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.513      ;
; 0.315 ; n64_pixel:rgb_decoder|green_final[2]                                                                       ; n64_pixel:rgb_decoder|green_out[2]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.468      ;
; 0.315 ; n64_pixel:rgb_decoder|green_final[1]                                                                       ; n64_pixel:rgb_decoder|green_out[1]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.467      ;
; 0.315 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.515      ;
; 0.316 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.516      ;
; 0.317 ; n64_pixel:rgb_decoder|vsync_n_cap                                                                          ; n64_pixel:rgb_decoder|vsync_n_out                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; n64_pixel:rgb_decoder|blue_final[6]                                                                        ; n64_pixel:rgb_decoder|blue_out[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.517      ;
; 0.317 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[6] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg6 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.513      ;
; 0.318 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.518      ;
; 0.319 ; n64_pixel:rgb_decoder|red_final[3]                                                                         ; n64_pixel:rgb_decoder|red_out[3]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.472      ;
; 0.319 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[4] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg4 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.515      ;
; 0.320 ; n64_pixel:rgb_decoder|red_final[6]                                                                         ; n64_pixel:rgb_decoder|red_out[6]                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.473      ;
; 0.320 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[5] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg5 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.516      ;
; 0.320 ; n64_pixel:rgb_decoder|blue_final[1]                                                                        ; n64_pixel:rgb_decoder|blue_out[1]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.472      ;
; 0.321 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[8] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg8 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.517      ;
; 0.322 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~portb_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.062      ; 0.522      ;
; 0.322 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[9] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg9 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.518      ;
; 0.323 ; n64_pixel:rgb_decoder|green_cap[0]                                                                         ; n64_pixel:rgb_decoder|green_final[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; n64_pixel:rgb_decoder|red_cap[5]                                                                           ; n64_pixel:rgb_decoder|red_final[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.476      ;
; 0.326 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[7] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a6~porta_address_reg7 ; n64_clock    ; n64_clock   ; 0.000        ; 0.058      ; 0.522      ;
; 0.329 ; n64_pixel:rgb_decoder|blue_out[6]                                                                          ; out_blue[6]                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.481      ;
; 0.332 ; n64_pixel:rgb_decoder|blue_out[4]                                                                          ; out_blue[4]                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.484      ;
; 0.342 ; vga_px_count[9]                                                                                            ; vga_blank~reg0                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.493      ;
; 0.352 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                       ; n64_pixel:rgb_decoder|clock_count[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.504      ;
; 0.355 ; vsync_time[0]                                                                                              ; vsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; hsync_time[0]                                                                                              ; hsync_time[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; n64_px_count[0]                                                                                            ; n64_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vga_px_count[0]                                                                                            ; vga_px_count[0]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; line_count[0]                                                                                              ; line_count[0]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; vsync_time[1]                                                                                              ; vsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; hsync_time[1]                                                                                              ; hsync_time[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; n64_px_count[1]                                                                                            ; n64_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[0] ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|cntr_fpf:cntr1|safe_q[0]                                    ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vga_px_count[1]                                                                                            ; vga_px_count[1]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; line_count[1]                                                                                              ; line_count[1]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vsync_time[2]                                                                                              ; vsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[9]                                                                                              ; vsync_time[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[11]                                                                                             ; vsync_time[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[2]                                                                                              ; hsync_time[2]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[9]                                                                                              ; hsync_time[9]                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[11]                                                                                             ; hsync_time[11]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[2]                                                                                            ; n64_px_count[2]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
+-------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_datain_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a1                     ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a10~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a11~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a12~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a13~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a14~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a15~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_oim:auto_generated|altsyncram_cf81:altsyncram2|ram_block3a16~porta_address_reg9 ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 2.589  ; 2.589  ; Rise       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; -0.280 ; -0.280 ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; -0.229 ; -0.229 ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 2.346  ; 2.346  ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 2.381  ; 2.381  ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 2.303  ; 2.303  ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 2.347  ; 2.347  ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 2.589  ; 2.589  ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; -0.234 ; -0.234 ; Rise       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 0.571  ; 0.571  ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.571  ; 0.571  ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.453  ; 0.453  ; Rise       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 0.401  ; 0.401  ; Rise       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 0.401  ; 0.401  ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 0.354  ; 0.354  ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -2.115 ; -2.115 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.131 ; -2.131 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.091 ; -2.091 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.199 ; -2.199 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.354 ; -2.354 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 0.355  ; 0.355  ; Rise       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 0.394  ; 0.394  ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.394  ; 0.394  ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.317  ; 0.317  ; Rise       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 3.730 ; 3.730 ; Rise       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 3.730 ; 3.730 ; Rise       ; n64_clock       ;
;  led[1]       ; n64_clock  ; 3.730 ; 3.730 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 3.731 ; 3.731 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 4.013 ; 4.013 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 4.013 ; 4.013 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.842 ; 3.842 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.690 ; 3.690 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.695 ; 3.695 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.693 ; 3.693 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.683 ; 3.683 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.676 ; 3.676 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.695 ; 3.695 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.680 ; 3.680 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.587 ; 3.587 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 3.830 ; 3.830 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.799 ; 3.799 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.719 ; 3.719 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.608 ; 3.608 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.799 ; 3.799 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.707 ; 3.707 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.693 ; 3.693 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.689 ; 3.689 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.559 ; 3.559 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.667 ; 3.667 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.687 ; 3.687 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.732 ; 3.732 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.576 ; 3.576 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 4.174 ; 4.174 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.174 ; 4.174 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 4.169 ; 4.169 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.134 ; 4.134 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.037 ; 4.037 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.026 ; 4.026 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.058 ; 4.058 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.924 ; 3.924 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.952 ; 3.952 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.819 ; 3.819 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.826 ; 3.826 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 3.683 ; 3.683 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 3.823 ; 3.823 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 3.730 ; 3.730 ; Rise       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 3.730 ; 3.730 ; Rise       ; n64_clock       ;
;  led[1]       ; n64_clock  ; 3.730 ; 3.730 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 3.731 ; 3.731 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.587 ; 3.587 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 4.013 ; 4.013 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.842 ; 3.842 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.690 ; 3.690 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.695 ; 3.695 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.693 ; 3.693 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.683 ; 3.683 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.676 ; 3.676 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.695 ; 3.695 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.680 ; 3.680 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.587 ; 3.587 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 3.830 ; 3.830 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.559 ; 3.559 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.719 ; 3.719 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.608 ; 3.608 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.799 ; 3.799 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.707 ; 3.707 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.693 ; 3.693 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.689 ; 3.689 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.559 ; 3.559 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.667 ; 3.667 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.687 ; 3.687 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.732 ; 3.732 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.576 ; 3.576 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.819 ; 3.819 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.174 ; 4.174 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 4.169 ; 4.169 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.134 ; 4.134 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.037 ; 4.037 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.026 ; 4.026 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.058 ; 4.058 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.924 ; 3.924 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.952 ; 3.952 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.819 ; 3.819 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.826 ; 3.826 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 3.683 ; 3.683 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 3.823 ; 3.823 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 2.298 ; 2.298 ;       ;
; n64_dsync_n ; led[3]      ; 2.298 ;       ;       ; 2.298 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 2.298 ; 2.298 ;       ;
; n64_dsync_n ; led[3]      ; 2.298 ;       ;       ; 2.298 ;
+-------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.077    ; 0.215 ; N/A      ; N/A     ; -2.567              ;
;  n64_clock       ; -6.077    ; 0.215 ; N/A      ; N/A     ; -2.567              ;
; Design-wide TNS  ; -1256.094 ; 0.0   ; 0.0      ; 0.0     ; -2008.761           ;
;  n64_clock       ; -1256.094 ; 0.000 ; N/A      ; N/A     ; -2008.761           ;
+------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 5.734 ; 5.734 ; Rise       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 0.192 ; 0.192 ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 0.267 ; 0.267 ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; 5.180 ; 5.180 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; 5.238 ; 5.238 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; 4.945 ; 4.945 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; 5.197 ; 5.197 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; 5.734 ; 5.734 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 0.260 ; 0.260 ; Rise       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 2.678 ; 2.678 ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 2.678 ; 2.678 ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 2.334 ; 2.334 ; Rise       ; n64_clock       ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; n64_data[*]  ; n64_clock  ; 0.401  ; 0.401  ; Rise       ; n64_clock       ;
;  n64_data[0] ; n64_clock  ; 0.401  ; 0.401  ; Rise       ; n64_clock       ;
;  n64_data[1] ; n64_clock  ; 0.354  ; 0.354  ; Rise       ; n64_clock       ;
;  n64_data[2] ; n64_clock  ; -2.115 ; -2.115 ; Rise       ; n64_clock       ;
;  n64_data[3] ; n64_clock  ; -2.131 ; -2.131 ; Rise       ; n64_clock       ;
;  n64_data[4] ; n64_clock  ; -2.091 ; -2.091 ; Rise       ; n64_clock       ;
;  n64_data[5] ; n64_clock  ; -2.199 ; -2.199 ; Rise       ; n64_clock       ;
;  n64_data[6] ; n64_clock  ; -2.354 ; -2.354 ; Rise       ; n64_clock       ;
; n64_dsync_n  ; n64_clock  ; 0.355  ; 0.355  ; Rise       ; n64_clock       ;
; switches[*]  ; n64_clock  ; 0.394  ; 0.394  ; Rise       ; n64_clock       ;
;  switches[0] ; n64_clock  ; 0.394  ; 0.394  ; Rise       ; n64_clock       ;
;  switches[1] ; n64_clock  ; 0.317  ; 0.317  ; Rise       ; n64_clock       ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 8.096 ; 8.096 ; Rise       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 8.096 ; 8.096 ; Rise       ; n64_clock       ;
;  led[1]       ; n64_clock  ; 8.096 ; 8.096 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 8.072 ; 8.072 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 8.927 ; 8.927 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 8.927 ; 8.927 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 8.438 ; 8.438 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 8.005 ; 8.005 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 8.024 ; 8.024 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 8.023 ; 8.023 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 8.002 ; 8.002 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 7.991 ; 7.991 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 8.023 ; 8.023 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 7.997 ; 7.997 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 7.666 ; 7.666 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 8.248 ; 8.248 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 8.453 ; 8.453 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 8.102 ; 8.102 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 7.942 ; 7.942 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 8.453 ; 8.453 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 8.269 ; 8.269 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 8.251 ; 8.251 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 8.238 ; 8.238 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 7.731 ; 7.731 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 8.208 ; 8.208 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 8.226 ; 8.226 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 8.327 ; 8.327 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 7.883 ; 7.883 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 9.540 ; 9.540 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 9.540 ; 9.540 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 9.534 ; 9.534 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 9.475 ; 9.475 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 8.996 ; 8.996 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 9.132 ; 9.132 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 9.175 ; 9.175 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 8.769 ; 8.769 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 8.822 ; 8.822 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 8.419 ; 8.419 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 8.431 ; 8.431 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 8.240 ; 8.240 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 8.664 ; 8.664 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led[*]        ; n64_clock  ; 3.730 ; 3.730 ; Rise       ; n64_clock       ;
;  led[0]       ; n64_clock  ; 3.730 ; 3.730 ; Rise       ; n64_clock       ;
;  led[1]       ; n64_clock  ; 3.730 ; 3.730 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 3.731 ; 3.731 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.587 ; 3.587 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 4.013 ; 4.013 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.842 ; 3.842 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.690 ; 3.690 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.695 ; 3.695 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.693 ; 3.693 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.683 ; 3.683 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.676 ; 3.676 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.695 ; 3.695 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.680 ; 3.680 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.587 ; 3.587 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 3.830 ; 3.830 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.559 ; 3.559 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.719 ; 3.719 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.608 ; 3.608 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.799 ; 3.799 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 3.707 ; 3.707 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 3.693 ; 3.693 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 3.689 ; 3.689 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 3.559 ; 3.559 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.667 ; 3.667 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.687 ; 3.687 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.732 ; 3.732 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.576 ; 3.576 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.819 ; 3.819 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.174 ; 4.174 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 4.169 ; 4.169 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.134 ; 4.134 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 4.037 ; 4.037 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 4.026 ; 4.026 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 4.058 ; 4.058 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.924 ; 3.924 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.952 ; 3.952 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.819 ; 3.819 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.826 ; 3.826 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 3.683 ; 3.683 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 3.823 ; 3.823 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Progagation Delay                                         ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 5.094 ; 5.094 ;       ;
; n64_dsync_n ; led[3]      ; 5.094 ;       ;       ; 5.094 ;
+-------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+-------------+-------------+-------+-------+-------+-------+
; Input Port  ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+-------------+-------------+-------+-------+-------+-------+
; n64_dsync_n ; led[2]      ;       ; 2.298 ; 2.298 ;       ;
; n64_dsync_n ; led[3]      ; 2.298 ;       ;       ; 2.298 ;
+-------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 5889     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 5889     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 140   ; 140  ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 39    ; 39   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 31 00:50:55 2015
Info: Command: quartus_sta N6480 -c n6480
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'n6480.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name n64_clock n64_clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.077     -1256.094 n64_clock 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567     -2008.761 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460      -171.472 n64_clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1289.136 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 500 megabytes
    Info: Processing ended: Tue Mar 31 00:50:56 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


