# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../passw_lock.srcs/sources_1/new/passw_lock.vhd" \
"../../../../passw_lock.srcs/sim_1/new/passw_lock_tb.vhd" \

# Do not sort compile order
nosort
