0.2
2016.1
C:/Users/marco/Documents/LNP/Logica_networks_project.sim/sim_4/synth/timing/project_tb_time_synth.v,1649580264,verilog,,,,,,,,,
C:/Users/marco/Documents/LNP/Logica_networks_project.srcs/sim_1/new/tb_temp.vhd,1649580259,vhdl,,,,,,,,,
