|MIPS_Processor
iCLK => if_idR:ifid.i_CLK
iCLK => id_exR:idex.i_CLK
iCLK => ex_memR:exmem.i_CLK
iCLK => mem_wb:memwb.i_CLK
iCLK => PC_reg:PC.i_CLKa
iCLK => regFile:RegisterFile.CLK
iCLK => mem:IMem.clk
iCLK => mem:DMem.clk
iRST => mux2t1_N:PCRstMux.i_S
iRST => regFile:RegisterFile.i_R
iInstLd => mem:IMem.we
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstAddr[0] => ~NO_FANOUT~
iInstAddr[1] => ~NO_FANOUT~
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[12] => ~NO_FANOUT~
iInstAddr[13] => ~NO_FANOUT~
iInstAddr[14] => ~NO_FANOUT~
iInstAddr[15] => ~NO_FANOUT~
iInstAddr[16] => ~NO_FANOUT~
iInstAddr[17] => ~NO_FANOUT~
iInstAddr[18] => ~NO_FANOUT~
iInstAddr[19] => ~NO_FANOUT~
iInstAddr[20] => ~NO_FANOUT~
iInstAddr[21] => ~NO_FANOUT~
iInstAddr[22] => ~NO_FANOUT~
iInstAddr[23] => ~NO_FANOUT~
iInstAddr[24] => ~NO_FANOUT~
iInstAddr[25] => ~NO_FANOUT~
iInstAddr[26] => ~NO_FANOUT~
iInstAddr[27] => ~NO_FANOUT~
iInstAddr[28] => ~NO_FANOUT~
iInstAddr[29] => ~NO_FANOUT~
iInstAddr[30] => ~NO_FANOUT~
iInstAddr[31] => ~NO_FANOUT~
iInstExt[0] => mem:IMem.data[0]
iInstExt[1] => mem:IMem.data[1]
iInstExt[2] => mem:IMem.data[2]
iInstExt[3] => mem:IMem.data[3]
iInstExt[4] => mem:IMem.data[4]
iInstExt[5] => mem:IMem.data[5]
iInstExt[6] => mem:IMem.data[6]
iInstExt[7] => mem:IMem.data[7]
iInstExt[8] => mem:IMem.data[8]
iInstExt[9] => mem:IMem.data[9]
iInstExt[10] => mem:IMem.data[10]
iInstExt[11] => mem:IMem.data[11]
iInstExt[12] => mem:IMem.data[12]
iInstExt[13] => mem:IMem.data[13]
iInstExt[14] => mem:IMem.data[14]
iInstExt[15] => mem:IMem.data[15]
iInstExt[16] => mem:IMem.data[16]
iInstExt[17] => mem:IMem.data[17]
iInstExt[18] => mem:IMem.data[18]
iInstExt[19] => mem:IMem.data[19]
iInstExt[20] => mem:IMem.data[20]
iInstExt[21] => mem:IMem.data[21]
iInstExt[22] => mem:IMem.data[22]
iInstExt[23] => mem:IMem.data[23]
iInstExt[24] => mem:IMem.data[24]
iInstExt[25] => mem:IMem.data[25]
iInstExt[26] => mem:IMem.data[26]
iInstExt[27] => mem:IMem.data[27]
iInstExt[28] => mem:IMem.data[28]
iInstExt[29] => mem:IMem.data[29]
iInstExt[30] => mem:IMem.data[30]
iInstExt[31] => mem:IMem.data[31]
oALUOut[0] <= ALU:aluunit.ALUOut[0]
oALUOut[1] <= ALU:aluunit.ALUOut[1]
oALUOut[2] <= ALU:aluunit.ALUOut[2]
oALUOut[3] <= ALU:aluunit.ALUOut[3]
oALUOut[4] <= ALU:aluunit.ALUOut[4]
oALUOut[5] <= ALU:aluunit.ALUOut[5]
oALUOut[6] <= ALU:aluunit.ALUOut[6]
oALUOut[7] <= ALU:aluunit.ALUOut[7]
oALUOut[8] <= ALU:aluunit.ALUOut[8]
oALUOut[9] <= ALU:aluunit.ALUOut[9]
oALUOut[10] <= ALU:aluunit.ALUOut[10]
oALUOut[11] <= ALU:aluunit.ALUOut[11]
oALUOut[12] <= ALU:aluunit.ALUOut[12]
oALUOut[13] <= ALU:aluunit.ALUOut[13]
oALUOut[14] <= ALU:aluunit.ALUOut[14]
oALUOut[15] <= ALU:aluunit.ALUOut[15]
oALUOut[16] <= ALU:aluunit.ALUOut[16]
oALUOut[17] <= ALU:aluunit.ALUOut[17]
oALUOut[18] <= ALU:aluunit.ALUOut[18]
oALUOut[19] <= ALU:aluunit.ALUOut[19]
oALUOut[20] <= ALU:aluunit.ALUOut[20]
oALUOut[21] <= ALU:aluunit.ALUOut[21]
oALUOut[22] <= ALU:aluunit.ALUOut[22]
oALUOut[23] <= ALU:aluunit.ALUOut[23]
oALUOut[24] <= ALU:aluunit.ALUOut[24]
oALUOut[25] <= ALU:aluunit.ALUOut[25]
oALUOut[26] <= ALU:aluunit.ALUOut[26]
oALUOut[27] <= ALU:aluunit.ALUOut[27]
oALUOut[28] <= ALU:aluunit.ALUOut[28]
oALUOut[29] <= ALU:aluunit.ALUOut[29]
oALUOut[30] <= ALU:aluunit.ALUOut[30]
oALUOut[31] <= ALU:aluunit.ALUOut[31]


|MIPS_Processor|if_idR:ifid
i_RS => NReg:imem_reg.i_RS
i_RS => NReg:pc_reg.i_RS
i_CLK => NReg:imem_reg.i_CLKa
i_CLK => NReg:pc_reg.i_CLKa
i_PC[0] => NReg:pc_reg.i_Di[0]
i_PC[1] => NReg:pc_reg.i_Di[1]
i_PC[2] => NReg:pc_reg.i_Di[2]
i_PC[3] => NReg:pc_reg.i_Di[3]
i_PC[4] => NReg:pc_reg.i_Di[4]
i_PC[5] => NReg:pc_reg.i_Di[5]
i_PC[6] => NReg:pc_reg.i_Di[6]
i_PC[7] => NReg:pc_reg.i_Di[7]
i_PC[8] => NReg:pc_reg.i_Di[8]
i_PC[9] => NReg:pc_reg.i_Di[9]
i_PC[10] => NReg:pc_reg.i_Di[10]
i_PC[11] => NReg:pc_reg.i_Di[11]
i_PC[12] => NReg:pc_reg.i_Di[12]
i_PC[13] => NReg:pc_reg.i_Di[13]
i_PC[14] => NReg:pc_reg.i_Di[14]
i_PC[15] => NReg:pc_reg.i_Di[15]
i_PC[16] => NReg:pc_reg.i_Di[16]
i_PC[17] => NReg:pc_reg.i_Di[17]
i_PC[18] => NReg:pc_reg.i_Di[18]
i_PC[19] => NReg:pc_reg.i_Di[19]
i_PC[20] => NReg:pc_reg.i_Di[20]
i_PC[21] => NReg:pc_reg.i_Di[21]
i_PC[22] => NReg:pc_reg.i_Di[22]
i_PC[23] => NReg:pc_reg.i_Di[23]
i_PC[24] => NReg:pc_reg.i_Di[24]
i_PC[25] => NReg:pc_reg.i_Di[25]
i_PC[26] => NReg:pc_reg.i_Di[26]
i_PC[27] => NReg:pc_reg.i_Di[27]
i_PC[28] => NReg:pc_reg.i_Di[28]
i_PC[29] => NReg:pc_reg.i_Di[29]
i_PC[30] => NReg:pc_reg.i_Di[30]
i_PC[31] => NReg:pc_reg.i_Di[31]
i_IM[0] => NReg:imem_reg.i_Di[0]
i_IM[1] => NReg:imem_reg.i_Di[1]
i_IM[2] => NReg:imem_reg.i_Di[2]
i_IM[3] => NReg:imem_reg.i_Di[3]
i_IM[4] => NReg:imem_reg.i_Di[4]
i_IM[5] => NReg:imem_reg.i_Di[5]
i_IM[6] => NReg:imem_reg.i_Di[6]
i_IM[7] => NReg:imem_reg.i_Di[7]
i_IM[8] => NReg:imem_reg.i_Di[8]
i_IM[9] => NReg:imem_reg.i_Di[9]
i_IM[10] => NReg:imem_reg.i_Di[10]
i_IM[11] => NReg:imem_reg.i_Di[11]
i_IM[12] => NReg:imem_reg.i_Di[12]
i_IM[13] => NReg:imem_reg.i_Di[13]
i_IM[14] => NReg:imem_reg.i_Di[14]
i_IM[15] => NReg:imem_reg.i_Di[15]
i_IM[16] => NReg:imem_reg.i_Di[16]
i_IM[17] => NReg:imem_reg.i_Di[17]
i_IM[18] => NReg:imem_reg.i_Di[18]
i_IM[19] => NReg:imem_reg.i_Di[19]
i_IM[20] => NReg:imem_reg.i_Di[20]
i_IM[21] => NReg:imem_reg.i_Di[21]
i_IM[22] => NReg:imem_reg.i_Di[22]
i_IM[23] => NReg:imem_reg.i_Di[23]
i_IM[24] => NReg:imem_reg.i_Di[24]
i_IM[25] => NReg:imem_reg.i_Di[25]
i_IM[26] => NReg:imem_reg.i_Di[26]
i_IM[27] => NReg:imem_reg.i_Di[27]
i_IM[28] => NReg:imem_reg.i_Di[28]
i_IM[29] => NReg:imem_reg.i_Di[29]
i_IM[30] => NReg:imem_reg.i_Di[30]
i_IM[31] => NReg:imem_reg.i_Di[31]
o_IM[0] <= NReg:imem_reg.o_Do[0]
o_IM[1] <= NReg:imem_reg.o_Do[1]
o_IM[2] <= NReg:imem_reg.o_Do[2]
o_IM[3] <= NReg:imem_reg.o_Do[3]
o_IM[4] <= NReg:imem_reg.o_Do[4]
o_IM[5] <= NReg:imem_reg.o_Do[5]
o_IM[6] <= NReg:imem_reg.o_Do[6]
o_IM[7] <= NReg:imem_reg.o_Do[7]
o_IM[8] <= NReg:imem_reg.o_Do[8]
o_IM[9] <= NReg:imem_reg.o_Do[9]
o_IM[10] <= NReg:imem_reg.o_Do[10]
o_IM[11] <= NReg:imem_reg.o_Do[11]
o_IM[12] <= NReg:imem_reg.o_Do[12]
o_IM[13] <= NReg:imem_reg.o_Do[13]
o_IM[14] <= NReg:imem_reg.o_Do[14]
o_IM[15] <= NReg:imem_reg.o_Do[15]
o_IM[16] <= NReg:imem_reg.o_Do[16]
o_IM[17] <= NReg:imem_reg.o_Do[17]
o_IM[18] <= NReg:imem_reg.o_Do[18]
o_IM[19] <= NReg:imem_reg.o_Do[19]
o_IM[20] <= NReg:imem_reg.o_Do[20]
o_IM[21] <= NReg:imem_reg.o_Do[21]
o_IM[22] <= NReg:imem_reg.o_Do[22]
o_IM[23] <= NReg:imem_reg.o_Do[23]
o_IM[24] <= NReg:imem_reg.o_Do[24]
o_IM[25] <= NReg:imem_reg.o_Do[25]
o_IM[26] <= NReg:imem_reg.o_Do[26]
o_IM[27] <= NReg:imem_reg.o_Do[27]
o_IM[28] <= NReg:imem_reg.o_Do[28]
o_IM[29] <= NReg:imem_reg.o_Do[29]
o_IM[30] <= NReg:imem_reg.o_Do[30]
o_IM[31] <= NReg:imem_reg.o_Do[31]
o_PC[0] <= NReg:pc_reg.o_Do[0]
o_PC[1] <= NReg:pc_reg.o_Do[1]
o_PC[2] <= NReg:pc_reg.o_Do[2]
o_PC[3] <= NReg:pc_reg.o_Do[3]
o_PC[4] <= NReg:pc_reg.o_Do[4]
o_PC[5] <= NReg:pc_reg.o_Do[5]
o_PC[6] <= NReg:pc_reg.o_Do[6]
o_PC[7] <= NReg:pc_reg.o_Do[7]
o_PC[8] <= NReg:pc_reg.o_Do[8]
o_PC[9] <= NReg:pc_reg.o_Do[9]
o_PC[10] <= NReg:pc_reg.o_Do[10]
o_PC[11] <= NReg:pc_reg.o_Do[11]
o_PC[12] <= NReg:pc_reg.o_Do[12]
o_PC[13] <= NReg:pc_reg.o_Do[13]
o_PC[14] <= NReg:pc_reg.o_Do[14]
o_PC[15] <= NReg:pc_reg.o_Do[15]
o_PC[16] <= NReg:pc_reg.o_Do[16]
o_PC[17] <= NReg:pc_reg.o_Do[17]
o_PC[18] <= NReg:pc_reg.o_Do[18]
o_PC[19] <= NReg:pc_reg.o_Do[19]
o_PC[20] <= NReg:pc_reg.o_Do[20]
o_PC[21] <= NReg:pc_reg.o_Do[21]
o_PC[22] <= NReg:pc_reg.o_Do[22]
o_PC[23] <= NReg:pc_reg.o_Do[23]
o_PC[24] <= NReg:pc_reg.o_Do[24]
o_PC[25] <= NReg:pc_reg.o_Do[25]
o_PC[26] <= NReg:pc_reg.o_Do[26]
o_PC[27] <= NReg:pc_reg.o_Do[27]
o_PC[28] <= NReg:pc_reg.o_Do[28]
o_PC[29] <= NReg:pc_reg.o_Do[29]
o_PC[30] <= NReg:pc_reg.o_Do[30]
o_PC[31] <= NReg:pc_reg.o_Do[31]


|MIPS_Processor|if_idR:ifid|NReg:imem_reg
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:imem_reg|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|if_idR:ifid|NReg:pc_reg|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex
i_RS => NRegO:haltR.i_RS
i_RS => NReg:iMR.i_RS
i_RS => NRegO:alu_src.i_RS
i_RS => NRegO:dataMux.i_RS
i_RS => NReg:pc_reg.i_RS
i_RS => NReg:add_Br.i_RS
i_RS => NReg:immeR.i_RS
i_RS => NRegO:branchER.i_RS
i_RS => NRegO:jumpR.i_RS
i_RS => NRegO:memToRegR.i_RS
i_RS => NRegO:regWriteR.i_RS
i_RS => NRegO:JrR.i_RS
i_RS => NRegO:moveR.i_RS
i_RS => NReg:aR.i_RS
i_RS => NReg:bR.i_RS
i_RS => NRegT:aluOpReg.i_RS
i_RS => NRegF:regDstR.i_RS
i_RS => NReg:jumpAddrR.i_RS
i_CLK => NRegO:haltR.i_CLKa
i_CLK => NReg:iMR.i_CLKa
i_CLK => NRegO:alu_src.i_CLKa
i_CLK => NRegO:dataMux.i_CLKa
i_CLK => NReg:pc_reg.i_CLKa
i_CLK => NReg:add_Br.i_CLKa
i_CLK => NReg:immeR.i_CLKa
i_CLK => NRegO:branchER.i_CLKa
i_CLK => NRegO:jumpR.i_CLKa
i_CLK => NRegO:memToRegR.i_CLKa
i_CLK => NRegO:regWriteR.i_CLKa
i_CLK => NRegO:JrR.i_CLKa
i_CLK => NRegO:moveR.i_CLKa
i_CLK => NReg:aR.i_CLKa
i_CLK => NReg:bR.i_CLKa
i_CLK => NRegT:aluOpReg.i_CLKa
i_CLK => NRegF:regDstR.i_CLKa
i_CLK => NReg:jumpAddrR.i_CLKa
i_aluSRC => NRegO:alu_src.i_Di
i_PC[0] => NReg:pc_reg.i_Di[0]
i_PC[1] => NReg:pc_reg.i_Di[1]
i_PC[2] => NReg:pc_reg.i_Di[2]
i_PC[3] => NReg:pc_reg.i_Di[3]
i_PC[4] => NReg:pc_reg.i_Di[4]
i_PC[5] => NReg:pc_reg.i_Di[5]
i_PC[6] => NReg:pc_reg.i_Di[6]
i_PC[7] => NReg:pc_reg.i_Di[7]
i_PC[8] => NReg:pc_reg.i_Di[8]
i_PC[9] => NReg:pc_reg.i_Di[9]
i_PC[10] => NReg:pc_reg.i_Di[10]
i_PC[11] => NReg:pc_reg.i_Di[11]
i_PC[12] => NReg:pc_reg.i_Di[12]
i_PC[13] => NReg:pc_reg.i_Di[13]
i_PC[14] => NReg:pc_reg.i_Di[14]
i_PC[15] => NReg:pc_reg.i_Di[15]
i_PC[16] => NReg:pc_reg.i_Di[16]
i_PC[17] => NReg:pc_reg.i_Di[17]
i_PC[18] => NReg:pc_reg.i_Di[18]
i_PC[19] => NReg:pc_reg.i_Di[19]
i_PC[20] => NReg:pc_reg.i_Di[20]
i_PC[21] => NReg:pc_reg.i_Di[21]
i_PC[22] => NReg:pc_reg.i_Di[22]
i_PC[23] => NReg:pc_reg.i_Di[23]
i_PC[24] => NReg:pc_reg.i_Di[24]
i_PC[25] => NReg:pc_reg.i_Di[25]
i_PC[26] => NReg:pc_reg.i_Di[26]
i_PC[27] => NReg:pc_reg.i_Di[27]
i_PC[28] => NReg:pc_reg.i_Di[28]
i_PC[29] => NReg:pc_reg.i_Di[29]
i_PC[30] => NReg:pc_reg.i_Di[30]
i_PC[31] => NReg:pc_reg.i_Di[31]
i_addBr[0] => NReg:add_Br.i_Di[0]
i_addBr[1] => NReg:add_Br.i_Di[1]
i_addBr[2] => NReg:add_Br.i_Di[2]
i_addBr[3] => NReg:add_Br.i_Di[3]
i_addBr[4] => NReg:add_Br.i_Di[4]
i_addBr[5] => NReg:add_Br.i_Di[5]
i_addBr[6] => NReg:add_Br.i_Di[6]
i_addBr[7] => NReg:add_Br.i_Di[7]
i_addBr[8] => NReg:add_Br.i_Di[8]
i_addBr[9] => NReg:add_Br.i_Di[9]
i_addBr[10] => NReg:add_Br.i_Di[10]
i_addBr[11] => NReg:add_Br.i_Di[11]
i_addBr[12] => NReg:add_Br.i_Di[12]
i_addBr[13] => NReg:add_Br.i_Di[13]
i_addBr[14] => NReg:add_Br.i_Di[14]
i_addBr[15] => NReg:add_Br.i_Di[15]
i_addBr[16] => NReg:add_Br.i_Di[16]
i_addBr[17] => NReg:add_Br.i_Di[17]
i_addBr[18] => NReg:add_Br.i_Di[18]
i_addBr[19] => NReg:add_Br.i_Di[19]
i_addBr[20] => NReg:add_Br.i_Di[20]
i_addBr[21] => NReg:add_Br.i_Di[21]
i_addBr[22] => NReg:add_Br.i_Di[22]
i_addBr[23] => NReg:add_Br.i_Di[23]
i_addBr[24] => NReg:add_Br.i_Di[24]
i_addBr[25] => NReg:add_Br.i_Di[25]
i_addBr[26] => NReg:add_Br.i_Di[26]
i_addBr[27] => NReg:add_Br.i_Di[27]
i_addBr[28] => NReg:add_Br.i_Di[28]
i_addBr[29] => NReg:add_Br.i_Di[29]
i_addBr[30] => NReg:add_Br.i_Di[30]
i_addBr[31] => NReg:add_Br.i_Di[31]
i_imme[0] => NReg:immeR.i_Di[0]
i_imme[1] => NReg:immeR.i_Di[1]
i_imme[2] => NReg:immeR.i_Di[2]
i_imme[3] => NReg:immeR.i_Di[3]
i_imme[4] => NReg:immeR.i_Di[4]
i_imme[5] => NReg:immeR.i_Di[5]
i_imme[6] => NReg:immeR.i_Di[6]
i_imme[7] => NReg:immeR.i_Di[7]
i_imme[8] => NReg:immeR.i_Di[8]
i_imme[9] => NReg:immeR.i_Di[9]
i_imme[10] => NReg:immeR.i_Di[10]
i_imme[11] => NReg:immeR.i_Di[11]
i_imme[12] => NReg:immeR.i_Di[12]
i_imme[13] => NReg:immeR.i_Di[13]
i_imme[14] => NReg:immeR.i_Di[14]
i_imme[15] => NReg:immeR.i_Di[15]
i_imme[16] => NReg:immeR.i_Di[16]
i_imme[17] => NReg:immeR.i_Di[17]
i_imme[18] => NReg:immeR.i_Di[18]
i_imme[19] => NReg:immeR.i_Di[19]
i_imme[20] => NReg:immeR.i_Di[20]
i_imme[21] => NReg:immeR.i_Di[21]
i_imme[22] => NReg:immeR.i_Di[22]
i_imme[23] => NReg:immeR.i_Di[23]
i_imme[24] => NReg:immeR.i_Di[24]
i_imme[25] => NReg:immeR.i_Di[25]
i_imme[26] => NReg:immeR.i_Di[26]
i_imme[27] => NReg:immeR.i_Di[27]
i_imme[28] => NReg:immeR.i_Di[28]
i_imme[29] => NReg:immeR.i_Di[29]
i_imme[30] => NReg:immeR.i_Di[30]
i_imme[31] => NReg:immeR.i_Di[31]
i_aluOp[0] => NRegT:aluOpReg.i_Di[0]
i_aluOp[1] => NRegT:aluOpReg.i_Di[1]
i_aluOp[2] => NRegT:aluOpReg.i_Di[2]
i_aluOp[3] => NRegT:aluOpReg.i_Di[3]
i_aluOp[4] => NRegT:aluOpReg.i_Di[4]
i_aluOp[5] => NRegT:aluOpReg.i_Di[5]
i_aluOp[6] => NRegT:aluOpReg.i_Di[6]
i_aluOp[7] => NRegT:aluOpReg.i_Di[7]
i_aluOp[8] => NRegT:aluOpReg.i_Di[8]
i_regDst[0] => NRegF:regDstR.i_Di[0]
i_regDst[1] => NRegF:regDstR.i_Di[1]
i_regDst[2] => NRegF:regDstR.i_Di[2]
i_regDst[3] => NRegF:regDstR.i_Di[3]
i_regDst[4] => NRegF:regDstR.i_Di[4]
i_jumpAddr[0] => NReg:jumpAddrR.i_Di[0]
i_jumpAddr[1] => NReg:jumpAddrR.i_Di[1]
i_jumpAddr[2] => NReg:jumpAddrR.i_Di[2]
i_jumpAddr[3] => NReg:jumpAddrR.i_Di[3]
i_jumpAddr[4] => NReg:jumpAddrR.i_Di[4]
i_jumpAddr[5] => NReg:jumpAddrR.i_Di[5]
i_jumpAddr[6] => NReg:jumpAddrR.i_Di[6]
i_jumpAddr[7] => NReg:jumpAddrR.i_Di[7]
i_jumpAddr[8] => NReg:jumpAddrR.i_Di[8]
i_jumpAddr[9] => NReg:jumpAddrR.i_Di[9]
i_jumpAddr[10] => NReg:jumpAddrR.i_Di[10]
i_jumpAddr[11] => NReg:jumpAddrR.i_Di[11]
i_jumpAddr[12] => NReg:jumpAddrR.i_Di[12]
i_jumpAddr[13] => NReg:jumpAddrR.i_Di[13]
i_jumpAddr[14] => NReg:jumpAddrR.i_Di[14]
i_jumpAddr[15] => NReg:jumpAddrR.i_Di[15]
i_jumpAddr[16] => NReg:jumpAddrR.i_Di[16]
i_jumpAddr[17] => NReg:jumpAddrR.i_Di[17]
i_jumpAddr[18] => NReg:jumpAddrR.i_Di[18]
i_jumpAddr[19] => NReg:jumpAddrR.i_Di[19]
i_jumpAddr[20] => NReg:jumpAddrR.i_Di[20]
i_jumpAddr[21] => NReg:jumpAddrR.i_Di[21]
i_jumpAddr[22] => NReg:jumpAddrR.i_Di[22]
i_jumpAddr[23] => NReg:jumpAddrR.i_Di[23]
i_jumpAddr[24] => NReg:jumpAddrR.i_Di[24]
i_jumpAddr[25] => NReg:jumpAddrR.i_Di[25]
i_jumpAddr[26] => NReg:jumpAddrR.i_Di[26]
i_jumpAddr[27] => NReg:jumpAddrR.i_Di[27]
i_jumpAddr[28] => NReg:jumpAddrR.i_Di[28]
i_jumpAddr[29] => NReg:jumpAddrR.i_Di[29]
i_jumpAddr[30] => NReg:jumpAddrR.i_Di[30]
i_jumpAddr[31] => NReg:jumpAddrR.i_Di[31]
i_dataMux => NRegO:dataMux.i_Di
i_branchE => NRegO:branchER.i_Di
i_jump => NRegO:jumpR.i_Di
i_memToReg => NRegO:memToRegR.i_Di
i_regWrite => NRegO:regWriteR.i_Di
i_Jr => NRegO:JrR.i_Di
i_move => NRegO:moveR.i_Di
i_halt => NRegO:haltR.i_Di
i_A[0] => NReg:aR.i_Di[0]
i_A[1] => NReg:aR.i_Di[1]
i_A[2] => NReg:aR.i_Di[2]
i_A[3] => NReg:aR.i_Di[3]
i_A[4] => NReg:aR.i_Di[4]
i_A[5] => NReg:aR.i_Di[5]
i_A[6] => NReg:aR.i_Di[6]
i_A[7] => NReg:aR.i_Di[7]
i_A[8] => NReg:aR.i_Di[8]
i_A[9] => NReg:aR.i_Di[9]
i_A[10] => NReg:aR.i_Di[10]
i_A[11] => NReg:aR.i_Di[11]
i_A[12] => NReg:aR.i_Di[12]
i_A[13] => NReg:aR.i_Di[13]
i_A[14] => NReg:aR.i_Di[14]
i_A[15] => NReg:aR.i_Di[15]
i_A[16] => NReg:aR.i_Di[16]
i_A[17] => NReg:aR.i_Di[17]
i_A[18] => NReg:aR.i_Di[18]
i_A[19] => NReg:aR.i_Di[19]
i_A[20] => NReg:aR.i_Di[20]
i_A[21] => NReg:aR.i_Di[21]
i_A[22] => NReg:aR.i_Di[22]
i_A[23] => NReg:aR.i_Di[23]
i_A[24] => NReg:aR.i_Di[24]
i_A[25] => NReg:aR.i_Di[25]
i_A[26] => NReg:aR.i_Di[26]
i_A[27] => NReg:aR.i_Di[27]
i_A[28] => NReg:aR.i_Di[28]
i_A[29] => NReg:aR.i_Di[29]
i_A[30] => NReg:aR.i_Di[30]
i_A[31] => NReg:aR.i_Di[31]
i_B[0] => NReg:bR.i_Di[0]
i_B[1] => NReg:bR.i_Di[1]
i_B[2] => NReg:bR.i_Di[2]
i_B[3] => NReg:bR.i_Di[3]
i_B[4] => NReg:bR.i_Di[4]
i_B[5] => NReg:bR.i_Di[5]
i_B[6] => NReg:bR.i_Di[6]
i_B[7] => NReg:bR.i_Di[7]
i_B[8] => NReg:bR.i_Di[8]
i_B[9] => NReg:bR.i_Di[9]
i_B[10] => NReg:bR.i_Di[10]
i_B[11] => NReg:bR.i_Di[11]
i_B[12] => NReg:bR.i_Di[12]
i_B[13] => NReg:bR.i_Di[13]
i_B[14] => NReg:bR.i_Di[14]
i_B[15] => NReg:bR.i_Di[15]
i_B[16] => NReg:bR.i_Di[16]
i_B[17] => NReg:bR.i_Di[17]
i_B[18] => NReg:bR.i_Di[18]
i_B[19] => NReg:bR.i_Di[19]
i_B[20] => NReg:bR.i_Di[20]
i_B[21] => NReg:bR.i_Di[21]
i_B[22] => NReg:bR.i_Di[22]
i_B[23] => NReg:bR.i_Di[23]
i_B[24] => NReg:bR.i_Di[24]
i_B[25] => NReg:bR.i_Di[25]
i_B[26] => NReg:bR.i_Di[26]
i_B[27] => NReg:bR.i_Di[27]
i_B[28] => NReg:bR.i_Di[28]
i_B[29] => NReg:bR.i_Di[29]
i_B[30] => NReg:bR.i_Di[30]
i_B[31] => NReg:bR.i_Di[31]
i_IM[0] => NReg:iMR.i_Di[0]
i_IM[1] => NReg:iMR.i_Di[1]
i_IM[2] => NReg:iMR.i_Di[2]
i_IM[3] => NReg:iMR.i_Di[3]
i_IM[4] => NReg:iMR.i_Di[4]
i_IM[5] => NReg:iMR.i_Di[5]
i_IM[6] => NReg:iMR.i_Di[6]
i_IM[7] => NReg:iMR.i_Di[7]
i_IM[8] => NReg:iMR.i_Di[8]
i_IM[9] => NReg:iMR.i_Di[9]
i_IM[10] => NReg:iMR.i_Di[10]
i_IM[11] => NReg:iMR.i_Di[11]
i_IM[12] => NReg:iMR.i_Di[12]
i_IM[13] => NReg:iMR.i_Di[13]
i_IM[14] => NReg:iMR.i_Di[14]
i_IM[15] => NReg:iMR.i_Di[15]
i_IM[16] => NReg:iMR.i_Di[16]
i_IM[17] => NReg:iMR.i_Di[17]
i_IM[18] => NReg:iMR.i_Di[18]
i_IM[19] => NReg:iMR.i_Di[19]
i_IM[20] => NReg:iMR.i_Di[20]
i_IM[21] => NReg:iMR.i_Di[21]
i_IM[22] => NReg:iMR.i_Di[22]
i_IM[23] => NReg:iMR.i_Di[23]
i_IM[24] => NReg:iMR.i_Di[24]
i_IM[25] => NReg:iMR.i_Di[25]
i_IM[26] => NReg:iMR.i_Di[26]
i_IM[27] => NReg:iMR.i_Di[27]
i_IM[28] => NReg:iMR.i_Di[28]
i_IM[29] => NReg:iMR.i_Di[29]
i_IM[30] => NReg:iMR.i_Di[30]
i_IM[31] => NReg:iMR.i_Di[31]
o_IM[0] <= NReg:iMR.o_Do[0]
o_IM[1] <= NReg:iMR.o_Do[1]
o_IM[2] <= NReg:iMR.o_Do[2]
o_IM[3] <= NReg:iMR.o_Do[3]
o_IM[4] <= NReg:iMR.o_Do[4]
o_IM[5] <= NReg:iMR.o_Do[5]
o_IM[6] <= NReg:iMR.o_Do[6]
o_IM[7] <= NReg:iMR.o_Do[7]
o_IM[8] <= NReg:iMR.o_Do[8]
o_IM[9] <= NReg:iMR.o_Do[9]
o_IM[10] <= NReg:iMR.o_Do[10]
o_IM[11] <= NReg:iMR.o_Do[11]
o_IM[12] <= NReg:iMR.o_Do[12]
o_IM[13] <= NReg:iMR.o_Do[13]
o_IM[14] <= NReg:iMR.o_Do[14]
o_IM[15] <= NReg:iMR.o_Do[15]
o_IM[16] <= NReg:iMR.o_Do[16]
o_IM[17] <= NReg:iMR.o_Do[17]
o_IM[18] <= NReg:iMR.o_Do[18]
o_IM[19] <= NReg:iMR.o_Do[19]
o_IM[20] <= NReg:iMR.o_Do[20]
o_IM[21] <= NReg:iMR.o_Do[21]
o_IM[22] <= NReg:iMR.o_Do[22]
o_IM[23] <= NReg:iMR.o_Do[23]
o_IM[24] <= NReg:iMR.o_Do[24]
o_IM[25] <= NReg:iMR.o_Do[25]
o_IM[26] <= NReg:iMR.o_Do[26]
o_IM[27] <= NReg:iMR.o_Do[27]
o_IM[28] <= NReg:iMR.o_Do[28]
o_IM[29] <= NReg:iMR.o_Do[29]
o_IM[30] <= NReg:iMR.o_Do[30]
o_IM[31] <= NReg:iMR.o_Do[31]
o_A[0] <= NReg:aR.o_Do[0]
o_A[1] <= NReg:aR.o_Do[1]
o_A[2] <= NReg:aR.o_Do[2]
o_A[3] <= NReg:aR.o_Do[3]
o_A[4] <= NReg:aR.o_Do[4]
o_A[5] <= NReg:aR.o_Do[5]
o_A[6] <= NReg:aR.o_Do[6]
o_A[7] <= NReg:aR.o_Do[7]
o_A[8] <= NReg:aR.o_Do[8]
o_A[9] <= NReg:aR.o_Do[9]
o_A[10] <= NReg:aR.o_Do[10]
o_A[11] <= NReg:aR.o_Do[11]
o_A[12] <= NReg:aR.o_Do[12]
o_A[13] <= NReg:aR.o_Do[13]
o_A[14] <= NReg:aR.o_Do[14]
o_A[15] <= NReg:aR.o_Do[15]
o_A[16] <= NReg:aR.o_Do[16]
o_A[17] <= NReg:aR.o_Do[17]
o_A[18] <= NReg:aR.o_Do[18]
o_A[19] <= NReg:aR.o_Do[19]
o_A[20] <= NReg:aR.o_Do[20]
o_A[21] <= NReg:aR.o_Do[21]
o_A[22] <= NReg:aR.o_Do[22]
o_A[23] <= NReg:aR.o_Do[23]
o_A[24] <= NReg:aR.o_Do[24]
o_A[25] <= NReg:aR.o_Do[25]
o_A[26] <= NReg:aR.o_Do[26]
o_A[27] <= NReg:aR.o_Do[27]
o_A[28] <= NReg:aR.o_Do[28]
o_A[29] <= NReg:aR.o_Do[29]
o_A[30] <= NReg:aR.o_Do[30]
o_A[31] <= NReg:aR.o_Do[31]
o_addBr[0] <= NReg:add_Br.o_Do[0]
o_addBr[1] <= NReg:add_Br.o_Do[1]
o_addBr[2] <= NReg:add_Br.o_Do[2]
o_addBr[3] <= NReg:add_Br.o_Do[3]
o_addBr[4] <= NReg:add_Br.o_Do[4]
o_addBr[5] <= NReg:add_Br.o_Do[5]
o_addBr[6] <= NReg:add_Br.o_Do[6]
o_addBr[7] <= NReg:add_Br.o_Do[7]
o_addBr[8] <= NReg:add_Br.o_Do[8]
o_addBr[9] <= NReg:add_Br.o_Do[9]
o_addBr[10] <= NReg:add_Br.o_Do[10]
o_addBr[11] <= NReg:add_Br.o_Do[11]
o_addBr[12] <= NReg:add_Br.o_Do[12]
o_addBr[13] <= NReg:add_Br.o_Do[13]
o_addBr[14] <= NReg:add_Br.o_Do[14]
o_addBr[15] <= NReg:add_Br.o_Do[15]
o_addBr[16] <= NReg:add_Br.o_Do[16]
o_addBr[17] <= NReg:add_Br.o_Do[17]
o_addBr[18] <= NReg:add_Br.o_Do[18]
o_addBr[19] <= NReg:add_Br.o_Do[19]
o_addBr[20] <= NReg:add_Br.o_Do[20]
o_addBr[21] <= NReg:add_Br.o_Do[21]
o_addBr[22] <= NReg:add_Br.o_Do[22]
o_addBr[23] <= NReg:add_Br.o_Do[23]
o_addBr[24] <= NReg:add_Br.o_Do[24]
o_addBr[25] <= NReg:add_Br.o_Do[25]
o_addBr[26] <= NReg:add_Br.o_Do[26]
o_addBr[27] <= NReg:add_Br.o_Do[27]
o_addBr[28] <= NReg:add_Br.o_Do[28]
o_addBr[29] <= NReg:add_Br.o_Do[29]
o_addBr[30] <= NReg:add_Br.o_Do[30]
o_addBr[31] <= NReg:add_Br.o_Do[31]
o_B[0] <= NReg:bR.o_Do[0]
o_B[1] <= NReg:bR.o_Do[1]
o_B[2] <= NReg:bR.o_Do[2]
o_B[3] <= NReg:bR.o_Do[3]
o_B[4] <= NReg:bR.o_Do[4]
o_B[5] <= NReg:bR.o_Do[5]
o_B[6] <= NReg:bR.o_Do[6]
o_B[7] <= NReg:bR.o_Do[7]
o_B[8] <= NReg:bR.o_Do[8]
o_B[9] <= NReg:bR.o_Do[9]
o_B[10] <= NReg:bR.o_Do[10]
o_B[11] <= NReg:bR.o_Do[11]
o_B[12] <= NReg:bR.o_Do[12]
o_B[13] <= NReg:bR.o_Do[13]
o_B[14] <= NReg:bR.o_Do[14]
o_B[15] <= NReg:bR.o_Do[15]
o_B[16] <= NReg:bR.o_Do[16]
o_B[17] <= NReg:bR.o_Do[17]
o_B[18] <= NReg:bR.o_Do[18]
o_B[19] <= NReg:bR.o_Do[19]
o_B[20] <= NReg:bR.o_Do[20]
o_B[21] <= NReg:bR.o_Do[21]
o_B[22] <= NReg:bR.o_Do[22]
o_B[23] <= NReg:bR.o_Do[23]
o_B[24] <= NReg:bR.o_Do[24]
o_B[25] <= NReg:bR.o_Do[25]
o_B[26] <= NReg:bR.o_Do[26]
o_B[27] <= NReg:bR.o_Do[27]
o_B[28] <= NReg:bR.o_Do[28]
o_B[29] <= NReg:bR.o_Do[29]
o_B[30] <= NReg:bR.o_Do[30]
o_B[31] <= NReg:bR.o_Do[31]
o_imme[0] <= NReg:immeR.o_Do[0]
o_imme[1] <= NReg:immeR.o_Do[1]
o_imme[2] <= NReg:immeR.o_Do[2]
o_imme[3] <= NReg:immeR.o_Do[3]
o_imme[4] <= NReg:immeR.o_Do[4]
o_imme[5] <= NReg:immeR.o_Do[5]
o_imme[6] <= NReg:immeR.o_Do[6]
o_imme[7] <= NReg:immeR.o_Do[7]
o_imme[8] <= NReg:immeR.o_Do[8]
o_imme[9] <= NReg:immeR.o_Do[9]
o_imme[10] <= NReg:immeR.o_Do[10]
o_imme[11] <= NReg:immeR.o_Do[11]
o_imme[12] <= NReg:immeR.o_Do[12]
o_imme[13] <= NReg:immeR.o_Do[13]
o_imme[14] <= NReg:immeR.o_Do[14]
o_imme[15] <= NReg:immeR.o_Do[15]
o_imme[16] <= NReg:immeR.o_Do[16]
o_imme[17] <= NReg:immeR.o_Do[17]
o_imme[18] <= NReg:immeR.o_Do[18]
o_imme[19] <= NReg:immeR.o_Do[19]
o_imme[20] <= NReg:immeR.o_Do[20]
o_imme[21] <= NReg:immeR.o_Do[21]
o_imme[22] <= NReg:immeR.o_Do[22]
o_imme[23] <= NReg:immeR.o_Do[23]
o_imme[24] <= NReg:immeR.o_Do[24]
o_imme[25] <= NReg:immeR.o_Do[25]
o_imme[26] <= NReg:immeR.o_Do[26]
o_imme[27] <= NReg:immeR.o_Do[27]
o_imme[28] <= NReg:immeR.o_Do[28]
o_imme[29] <= NReg:immeR.o_Do[29]
o_imme[30] <= NReg:immeR.o_Do[30]
o_imme[31] <= NReg:immeR.o_Do[31]
o_PC[0] <= NReg:pc_reg.o_Do[0]
o_PC[1] <= NReg:pc_reg.o_Do[1]
o_PC[2] <= NReg:pc_reg.o_Do[2]
o_PC[3] <= NReg:pc_reg.o_Do[3]
o_PC[4] <= NReg:pc_reg.o_Do[4]
o_PC[5] <= NReg:pc_reg.o_Do[5]
o_PC[6] <= NReg:pc_reg.o_Do[6]
o_PC[7] <= NReg:pc_reg.o_Do[7]
o_PC[8] <= NReg:pc_reg.o_Do[8]
o_PC[9] <= NReg:pc_reg.o_Do[9]
o_PC[10] <= NReg:pc_reg.o_Do[10]
o_PC[11] <= NReg:pc_reg.o_Do[11]
o_PC[12] <= NReg:pc_reg.o_Do[12]
o_PC[13] <= NReg:pc_reg.o_Do[13]
o_PC[14] <= NReg:pc_reg.o_Do[14]
o_PC[15] <= NReg:pc_reg.o_Do[15]
o_PC[16] <= NReg:pc_reg.o_Do[16]
o_PC[17] <= NReg:pc_reg.o_Do[17]
o_PC[18] <= NReg:pc_reg.o_Do[18]
o_PC[19] <= NReg:pc_reg.o_Do[19]
o_PC[20] <= NReg:pc_reg.o_Do[20]
o_PC[21] <= NReg:pc_reg.o_Do[21]
o_PC[22] <= NReg:pc_reg.o_Do[22]
o_PC[23] <= NReg:pc_reg.o_Do[23]
o_PC[24] <= NReg:pc_reg.o_Do[24]
o_PC[25] <= NReg:pc_reg.o_Do[25]
o_PC[26] <= NReg:pc_reg.o_Do[26]
o_PC[27] <= NReg:pc_reg.o_Do[27]
o_PC[28] <= NReg:pc_reg.o_Do[28]
o_PC[29] <= NReg:pc_reg.o_Do[29]
o_PC[30] <= NReg:pc_reg.o_Do[30]
o_PC[31] <= NReg:pc_reg.o_Do[31]
o_halt <= NRegO:haltR.o_Do
o_aluSrc <= NRegO:alu_src.o_Do
o_aluOp[0] <= NRegT:aluOpReg.o_Do[0]
o_aluOp[1] <= NRegT:aluOpReg.o_Do[1]
o_aluOp[2] <= NRegT:aluOpReg.o_Do[2]
o_aluOp[3] <= NRegT:aluOpReg.o_Do[3]
o_aluOp[4] <= NRegT:aluOpReg.o_Do[4]
o_aluOp[5] <= NRegT:aluOpReg.o_Do[5]
o_aluOp[6] <= NRegT:aluOpReg.o_Do[6]
o_aluOp[7] <= NRegT:aluOpReg.o_Do[7]
o_aluOp[8] <= NRegT:aluOpReg.o_Do[8]
o_branchE <= NRegO:branchER.o_Do
o_jump <= NRegO:jumpR.o_Do
o_memToReg <= NRegO:memToRegR.o_Do
o_dataMux <= NRegO:dataMux.o_Do
o_regWrite <= NRegO:regWriteR.o_Do
o_Jr <= NRegO:JrR.o_Do
o_move <= NRegO:moveR.o_Do
o_regDst[0] <= NRegF:regDstR.o_Do[0]
o_regDst[1] <= NRegF:regDstR.o_Do[1]
o_regDst[2] <= NRegF:regDstR.o_Do[2]
o_regDst[3] <= NRegF:regDstR.o_Do[3]
o_regDst[4] <= NRegF:regDstR.o_Do[4]
o_jumpAddr[0] <= NReg:jumpAddrR.o_Do[0]
o_jumpAddr[1] <= NReg:jumpAddrR.o_Do[1]
o_jumpAddr[2] <= NReg:jumpAddrR.o_Do[2]
o_jumpAddr[3] <= NReg:jumpAddrR.o_Do[3]
o_jumpAddr[4] <= NReg:jumpAddrR.o_Do[4]
o_jumpAddr[5] <= NReg:jumpAddrR.o_Do[5]
o_jumpAddr[6] <= NReg:jumpAddrR.o_Do[6]
o_jumpAddr[7] <= NReg:jumpAddrR.o_Do[7]
o_jumpAddr[8] <= NReg:jumpAddrR.o_Do[8]
o_jumpAddr[9] <= NReg:jumpAddrR.o_Do[9]
o_jumpAddr[10] <= NReg:jumpAddrR.o_Do[10]
o_jumpAddr[11] <= NReg:jumpAddrR.o_Do[11]
o_jumpAddr[12] <= NReg:jumpAddrR.o_Do[12]
o_jumpAddr[13] <= NReg:jumpAddrR.o_Do[13]
o_jumpAddr[14] <= NReg:jumpAddrR.o_Do[14]
o_jumpAddr[15] <= NReg:jumpAddrR.o_Do[15]
o_jumpAddr[16] <= NReg:jumpAddrR.o_Do[16]
o_jumpAddr[17] <= NReg:jumpAddrR.o_Do[17]
o_jumpAddr[18] <= NReg:jumpAddrR.o_Do[18]
o_jumpAddr[19] <= NReg:jumpAddrR.o_Do[19]
o_jumpAddr[20] <= NReg:jumpAddrR.o_Do[20]
o_jumpAddr[21] <= NReg:jumpAddrR.o_Do[21]
o_jumpAddr[22] <= NReg:jumpAddrR.o_Do[22]
o_jumpAddr[23] <= NReg:jumpAddrR.o_Do[23]
o_jumpAddr[24] <= NReg:jumpAddrR.o_Do[24]
o_jumpAddr[25] <= NReg:jumpAddrR.o_Do[25]
o_jumpAddr[26] <= NReg:jumpAddrR.o_Do[26]
o_jumpAddr[27] <= NReg:jumpAddrR.o_Do[27]
o_jumpAddr[28] <= NReg:jumpAddrR.o_Do[28]
o_jumpAddr[29] <= NReg:jumpAddrR.o_Do[29]
o_jumpAddr[30] <= NReg:jumpAddrR.o_Do[30]
o_jumpAddr[31] <= NReg:jumpAddrR.o_Do[31]


|MIPS_Processor|id_exR:idex|NRegO:haltR
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NRegO:haltR|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:iMR|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegO:alu_src
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NRegO:alu_src|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegO:dataMux
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NRegO:dataMux|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:pc_reg|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:add_Br|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:immeR|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegO:branchER
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NRegO:branchER|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegO:jumpR
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NRegO:jumpR|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegO:memToRegR
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NRegO:memToRegR|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegO:regWriteR
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NRegO:regWriteR|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegO:JrR
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NRegO:JrR|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegO:moveR
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NRegO:moveR|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:aR|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:bR|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegT:aluOpReg
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NRegT:aluOpReg|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegT:aluOpReg|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegT:aluOpReg|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegT:aluOpReg|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegT:aluOpReg|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegT:aluOpReg|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegT:aluOpReg|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegT:aluOpReg|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegT:aluOpReg|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegF:regDstR
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NRegF:regDstR|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegF:regDstR|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegF:regDstR|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegF:regDstR|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NRegF:regDstR|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|id_exR:idex|NReg:jumpAddrR|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem
i_RS => NRegO:haltR.i_RS
i_RS => NRegO:dataMux.i_RS
i_RS => NRegO:memToRegR.i_RS
i_RS => NRegO:regWriteR.i_RS
i_RS => NRegF:regDstR.i_RS
i_RS => NReg:moveVR.i_RS
i_RS => NReg:ALUR.i_RS
i_RS => NReg:BR.i_RS
i_CLK => NRegO:haltR.i_CLKa
i_CLK => NRegO:dataMux.i_CLKa
i_CLK => NRegO:memToRegR.i_CLKa
i_CLK => NRegO:regWriteR.i_CLKa
i_CLK => NRegF:regDstR.i_CLKa
i_CLK => NReg:moveVR.i_CLKa
i_CLK => NReg:ALUR.i_CLKa
i_CLK => NReg:BR.i_CLKa
i_memToReg => NRegO:memToRegR.i_Di
i_regWrite => NRegO:regWriteR.i_Di
i_regDst[0] => NRegF:regDstR.i_Di[0]
i_regDst[1] => NRegF:regDstR.i_Di[1]
i_regDst[2] => NRegF:regDstR.i_Di[2]
i_regDst[3] => NRegF:regDstR.i_Di[3]
i_regDst[4] => NRegF:regDstR.i_Di[4]
i_moveV[0] => NReg:moveVR.i_Di[0]
i_moveV[1] => NReg:moveVR.i_Di[1]
i_moveV[2] => NReg:moveVR.i_Di[2]
i_moveV[3] => NReg:moveVR.i_Di[3]
i_moveV[4] => NReg:moveVR.i_Di[4]
i_moveV[5] => NReg:moveVR.i_Di[5]
i_moveV[6] => NReg:moveVR.i_Di[6]
i_moveV[7] => NReg:moveVR.i_Di[7]
i_moveV[8] => NReg:moveVR.i_Di[8]
i_moveV[9] => NReg:moveVR.i_Di[9]
i_moveV[10] => NReg:moveVR.i_Di[10]
i_moveV[11] => NReg:moveVR.i_Di[11]
i_moveV[12] => NReg:moveVR.i_Di[12]
i_moveV[13] => NReg:moveVR.i_Di[13]
i_moveV[14] => NReg:moveVR.i_Di[14]
i_moveV[15] => NReg:moveVR.i_Di[15]
i_moveV[16] => NReg:moveVR.i_Di[16]
i_moveV[17] => NReg:moveVR.i_Di[17]
i_moveV[18] => NReg:moveVR.i_Di[18]
i_moveV[19] => NReg:moveVR.i_Di[19]
i_moveV[20] => NReg:moveVR.i_Di[20]
i_moveV[21] => NReg:moveVR.i_Di[21]
i_moveV[22] => NReg:moveVR.i_Di[22]
i_moveV[23] => NReg:moveVR.i_Di[23]
i_moveV[24] => NReg:moveVR.i_Di[24]
i_moveV[25] => NReg:moveVR.i_Di[25]
i_moveV[26] => NReg:moveVR.i_Di[26]
i_moveV[27] => NReg:moveVR.i_Di[27]
i_moveV[28] => NReg:moveVR.i_Di[28]
i_moveV[29] => NReg:moveVR.i_Di[29]
i_moveV[30] => NReg:moveVR.i_Di[30]
i_moveV[31] => NReg:moveVR.i_Di[31]
i_ALU[0] => NReg:ALUR.i_Di[0]
i_ALU[1] => NReg:ALUR.i_Di[1]
i_ALU[2] => NReg:ALUR.i_Di[2]
i_ALU[3] => NReg:ALUR.i_Di[3]
i_ALU[4] => NReg:ALUR.i_Di[4]
i_ALU[5] => NReg:ALUR.i_Di[5]
i_ALU[6] => NReg:ALUR.i_Di[6]
i_ALU[7] => NReg:ALUR.i_Di[7]
i_ALU[8] => NReg:ALUR.i_Di[8]
i_ALU[9] => NReg:ALUR.i_Di[9]
i_ALU[10] => NReg:ALUR.i_Di[10]
i_ALU[11] => NReg:ALUR.i_Di[11]
i_ALU[12] => NReg:ALUR.i_Di[12]
i_ALU[13] => NReg:ALUR.i_Di[13]
i_ALU[14] => NReg:ALUR.i_Di[14]
i_ALU[15] => NReg:ALUR.i_Di[15]
i_ALU[16] => NReg:ALUR.i_Di[16]
i_ALU[17] => NReg:ALUR.i_Di[17]
i_ALU[18] => NReg:ALUR.i_Di[18]
i_ALU[19] => NReg:ALUR.i_Di[19]
i_ALU[20] => NReg:ALUR.i_Di[20]
i_ALU[21] => NReg:ALUR.i_Di[21]
i_ALU[22] => NReg:ALUR.i_Di[22]
i_ALU[23] => NReg:ALUR.i_Di[23]
i_ALU[24] => NReg:ALUR.i_Di[24]
i_ALU[25] => NReg:ALUR.i_Di[25]
i_ALU[26] => NReg:ALUR.i_Di[26]
i_ALU[27] => NReg:ALUR.i_Di[27]
i_ALU[28] => NReg:ALUR.i_Di[28]
i_ALU[29] => NReg:ALUR.i_Di[29]
i_ALU[30] => NReg:ALUR.i_Di[30]
i_ALU[31] => NReg:ALUR.i_Di[31]
i_B[0] => NReg:BR.i_Di[0]
i_B[1] => NReg:BR.i_Di[1]
i_B[2] => NReg:BR.i_Di[2]
i_B[3] => NReg:BR.i_Di[3]
i_B[4] => NReg:BR.i_Di[4]
i_B[5] => NReg:BR.i_Di[5]
i_B[6] => NReg:BR.i_Di[6]
i_B[7] => NReg:BR.i_Di[7]
i_B[8] => NReg:BR.i_Di[8]
i_B[9] => NReg:BR.i_Di[9]
i_B[10] => NReg:BR.i_Di[10]
i_B[11] => NReg:BR.i_Di[11]
i_B[12] => NReg:BR.i_Di[12]
i_B[13] => NReg:BR.i_Di[13]
i_B[14] => NReg:BR.i_Di[14]
i_B[15] => NReg:BR.i_Di[15]
i_B[16] => NReg:BR.i_Di[16]
i_B[17] => NReg:BR.i_Di[17]
i_B[18] => NReg:BR.i_Di[18]
i_B[19] => NReg:BR.i_Di[19]
i_B[20] => NReg:BR.i_Di[20]
i_B[21] => NReg:BR.i_Di[21]
i_B[22] => NReg:BR.i_Di[22]
i_B[23] => NReg:BR.i_Di[23]
i_B[24] => NReg:BR.i_Di[24]
i_B[25] => NReg:BR.i_Di[25]
i_B[26] => NReg:BR.i_Di[26]
i_B[27] => NReg:BR.i_Di[27]
i_B[28] => NReg:BR.i_Di[28]
i_B[29] => NReg:BR.i_Di[29]
i_B[30] => NReg:BR.i_Di[30]
i_B[31] => NReg:BR.i_Di[31]
i_dataMux => NRegO:dataMux.i_Di
i_halt => NRegO:haltR.i_Di
o_ALU[0] <= NReg:ALUR.o_Do[0]
o_ALU[1] <= NReg:ALUR.o_Do[1]
o_ALU[2] <= NReg:ALUR.o_Do[2]
o_ALU[3] <= NReg:ALUR.o_Do[3]
o_ALU[4] <= NReg:ALUR.o_Do[4]
o_ALU[5] <= NReg:ALUR.o_Do[5]
o_ALU[6] <= NReg:ALUR.o_Do[6]
o_ALU[7] <= NReg:ALUR.o_Do[7]
o_ALU[8] <= NReg:ALUR.o_Do[8]
o_ALU[9] <= NReg:ALUR.o_Do[9]
o_ALU[10] <= NReg:ALUR.o_Do[10]
o_ALU[11] <= NReg:ALUR.o_Do[11]
o_ALU[12] <= NReg:ALUR.o_Do[12]
o_ALU[13] <= NReg:ALUR.o_Do[13]
o_ALU[14] <= NReg:ALUR.o_Do[14]
o_ALU[15] <= NReg:ALUR.o_Do[15]
o_ALU[16] <= NReg:ALUR.o_Do[16]
o_ALU[17] <= NReg:ALUR.o_Do[17]
o_ALU[18] <= NReg:ALUR.o_Do[18]
o_ALU[19] <= NReg:ALUR.o_Do[19]
o_ALU[20] <= NReg:ALUR.o_Do[20]
o_ALU[21] <= NReg:ALUR.o_Do[21]
o_ALU[22] <= NReg:ALUR.o_Do[22]
o_ALU[23] <= NReg:ALUR.o_Do[23]
o_ALU[24] <= NReg:ALUR.o_Do[24]
o_ALU[25] <= NReg:ALUR.o_Do[25]
o_ALU[26] <= NReg:ALUR.o_Do[26]
o_ALU[27] <= NReg:ALUR.o_Do[27]
o_ALU[28] <= NReg:ALUR.o_Do[28]
o_ALU[29] <= NReg:ALUR.o_Do[29]
o_ALU[30] <= NReg:ALUR.o_Do[30]
o_ALU[31] <= NReg:ALUR.o_Do[31]
o_B[0] <= NReg:BR.o_Do[0]
o_B[1] <= NReg:BR.o_Do[1]
o_B[2] <= NReg:BR.o_Do[2]
o_B[3] <= NReg:BR.o_Do[3]
o_B[4] <= NReg:BR.o_Do[4]
o_B[5] <= NReg:BR.o_Do[5]
o_B[6] <= NReg:BR.o_Do[6]
o_B[7] <= NReg:BR.o_Do[7]
o_B[8] <= NReg:BR.o_Do[8]
o_B[9] <= NReg:BR.o_Do[9]
o_B[10] <= NReg:BR.o_Do[10]
o_B[11] <= NReg:BR.o_Do[11]
o_B[12] <= NReg:BR.o_Do[12]
o_B[13] <= NReg:BR.o_Do[13]
o_B[14] <= NReg:BR.o_Do[14]
o_B[15] <= NReg:BR.o_Do[15]
o_B[16] <= NReg:BR.o_Do[16]
o_B[17] <= NReg:BR.o_Do[17]
o_B[18] <= NReg:BR.o_Do[18]
o_B[19] <= NReg:BR.o_Do[19]
o_B[20] <= NReg:BR.o_Do[20]
o_B[21] <= NReg:BR.o_Do[21]
o_B[22] <= NReg:BR.o_Do[22]
o_B[23] <= NReg:BR.o_Do[23]
o_B[24] <= NReg:BR.o_Do[24]
o_B[25] <= NReg:BR.o_Do[25]
o_B[26] <= NReg:BR.o_Do[26]
o_B[27] <= NReg:BR.o_Do[27]
o_B[28] <= NReg:BR.o_Do[28]
o_B[29] <= NReg:BR.o_Do[29]
o_B[30] <= NReg:BR.o_Do[30]
o_B[31] <= NReg:BR.o_Do[31]
o_halt <= NRegO:haltR.o_Do
o_memToReg <= NRegO:memToRegR.o_Do
o_regDst[0] <= NRegF:regDstR.o_Do[0]
o_regDst[1] <= NRegF:regDstR.o_Do[1]
o_regDst[2] <= NRegF:regDstR.o_Do[2]
o_regDst[3] <= NRegF:regDstR.o_Do[3]
o_regDst[4] <= NRegF:regDstR.o_Do[4]
o_dataMux <= NRegO:dataMux.o_Do
o_regWrite <= NRegO:regWriteR.o_Do
o_moveV[0] <= NReg:moveVR.o_Do[0]
o_moveV[1] <= NReg:moveVR.o_Do[1]
o_moveV[2] <= NReg:moveVR.o_Do[2]
o_moveV[3] <= NReg:moveVR.o_Do[3]
o_moveV[4] <= NReg:moveVR.o_Do[4]
o_moveV[5] <= NReg:moveVR.o_Do[5]
o_moveV[6] <= NReg:moveVR.o_Do[6]
o_moveV[7] <= NReg:moveVR.o_Do[7]
o_moveV[8] <= NReg:moveVR.o_Do[8]
o_moveV[9] <= NReg:moveVR.o_Do[9]
o_moveV[10] <= NReg:moveVR.o_Do[10]
o_moveV[11] <= NReg:moveVR.o_Do[11]
o_moveV[12] <= NReg:moveVR.o_Do[12]
o_moveV[13] <= NReg:moveVR.o_Do[13]
o_moveV[14] <= NReg:moveVR.o_Do[14]
o_moveV[15] <= NReg:moveVR.o_Do[15]
o_moveV[16] <= NReg:moveVR.o_Do[16]
o_moveV[17] <= NReg:moveVR.o_Do[17]
o_moveV[18] <= NReg:moveVR.o_Do[18]
o_moveV[19] <= NReg:moveVR.o_Do[19]
o_moveV[20] <= NReg:moveVR.o_Do[20]
o_moveV[21] <= NReg:moveVR.o_Do[21]
o_moveV[22] <= NReg:moveVR.o_Do[22]
o_moveV[23] <= NReg:moveVR.o_Do[23]
o_moveV[24] <= NReg:moveVR.o_Do[24]
o_moveV[25] <= NReg:moveVR.o_Do[25]
o_moveV[26] <= NReg:moveVR.o_Do[26]
o_moveV[27] <= NReg:moveVR.o_Do[27]
o_moveV[28] <= NReg:moveVR.o_Do[28]
o_moveV[29] <= NReg:moveVR.o_Do[29]
o_moveV[30] <= NReg:moveVR.o_Do[30]
o_moveV[31] <= NReg:moveVR.o_Do[31]


|MIPS_Processor|ex_memR:exmem|NRegO:haltR
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|ex_memR:exmem|NRegO:haltR|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NRegO:dataMux
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|ex_memR:exmem|NRegO:dataMux|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NRegO:memToRegR
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|ex_memR:exmem|NRegO:memToRegR|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NRegO:regWriteR
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|ex_memR:exmem|NRegO:regWriteR|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NRegF:regDstR
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q


|MIPS_Processor|ex_memR:exmem|NRegF:regDstR|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NRegF:regDstR|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NRegF:regDstR|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NRegF:regDstR|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NRegF:regDstR|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:moveVR|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:ALUR|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ex_memR:exmem|NReg:BR|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb
i_RS => NRegO:haltR.i_RS
i_RS => NRegO:regWriteR.i_RS
i_RS => NReg:dmem_reg.i_RS
i_RS => NReg:alu_reg.i_RS
i_RS => NReg:MoveMUX_reg.i_RS
i_RS => NRegF:regDstR.i_RS
i_RS => NRegO:DataMemMUXSel.i_RS
i_RS => NRegO:DataMUXSel.i_RS
i_CLK => NRegO:haltR.i_CLKa
i_CLK => NRegO:regWriteR.i_CLKa
i_CLK => NReg:dmem_reg.i_CLKa
i_CLK => NReg:alu_reg.i_CLKa
i_CLK => NReg:MoveMUX_reg.i_CLKa
i_CLK => NRegF:regDstR.i_CLKa
i_CLK => NRegO:DataMemMUXSel.i_CLKa
i_CLK => NRegO:DataMUXSel.i_CLKa
i_DMEM[0] => NReg:dmem_reg.i_Di[0]
i_DMEM[1] => NReg:dmem_reg.i_Di[1]
i_DMEM[2] => NReg:dmem_reg.i_Di[2]
i_DMEM[3] => NReg:dmem_reg.i_Di[3]
i_DMEM[4] => NReg:dmem_reg.i_Di[4]
i_DMEM[5] => NReg:dmem_reg.i_Di[5]
i_DMEM[6] => NReg:dmem_reg.i_Di[6]
i_DMEM[7] => NReg:dmem_reg.i_Di[7]
i_DMEM[8] => NReg:dmem_reg.i_Di[8]
i_DMEM[9] => NReg:dmem_reg.i_Di[9]
i_DMEM[10] => NReg:dmem_reg.i_Di[10]
i_DMEM[11] => NReg:dmem_reg.i_Di[11]
i_DMEM[12] => NReg:dmem_reg.i_Di[12]
i_DMEM[13] => NReg:dmem_reg.i_Di[13]
i_DMEM[14] => NReg:dmem_reg.i_Di[14]
i_DMEM[15] => NReg:dmem_reg.i_Di[15]
i_DMEM[16] => NReg:dmem_reg.i_Di[16]
i_DMEM[17] => NReg:dmem_reg.i_Di[17]
i_DMEM[18] => NReg:dmem_reg.i_Di[18]
i_DMEM[19] => NReg:dmem_reg.i_Di[19]
i_DMEM[20] => NReg:dmem_reg.i_Di[20]
i_DMEM[21] => NReg:dmem_reg.i_Di[21]
i_DMEM[22] => NReg:dmem_reg.i_Di[22]
i_DMEM[23] => NReg:dmem_reg.i_Di[23]
i_DMEM[24] => NReg:dmem_reg.i_Di[24]
i_DMEM[25] => NReg:dmem_reg.i_Di[25]
i_DMEM[26] => NReg:dmem_reg.i_Di[26]
i_DMEM[27] => NReg:dmem_reg.i_Di[27]
i_DMEM[28] => NReg:dmem_reg.i_Di[28]
i_DMEM[29] => NReg:dmem_reg.i_Di[29]
i_DMEM[30] => NReg:dmem_reg.i_Di[30]
i_DMEM[31] => NReg:dmem_reg.i_Di[31]
i_ALU[0] => NReg:alu_reg.i_Di[0]
i_ALU[1] => NReg:alu_reg.i_Di[1]
i_ALU[2] => NReg:alu_reg.i_Di[2]
i_ALU[3] => NReg:alu_reg.i_Di[3]
i_ALU[4] => NReg:alu_reg.i_Di[4]
i_ALU[5] => NReg:alu_reg.i_Di[5]
i_ALU[6] => NReg:alu_reg.i_Di[6]
i_ALU[7] => NReg:alu_reg.i_Di[7]
i_ALU[8] => NReg:alu_reg.i_Di[8]
i_ALU[9] => NReg:alu_reg.i_Di[9]
i_ALU[10] => NReg:alu_reg.i_Di[10]
i_ALU[11] => NReg:alu_reg.i_Di[11]
i_ALU[12] => NReg:alu_reg.i_Di[12]
i_ALU[13] => NReg:alu_reg.i_Di[13]
i_ALU[14] => NReg:alu_reg.i_Di[14]
i_ALU[15] => NReg:alu_reg.i_Di[15]
i_ALU[16] => NReg:alu_reg.i_Di[16]
i_ALU[17] => NReg:alu_reg.i_Di[17]
i_ALU[18] => NReg:alu_reg.i_Di[18]
i_ALU[19] => NReg:alu_reg.i_Di[19]
i_ALU[20] => NReg:alu_reg.i_Di[20]
i_ALU[21] => NReg:alu_reg.i_Di[21]
i_ALU[22] => NReg:alu_reg.i_Di[22]
i_ALU[23] => NReg:alu_reg.i_Di[23]
i_ALU[24] => NReg:alu_reg.i_Di[24]
i_ALU[25] => NReg:alu_reg.i_Di[25]
i_ALU[26] => NReg:alu_reg.i_Di[26]
i_ALU[27] => NReg:alu_reg.i_Di[27]
i_ALU[28] => NReg:alu_reg.i_Di[28]
i_ALU[29] => NReg:alu_reg.i_Di[29]
i_ALU[30] => NReg:alu_reg.i_Di[30]
i_ALU[31] => NReg:alu_reg.i_Di[31]
i_MoveMUX[0] => NReg:MoveMUX_reg.i_Di[0]
i_MoveMUX[1] => NReg:MoveMUX_reg.i_Di[1]
i_MoveMUX[2] => NReg:MoveMUX_reg.i_Di[2]
i_MoveMUX[3] => NReg:MoveMUX_reg.i_Di[3]
i_MoveMUX[4] => NReg:MoveMUX_reg.i_Di[4]
i_MoveMUX[5] => NReg:MoveMUX_reg.i_Di[5]
i_MoveMUX[6] => NReg:MoveMUX_reg.i_Di[6]
i_MoveMUX[7] => NReg:MoveMUX_reg.i_Di[7]
i_MoveMUX[8] => NReg:MoveMUX_reg.i_Di[8]
i_MoveMUX[9] => NReg:MoveMUX_reg.i_Di[9]
i_MoveMUX[10] => NReg:MoveMUX_reg.i_Di[10]
i_MoveMUX[11] => NReg:MoveMUX_reg.i_Di[11]
i_MoveMUX[12] => NReg:MoveMUX_reg.i_Di[12]
i_MoveMUX[13] => NReg:MoveMUX_reg.i_Di[13]
i_MoveMUX[14] => NReg:MoveMUX_reg.i_Di[14]
i_MoveMUX[15] => NReg:MoveMUX_reg.i_Di[15]
i_MoveMUX[16] => NReg:MoveMUX_reg.i_Di[16]
i_MoveMUX[17] => NReg:MoveMUX_reg.i_Di[17]
i_MoveMUX[18] => NReg:MoveMUX_reg.i_Di[18]
i_MoveMUX[19] => NReg:MoveMUX_reg.i_Di[19]
i_MoveMUX[20] => NReg:MoveMUX_reg.i_Di[20]
i_MoveMUX[21] => NReg:MoveMUX_reg.i_Di[21]
i_MoveMUX[22] => NReg:MoveMUX_reg.i_Di[22]
i_MoveMUX[23] => NReg:MoveMUX_reg.i_Di[23]
i_MoveMUX[24] => NReg:MoveMUX_reg.i_Di[24]
i_MoveMUX[25] => NReg:MoveMUX_reg.i_Di[25]
i_MoveMUX[26] => NReg:MoveMUX_reg.i_Di[26]
i_MoveMUX[27] => NReg:MoveMUX_reg.i_Di[27]
i_MoveMUX[28] => NReg:MoveMUX_reg.i_Di[28]
i_MoveMUX[29] => NReg:MoveMUX_reg.i_Di[29]
i_MoveMUX[30] => NReg:MoveMUX_reg.i_Di[30]
i_MoveMUX[31] => NReg:MoveMUX_reg.i_Di[31]
i_DMemMUXSel => NRegO:DataMemMUXSel.i_Di
i_DMUXSel => NRegO:DataMUXSel.i_Di
i_halt => NRegO:haltR.i_Di
i_regWrite => NRegO:regWriteR.i_Di
i_regDst[0] => NRegF:regDstR.i_Di[0]
i_regDst[1] => NRegF:regDstR.i_Di[1]
i_regDst[2] => NRegF:regDstR.i_Di[2]
i_regDst[3] => NRegF:regDstR.i_Di[3]
i_regDst[4] => NRegF:regDstR.i_Di[4]
o_regDst[0] <= NRegF:regDstR.o_Do[0]
o_regDst[1] <= NRegF:regDstR.o_Do[1]
o_regDst[2] <= NRegF:regDstR.o_Do[2]
o_regDst[3] <= NRegF:regDstR.o_Do[3]
o_regDst[4] <= NRegF:regDstR.o_Do[4]
o_halt <= NRegO:haltR.o_Do
o_regWrite <= NRegO:regWriteR.o_Do
o_DMemMUXSel <= NRegO:DataMemMUXSel.o_Do
o_DMUXSel <= NRegO:DataMUXSel.o_Do
o_DMEM[0] <= NReg:dmem_reg.o_Do[0]
o_DMEM[1] <= NReg:dmem_reg.o_Do[1]
o_DMEM[2] <= NReg:dmem_reg.o_Do[2]
o_DMEM[3] <= NReg:dmem_reg.o_Do[3]
o_DMEM[4] <= NReg:dmem_reg.o_Do[4]
o_DMEM[5] <= NReg:dmem_reg.o_Do[5]
o_DMEM[6] <= NReg:dmem_reg.o_Do[6]
o_DMEM[7] <= NReg:dmem_reg.o_Do[7]
o_DMEM[8] <= NReg:dmem_reg.o_Do[8]
o_DMEM[9] <= NReg:dmem_reg.o_Do[9]
o_DMEM[10] <= NReg:dmem_reg.o_Do[10]
o_DMEM[11] <= NReg:dmem_reg.o_Do[11]
o_DMEM[12] <= NReg:dmem_reg.o_Do[12]
o_DMEM[13] <= NReg:dmem_reg.o_Do[13]
o_DMEM[14] <= NReg:dmem_reg.o_Do[14]
o_DMEM[15] <= NReg:dmem_reg.o_Do[15]
o_DMEM[16] <= NReg:dmem_reg.o_Do[16]
o_DMEM[17] <= NReg:dmem_reg.o_Do[17]
o_DMEM[18] <= NReg:dmem_reg.o_Do[18]
o_DMEM[19] <= NReg:dmem_reg.o_Do[19]
o_DMEM[20] <= NReg:dmem_reg.o_Do[20]
o_DMEM[21] <= NReg:dmem_reg.o_Do[21]
o_DMEM[22] <= NReg:dmem_reg.o_Do[22]
o_DMEM[23] <= NReg:dmem_reg.o_Do[23]
o_DMEM[24] <= NReg:dmem_reg.o_Do[24]
o_DMEM[25] <= NReg:dmem_reg.o_Do[25]
o_DMEM[26] <= NReg:dmem_reg.o_Do[26]
o_DMEM[27] <= NReg:dmem_reg.o_Do[27]
o_DMEM[28] <= NReg:dmem_reg.o_Do[28]
o_DMEM[29] <= NReg:dmem_reg.o_Do[29]
o_DMEM[30] <= NReg:dmem_reg.o_Do[30]
o_DMEM[31] <= NReg:dmem_reg.o_Do[31]
o_ALU[0] <= NReg:alu_reg.o_Do[0]
o_ALU[1] <= NReg:alu_reg.o_Do[1]
o_ALU[2] <= NReg:alu_reg.o_Do[2]
o_ALU[3] <= NReg:alu_reg.o_Do[3]
o_ALU[4] <= NReg:alu_reg.o_Do[4]
o_ALU[5] <= NReg:alu_reg.o_Do[5]
o_ALU[6] <= NReg:alu_reg.o_Do[6]
o_ALU[7] <= NReg:alu_reg.o_Do[7]
o_ALU[8] <= NReg:alu_reg.o_Do[8]
o_ALU[9] <= NReg:alu_reg.o_Do[9]
o_ALU[10] <= NReg:alu_reg.o_Do[10]
o_ALU[11] <= NReg:alu_reg.o_Do[11]
o_ALU[12] <= NReg:alu_reg.o_Do[12]
o_ALU[13] <= NReg:alu_reg.o_Do[13]
o_ALU[14] <= NReg:alu_reg.o_Do[14]
o_ALU[15] <= NReg:alu_reg.o_Do[15]
o_ALU[16] <= NReg:alu_reg.o_Do[16]
o_ALU[17] <= NReg:alu_reg.o_Do[17]
o_ALU[18] <= NReg:alu_reg.o_Do[18]
o_ALU[19] <= NReg:alu_reg.o_Do[19]
o_ALU[20] <= NReg:alu_reg.o_Do[20]
o_ALU[21] <= NReg:alu_reg.o_Do[21]
o_ALU[22] <= NReg:alu_reg.o_Do[22]
o_ALU[23] <= NReg:alu_reg.o_Do[23]
o_ALU[24] <= NReg:alu_reg.o_Do[24]
o_ALU[25] <= NReg:alu_reg.o_Do[25]
o_ALU[26] <= NReg:alu_reg.o_Do[26]
o_ALU[27] <= NReg:alu_reg.o_Do[27]
o_ALU[28] <= NReg:alu_reg.o_Do[28]
o_ALU[29] <= NReg:alu_reg.o_Do[29]
o_ALU[30] <= NReg:alu_reg.o_Do[30]
o_ALU[31] <= NReg:alu_reg.o_Do[31]
o_MoveMUX[0] <= NReg:MoveMUX_reg.o_Do[0]
o_MoveMUX[1] <= NReg:MoveMUX_reg.o_Do[1]
o_MoveMUX[2] <= NReg:MoveMUX_reg.o_Do[2]
o_MoveMUX[3] <= NReg:MoveMUX_reg.o_Do[3]
o_MoveMUX[4] <= NReg:MoveMUX_reg.o_Do[4]
o_MoveMUX[5] <= NReg:MoveMUX_reg.o_Do[5]
o_MoveMUX[6] <= NReg:MoveMUX_reg.o_Do[6]
o_MoveMUX[7] <= NReg:MoveMUX_reg.o_Do[7]
o_MoveMUX[8] <= NReg:MoveMUX_reg.o_Do[8]
o_MoveMUX[9] <= NReg:MoveMUX_reg.o_Do[9]
o_MoveMUX[10] <= NReg:MoveMUX_reg.o_Do[10]
o_MoveMUX[11] <= NReg:MoveMUX_reg.o_Do[11]
o_MoveMUX[12] <= NReg:MoveMUX_reg.o_Do[12]
o_MoveMUX[13] <= NReg:MoveMUX_reg.o_Do[13]
o_MoveMUX[14] <= NReg:MoveMUX_reg.o_Do[14]
o_MoveMUX[15] <= NReg:MoveMUX_reg.o_Do[15]
o_MoveMUX[16] <= NReg:MoveMUX_reg.o_Do[16]
o_MoveMUX[17] <= NReg:MoveMUX_reg.o_Do[17]
o_MoveMUX[18] <= NReg:MoveMUX_reg.o_Do[18]
o_MoveMUX[19] <= NReg:MoveMUX_reg.o_Do[19]
o_MoveMUX[20] <= NReg:MoveMUX_reg.o_Do[20]
o_MoveMUX[21] <= NReg:MoveMUX_reg.o_Do[21]
o_MoveMUX[22] <= NReg:MoveMUX_reg.o_Do[22]
o_MoveMUX[23] <= NReg:MoveMUX_reg.o_Do[23]
o_MoveMUX[24] <= NReg:MoveMUX_reg.o_Do[24]
o_MoveMUX[25] <= NReg:MoveMUX_reg.o_Do[25]
o_MoveMUX[26] <= NReg:MoveMUX_reg.o_Do[26]
o_MoveMUX[27] <= NReg:MoveMUX_reg.o_Do[27]
o_MoveMUX[28] <= NReg:MoveMUX_reg.o_Do[28]
o_MoveMUX[29] <= NReg:MoveMUX_reg.o_Do[29]
o_MoveMUX[30] <= NReg:MoveMUX_reg.o_Do[30]
o_MoveMUX[31] <= NReg:MoveMUX_reg.o_Do[31]


|MIPS_Processor|mem_wb:memwb|NRegO:haltR
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|mem_wb:memwb|NRegO:haltR|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NRegO:regWriteR
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|mem_wb:memwb|NRegO:regWriteR|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:dmem_reg|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:alu_reg|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NReg:MoveMUX_reg|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NRegF:regDstR
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q


|MIPS_Processor|mem_wb:memwb|NRegF:regDstR|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NRegF:regDstR|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NRegF:regDstR|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NRegF:regDstR|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NRegF:regDstR|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NRegO:DataMemMUXSel
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|mem_wb:memwb|NRegO:DataMemMUXSel|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem_wb:memwb|NRegO:DataMUXSel
i_CLKa => dffg:g_dffg.i_CLK
i_RS => dffg:g_dffg.i_RST
i_E => dffg:g_dffg.i_WE
i_Di => dffg:g_dffg.i_D
o_Do <= dffg:g_dffg.o_Q


|MIPS_Processor|mem_wb:memwb|NRegO:DataMUXSel|dffg:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|PC_reg:PC|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCRstMux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:FourMUX|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:PCMux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC
i_A[0] => NBitAdder:AdderN.i_A[0]
i_A[1] => NBitAdder:AdderN.i_A[1]
i_A[2] => NBitAdder:AdderN.i_A[2]
i_A[3] => NBitAdder:AdderN.i_A[3]
i_A[4] => NBitAdder:AdderN.i_A[4]
i_A[5] => NBitAdder:AdderN.i_A[5]
i_A[6] => NBitAdder:AdderN.i_A[6]
i_A[7] => NBitAdder:AdderN.i_A[7]
i_A[8] => NBitAdder:AdderN.i_A[8]
i_A[9] => NBitAdder:AdderN.i_A[9]
i_A[10] => NBitAdder:AdderN.i_A[10]
i_A[11] => NBitAdder:AdderN.i_A[11]
i_A[12] => NBitAdder:AdderN.i_A[12]
i_A[13] => NBitAdder:AdderN.i_A[13]
i_A[14] => NBitAdder:AdderN.i_A[14]
i_A[15] => NBitAdder:AdderN.i_A[15]
i_A[16] => NBitAdder:AdderN.i_A[16]
i_A[17] => NBitAdder:AdderN.i_A[17]
i_A[18] => NBitAdder:AdderN.i_A[18]
i_A[19] => NBitAdder:AdderN.i_A[19]
i_A[20] => NBitAdder:AdderN.i_A[20]
i_A[21] => NBitAdder:AdderN.i_A[21]
i_A[22] => NBitAdder:AdderN.i_A[22]
i_A[23] => NBitAdder:AdderN.i_A[23]
i_A[24] => NBitAdder:AdderN.i_A[24]
i_A[25] => NBitAdder:AdderN.i_A[25]
i_A[26] => NBitAdder:AdderN.i_A[26]
i_A[27] => NBitAdder:AdderN.i_A[27]
i_A[28] => NBitAdder:AdderN.i_A[28]
i_A[29] => NBitAdder:AdderN.i_A[29]
i_A[30] => NBitAdder:AdderN.i_A[30]
i_A[31] => NBitAdder:AdderN.i_A[31]
i_B[0] => OnesComp:Inverter.i_I[0]
i_B[0] => mux2t1_N:NMux.i_D0[0]
i_B[1] => OnesComp:Inverter.i_I[1]
i_B[1] => mux2t1_N:NMux.i_D0[1]
i_B[2] => OnesComp:Inverter.i_I[2]
i_B[2] => mux2t1_N:NMux.i_D0[2]
i_B[3] => OnesComp:Inverter.i_I[3]
i_B[3] => mux2t1_N:NMux.i_D0[3]
i_B[4] => OnesComp:Inverter.i_I[4]
i_B[4] => mux2t1_N:NMux.i_D0[4]
i_B[5] => OnesComp:Inverter.i_I[5]
i_B[5] => mux2t1_N:NMux.i_D0[5]
i_B[6] => OnesComp:Inverter.i_I[6]
i_B[6] => mux2t1_N:NMux.i_D0[6]
i_B[7] => OnesComp:Inverter.i_I[7]
i_B[7] => mux2t1_N:NMux.i_D0[7]
i_B[8] => OnesComp:Inverter.i_I[8]
i_B[8] => mux2t1_N:NMux.i_D0[8]
i_B[9] => OnesComp:Inverter.i_I[9]
i_B[9] => mux2t1_N:NMux.i_D0[9]
i_B[10] => OnesComp:Inverter.i_I[10]
i_B[10] => mux2t1_N:NMux.i_D0[10]
i_B[11] => OnesComp:Inverter.i_I[11]
i_B[11] => mux2t1_N:NMux.i_D0[11]
i_B[12] => OnesComp:Inverter.i_I[12]
i_B[12] => mux2t1_N:NMux.i_D0[12]
i_B[13] => OnesComp:Inverter.i_I[13]
i_B[13] => mux2t1_N:NMux.i_D0[13]
i_B[14] => OnesComp:Inverter.i_I[14]
i_B[14] => mux2t1_N:NMux.i_D0[14]
i_B[15] => OnesComp:Inverter.i_I[15]
i_B[15] => mux2t1_N:NMux.i_D0[15]
i_B[16] => OnesComp:Inverter.i_I[16]
i_B[16] => mux2t1_N:NMux.i_D0[16]
i_B[17] => OnesComp:Inverter.i_I[17]
i_B[17] => mux2t1_N:NMux.i_D0[17]
i_B[18] => OnesComp:Inverter.i_I[18]
i_B[18] => mux2t1_N:NMux.i_D0[18]
i_B[19] => OnesComp:Inverter.i_I[19]
i_B[19] => mux2t1_N:NMux.i_D0[19]
i_B[20] => OnesComp:Inverter.i_I[20]
i_B[20] => mux2t1_N:NMux.i_D0[20]
i_B[21] => OnesComp:Inverter.i_I[21]
i_B[21] => mux2t1_N:NMux.i_D0[21]
i_B[22] => OnesComp:Inverter.i_I[22]
i_B[22] => mux2t1_N:NMux.i_D0[22]
i_B[23] => OnesComp:Inverter.i_I[23]
i_B[23] => mux2t1_N:NMux.i_D0[23]
i_B[24] => OnesComp:Inverter.i_I[24]
i_B[24] => mux2t1_N:NMux.i_D0[24]
i_B[25] => OnesComp:Inverter.i_I[25]
i_B[25] => mux2t1_N:NMux.i_D0[25]
i_B[26] => OnesComp:Inverter.i_I[26]
i_B[26] => mux2t1_N:NMux.i_D0[26]
i_B[27] => OnesComp:Inverter.i_I[27]
i_B[27] => mux2t1_N:NMux.i_D0[27]
i_B[28] => OnesComp:Inverter.i_I[28]
i_B[28] => mux2t1_N:NMux.i_D0[28]
i_B[29] => OnesComp:Inverter.i_I[29]
i_B[29] => mux2t1_N:NMux.i_D0[29]
i_B[30] => OnesComp:Inverter.i_I[30]
i_B[30] => mux2t1_N:NMux.i_D0[30]
i_B[31] => OnesComp:Inverter.i_I[31]
i_B[31] => mux2t1_N:NMux.i_D0[31]
i_Cin => mux2t1_N:NMux.i_S
i_Cin => NBitAdder:AdderN.i_C
o_O[0] <= NBitAdder:AdderN.o_O[0]
o_O[1] <= NBitAdder:AdderN.o_O[1]
o_O[2] <= NBitAdder:AdderN.o_O[2]
o_O[3] <= NBitAdder:AdderN.o_O[3]
o_O[4] <= NBitAdder:AdderN.o_O[4]
o_O[5] <= NBitAdder:AdderN.o_O[5]
o_O[6] <= NBitAdder:AdderN.o_O[6]
o_O[7] <= NBitAdder:AdderN.o_O[7]
o_O[8] <= NBitAdder:AdderN.o_O[8]
o_O[9] <= NBitAdder:AdderN.o_O[9]
o_O[10] <= NBitAdder:AdderN.o_O[10]
o_O[11] <= NBitAdder:AdderN.o_O[11]
o_O[12] <= NBitAdder:AdderN.o_O[12]
o_O[13] <= NBitAdder:AdderN.o_O[13]
o_O[14] <= NBitAdder:AdderN.o_O[14]
o_O[15] <= NBitAdder:AdderN.o_O[15]
o_O[16] <= NBitAdder:AdderN.o_O[16]
o_O[17] <= NBitAdder:AdderN.o_O[17]
o_O[18] <= NBitAdder:AdderN.o_O[18]
o_O[19] <= NBitAdder:AdderN.o_O[19]
o_O[20] <= NBitAdder:AdderN.o_O[20]
o_O[21] <= NBitAdder:AdderN.o_O[21]
o_O[22] <= NBitAdder:AdderN.o_O[22]
o_O[23] <= NBitAdder:AdderN.o_O[23]
o_O[24] <= NBitAdder:AdderN.o_O[24]
o_O[25] <= NBitAdder:AdderN.o_O[25]
o_O[26] <= NBitAdder:AdderN.o_O[26]
o_O[27] <= NBitAdder:AdderN.o_O[27]
o_O[28] <= NBitAdder:AdderN.o_O[28]
o_O[29] <= NBitAdder:AdderN.o_O[29]
o_O[30] <= NBitAdder:AdderN.o_O[30]
o_O[31] <= NBitAdder:AdderN.o_O[31]
o_Cout <= NBitAdder:AdderN.o_C


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter
i_I[0] => invg:OnesComp:0:g_Not.i_A
i_I[1] => invg:OnesComp:1:g_Not.i_A
i_I[2] => invg:OnesComp:2:g_Not.i_A
i_I[3] => invg:OnesComp:3:g_Not.i_A
i_I[4] => invg:OnesComp:4:g_Not.i_A
i_I[5] => invg:OnesComp:5:g_Not.i_A
i_I[6] => invg:OnesComp:6:g_Not.i_A
i_I[7] => invg:OnesComp:7:g_Not.i_A
i_I[8] => invg:OnesComp:8:g_Not.i_A
i_I[9] => invg:OnesComp:9:g_Not.i_A
i_I[10] => invg:OnesComp:10:g_Not.i_A
i_I[11] => invg:OnesComp:11:g_Not.i_A
i_I[12] => invg:OnesComp:12:g_Not.i_A
i_I[13] => invg:OnesComp:13:g_Not.i_A
i_I[14] => invg:OnesComp:14:g_Not.i_A
i_I[15] => invg:OnesComp:15:g_Not.i_A
i_I[16] => invg:OnesComp:16:g_Not.i_A
i_I[17] => invg:OnesComp:17:g_Not.i_A
i_I[18] => invg:OnesComp:18:g_Not.i_A
i_I[19] => invg:OnesComp:19:g_Not.i_A
i_I[20] => invg:OnesComp:20:g_Not.i_A
i_I[21] => invg:OnesComp:21:g_Not.i_A
i_I[22] => invg:OnesComp:22:g_Not.i_A
i_I[23] => invg:OnesComp:23:g_Not.i_A
i_I[24] => invg:OnesComp:24:g_Not.i_A
i_I[25] => invg:OnesComp:25:g_Not.i_A
i_I[26] => invg:OnesComp:26:g_Not.i_A
i_I[27] => invg:OnesComp:27:g_Not.i_A
i_I[28] => invg:OnesComp:28:g_Not.i_A
i_I[29] => invg:OnesComp:29:g_Not.i_A
i_I[30] => invg:OnesComp:30:g_Not.i_A
i_I[31] => invg:OnesComp:31:g_Not.i_A
o_O[0] <= invg:OnesComp:0:g_Not.o_F
o_O[1] <= invg:OnesComp:1:g_Not.o_F
o_O[2] <= invg:OnesComp:2:g_Not.o_F
o_O[3] <= invg:OnesComp:3:g_Not.o_F
o_O[4] <= invg:OnesComp:4:g_Not.o_F
o_O[5] <= invg:OnesComp:5:g_Not.o_F
o_O[6] <= invg:OnesComp:6:g_Not.o_F
o_O[7] <= invg:OnesComp:7:g_Not.o_F
o_O[8] <= invg:OnesComp:8:g_Not.o_F
o_O[9] <= invg:OnesComp:9:g_Not.o_F
o_O[10] <= invg:OnesComp:10:g_Not.o_F
o_O[11] <= invg:OnesComp:11:g_Not.o_F
o_O[12] <= invg:OnesComp:12:g_Not.o_F
o_O[13] <= invg:OnesComp:13:g_Not.o_F
o_O[14] <= invg:OnesComp:14:g_Not.o_F
o_O[15] <= invg:OnesComp:15:g_Not.o_F
o_O[16] <= invg:OnesComp:16:g_Not.o_F
o_O[17] <= invg:OnesComp:17:g_Not.o_F
o_O[18] <= invg:OnesComp:18:g_Not.o_F
o_O[19] <= invg:OnesComp:19:g_Not.o_F
o_O[20] <= invg:OnesComp:20:g_Not.o_F
o_O[21] <= invg:OnesComp:21:g_Not.o_F
o_O[22] <= invg:OnesComp:22:g_Not.o_F
o_O[23] <= invg:OnesComp:23:g_Not.o_F
o_O[24] <= invg:OnesComp:24:g_Not.o_F
o_O[25] <= invg:OnesComp:25:g_Not.o_F
o_O[26] <= invg:OnesComp:26:g_Not.o_F
o_O[27] <= invg:OnesComp:27:g_Not.o_F
o_O[28] <= invg:OnesComp:28:g_Not.o_F
o_O[29] <= invg:OnesComp:29:g_Not.o_F
o_O[30] <= invg:OnesComp:30:g_Not.o_F
o_O[31] <= invg:OnesComp:31:g_Not.o_F


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:0:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:1:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:2:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:3:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:4:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:5:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:6:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:7:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:8:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:9:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:10:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:11:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:12:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:13:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:14:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:15:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:16:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:17:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:18:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:19:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:20:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:21:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:22:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:23:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:24:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:25:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:26:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:27:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:28:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:29:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:30:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|OnesComp:Inverter|invg:\OnesComp:31:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN
i_A[0] => AdderS:Adder.A
i_A[1] => AdderS:G_NBit:1:AdderN.A
i_A[2] => AdderS:G_NBit:2:AdderN.A
i_A[3] => AdderS:G_NBit:3:AdderN.A
i_A[4] => AdderS:G_NBit:4:AdderN.A
i_A[5] => AdderS:G_NBit:5:AdderN.A
i_A[6] => AdderS:G_NBit:6:AdderN.A
i_A[7] => AdderS:G_NBit:7:AdderN.A
i_A[8] => AdderS:G_NBit:8:AdderN.A
i_A[9] => AdderS:G_NBit:9:AdderN.A
i_A[10] => AdderS:G_NBit:10:AdderN.A
i_A[11] => AdderS:G_NBit:11:AdderN.A
i_A[12] => AdderS:G_NBit:12:AdderN.A
i_A[13] => AdderS:G_NBit:13:AdderN.A
i_A[14] => AdderS:G_NBit:14:AdderN.A
i_A[15] => AdderS:G_NBit:15:AdderN.A
i_A[16] => AdderS:G_NBit:16:AdderN.A
i_A[17] => AdderS:G_NBit:17:AdderN.A
i_A[18] => AdderS:G_NBit:18:AdderN.A
i_A[19] => AdderS:G_NBit:19:AdderN.A
i_A[20] => AdderS:G_NBit:20:AdderN.A
i_A[21] => AdderS:G_NBit:21:AdderN.A
i_A[22] => AdderS:G_NBit:22:AdderN.A
i_A[23] => AdderS:G_NBit:23:AdderN.A
i_A[24] => AdderS:G_NBit:24:AdderN.A
i_A[25] => AdderS:G_NBit:25:AdderN.A
i_A[26] => AdderS:G_NBit:26:AdderN.A
i_A[27] => AdderS:G_NBit:27:AdderN.A
i_A[28] => AdderS:G_NBit:28:AdderN.A
i_A[29] => AdderS:G_NBit:29:AdderN.A
i_A[30] => AdderS:G_NBit:30:AdderN.A
i_A[31] => AdderS:G_NBit:31:AdderN.A
i_B[0] => AdderS:Adder.B
i_B[1] => AdderS:G_NBit:1:AdderN.B
i_B[2] => AdderS:G_NBit:2:AdderN.B
i_B[3] => AdderS:G_NBit:3:AdderN.B
i_B[4] => AdderS:G_NBit:4:AdderN.B
i_B[5] => AdderS:G_NBit:5:AdderN.B
i_B[6] => AdderS:G_NBit:6:AdderN.B
i_B[7] => AdderS:G_NBit:7:AdderN.B
i_B[8] => AdderS:G_NBit:8:AdderN.B
i_B[9] => AdderS:G_NBit:9:AdderN.B
i_B[10] => AdderS:G_NBit:10:AdderN.B
i_B[11] => AdderS:G_NBit:11:AdderN.B
i_B[12] => AdderS:G_NBit:12:AdderN.B
i_B[13] => AdderS:G_NBit:13:AdderN.B
i_B[14] => AdderS:G_NBit:14:AdderN.B
i_B[15] => AdderS:G_NBit:15:AdderN.B
i_B[16] => AdderS:G_NBit:16:AdderN.B
i_B[17] => AdderS:G_NBit:17:AdderN.B
i_B[18] => AdderS:G_NBit:18:AdderN.B
i_B[19] => AdderS:G_NBit:19:AdderN.B
i_B[20] => AdderS:G_NBit:20:AdderN.B
i_B[21] => AdderS:G_NBit:21:AdderN.B
i_B[22] => AdderS:G_NBit:22:AdderN.B
i_B[23] => AdderS:G_NBit:23:AdderN.B
i_B[24] => AdderS:G_NBit:24:AdderN.B
i_B[25] => AdderS:G_NBit:25:AdderN.B
i_B[26] => AdderS:G_NBit:26:AdderN.B
i_B[27] => AdderS:G_NBit:27:AdderN.B
i_B[28] => AdderS:G_NBit:28:AdderN.B
i_B[29] => AdderS:G_NBit:29:AdderN.B
i_B[30] => AdderS:G_NBit:30:AdderN.B
i_B[31] => AdderS:G_NBit:31:AdderN.B
i_C => AdderS:Adder.C
o_O[0] <= AdderS:Adder.o_OA
o_O[1] <= AdderS:G_NBit:1:AdderN.o_OA
o_O[2] <= AdderS:G_NBit:2:AdderN.o_OA
o_O[3] <= AdderS:G_NBit:3:AdderN.o_OA
o_O[4] <= AdderS:G_NBit:4:AdderN.o_OA
o_O[5] <= AdderS:G_NBit:5:AdderN.o_OA
o_O[6] <= AdderS:G_NBit:6:AdderN.o_OA
o_O[7] <= AdderS:G_NBit:7:AdderN.o_OA
o_O[8] <= AdderS:G_NBit:8:AdderN.o_OA
o_O[9] <= AdderS:G_NBit:9:AdderN.o_OA
o_O[10] <= AdderS:G_NBit:10:AdderN.o_OA
o_O[11] <= AdderS:G_NBit:11:AdderN.o_OA
o_O[12] <= AdderS:G_NBit:12:AdderN.o_OA
o_O[13] <= AdderS:G_NBit:13:AdderN.o_OA
o_O[14] <= AdderS:G_NBit:14:AdderN.o_OA
o_O[15] <= AdderS:G_NBit:15:AdderN.o_OA
o_O[16] <= AdderS:G_NBit:16:AdderN.o_OA
o_O[17] <= AdderS:G_NBit:17:AdderN.o_OA
o_O[18] <= AdderS:G_NBit:18:AdderN.o_OA
o_O[19] <= AdderS:G_NBit:19:AdderN.o_OA
o_O[20] <= AdderS:G_NBit:20:AdderN.o_OA
o_O[21] <= AdderS:G_NBit:21:AdderN.o_OA
o_O[22] <= AdderS:G_NBit:22:AdderN.o_OA
o_O[23] <= AdderS:G_NBit:23:AdderN.o_OA
o_O[24] <= AdderS:G_NBit:24:AdderN.o_OA
o_O[25] <= AdderS:G_NBit:25:AdderN.o_OA
o_O[26] <= AdderS:G_NBit:26:AdderN.o_OA
o_O[27] <= AdderS:G_NBit:27:AdderN.o_OA
o_O[28] <= AdderS:G_NBit:28:AdderN.o_OA
o_O[29] <= AdderS:G_NBit:29:AdderN.o_OA
o_O[30] <= AdderS:G_NBit:30:AdderN.o_OA
o_O[31] <= AdderS:G_NBit:31:AdderN.o_OA
o_C <= AdderS:G_NBit:31:AdderN.o_OB


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:Adder
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:Adder|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:Adder|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:Adder|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:Adder|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:Adder|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderPC|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|control:cont
Opcode[0] => Equal0.IN5
Opcode[0] => Equal15.IN4
Opcode[0] => Equal16.IN3
Opcode[0] => Equal17.IN5
Opcode[0] => Equal18.IN3
Opcode[0] => Equal19.IN5
Opcode[0] => Equal20.IN5
Opcode[0] => Equal21.IN2
Opcode[0] => Equal22.IN2
Opcode[0] => Equal23.IN5
Opcode[0] => Equal24.IN3
Opcode[0] => Equal25.IN5
Opcode[0] => Equal26.IN4
Opcode[0] => Equal27.IN5
Opcode[0] => Equal28.IN4
Opcode[0] => Equal29.IN5
Opcode[0] => Equal30.IN5
Opcode[1] => Equal0.IN4
Opcode[1] => Equal15.IN3
Opcode[1] => Equal16.IN2
Opcode[1] => Equal17.IN3
Opcode[1] => Equal18.IN2
Opcode[1] => Equal19.IN4
Opcode[1] => Equal20.IN4
Opcode[1] => Equal21.IN1
Opcode[1] => Equal22.IN5
Opcode[1] => Equal23.IN2
Opcode[1] => Equal24.IN5
Opcode[1] => Equal25.IN4
Opcode[1] => Equal26.IN3
Opcode[1] => Equal27.IN3
Opcode[1] => Equal28.IN5
Opcode[1] => Equal29.IN4
Opcode[1] => Equal30.IN4
Opcode[2] => Equal0.IN3
Opcode[2] => Equal15.IN2
Opcode[2] => Equal16.IN5
Opcode[2] => Equal17.IN2
Opcode[2] => Equal18.IN5
Opcode[2] => Equal19.IN3
Opcode[2] => Equal20.IN2
Opcode[2] => Equal21.IN0
Opcode[2] => Equal22.IN4
Opcode[2] => Equal23.IN4
Opcode[2] => Equal24.IN2
Opcode[2] => Equal25.IN1
Opcode[2] => Equal26.IN5
Opcode[2] => Equal27.IN4
Opcode[2] => Equal28.IN3
Opcode[2] => Equal29.IN3
Opcode[2] => Equal30.IN3
Opcode[3] => Equal0.IN2
Opcode[3] => Equal15.IN5
Opcode[3] => Equal16.IN1
Opcode[3] => Equal17.IN4
Opcode[3] => Equal18.IN4
Opcode[3] => Equal19.IN2
Opcode[3] => Equal20.IN1
Opcode[3] => Equal21.IN5
Opcode[3] => Equal22.IN3
Opcode[3] => Equal23.IN3
Opcode[3] => Equal24.IN4
Opcode[3] => Equal25.IN3
Opcode[3] => Equal26.IN2
Opcode[3] => Equal27.IN2
Opcode[3] => Equal28.IN2
Opcode[3] => Equal29.IN2
Opcode[3] => Equal30.IN2
Opcode[4] => Equal0.IN1
Opcode[4] => Equal15.IN1
Opcode[4] => Equal16.IN4
Opcode[4] => Equal17.IN1
Opcode[4] => Equal18.IN1
Opcode[4] => Equal19.IN1
Opcode[4] => Equal20.IN0
Opcode[4] => Equal21.IN4
Opcode[4] => Equal22.IN1
Opcode[4] => Equal23.IN1
Opcode[4] => Equal24.IN1
Opcode[4] => Equal25.IN0
Opcode[4] => Equal26.IN1
Opcode[4] => Equal27.IN1
Opcode[4] => Equal28.IN1
Opcode[4] => Equal29.IN1
Opcode[4] => Equal30.IN1
Opcode[5] => Equal0.IN0
Opcode[5] => Equal15.IN0
Opcode[5] => Equal16.IN0
Opcode[5] => Equal17.IN0
Opcode[5] => Equal18.IN0
Opcode[5] => Equal19.IN0
Opcode[5] => Equal20.IN3
Opcode[5] => Equal21.IN3
Opcode[5] => Equal22.IN0
Opcode[5] => Equal23.IN0
Opcode[5] => Equal24.IN0
Opcode[5] => Equal25.IN2
Opcode[5] => Equal26.IN0
Opcode[5] => Equal27.IN0
Opcode[5] => Equal28.IN0
Opcode[5] => Equal29.IN0
Opcode[5] => Equal30.IN0
funct[0] => Equal1.IN4
funct[0] => Equal2.IN5
funct[0] => Equal3.IN3
funct[0] => Equal4.IN5
funct[0] => Equal5.IN5
funct[0] => Equal6.IN5
funct[0] => Equal7.IN4
funct[0] => Equal8.IN5
funct[0] => Equal9.IN3
funct[0] => Equal10.IN5
funct[0] => Equal11.IN2
funct[0] => Equal12.IN4
funct[0] => Equal13.IN2
funct[0] => Equal14.IN5
funct[1] => Equal1.IN3
funct[1] => Equal2.IN3
funct[1] => Equal3.IN2
funct[1] => Equal4.IN4
funct[1] => Equal5.IN2
funct[1] => Equal6.IN4
funct[1] => Equal7.IN5
funct[1] => Equal8.IN4
funct[1] => Equal9.IN5
funct[1] => Equal10.IN4
funct[1] => Equal11.IN5
funct[1] => Equal12.IN3
funct[1] => Equal13.IN5
funct[1] => Equal14.IN4
funct[2] => Equal1.IN2
funct[2] => Equal2.IN2
funct[2] => Equal3.IN5
funct[2] => Equal4.IN3
funct[2] => Equal5.IN4
funct[2] => Equal6.IN3
funct[2] => Equal7.IN3
funct[2] => Equal8.IN3
funct[2] => Equal9.IN2
funct[2] => Equal10.IN2
funct[2] => Equal11.IN1
funct[2] => Equal12.IN2
funct[2] => Equal13.IN4
funct[2] => Equal14.IN2
funct[3] => Equal1.IN1
funct[3] => Equal2.IN1
funct[3] => Equal3.IN1
funct[3] => Equal4.IN1
funct[3] => Equal5.IN1
funct[3] => Equal6.IN2
funct[3] => Equal7.IN2
funct[3] => Equal8.IN2
funct[3] => Equal9.IN1
funct[3] => Equal10.IN1
funct[3] => Equal11.IN4
funct[3] => Equal12.IN5
funct[3] => Equal13.IN1
funct[3] => Equal14.IN3
funct[4] => Equal1.IN0
funct[4] => Equal2.IN0
funct[4] => Equal3.IN0
funct[4] => Equal4.IN0
funct[4] => Equal5.IN0
funct[4] => Equal6.IN1
funct[4] => Equal7.IN1
funct[4] => Equal8.IN1
funct[4] => Equal9.IN0
funct[4] => Equal10.IN0
funct[4] => Equal11.IN0
funct[4] => Equal12.IN1
funct[4] => Equal13.IN0
funct[4] => Equal14.IN1
funct[5] => Equal1.IN5
funct[5] => Equal2.IN4
funct[5] => Equal3.IN4
funct[5] => Equal4.IN2
funct[5] => Equal5.IN3
funct[5] => Equal6.IN0
funct[5] => Equal7.IN0
funct[5] => Equal8.IN0
funct[5] => Equal9.IN4
funct[5] => Equal10.IN3
funct[5] => Equal11.IN3
funct[5] => Equal12.IN0
funct[5] => Equal13.IN3
funct[5] => Equal14.IN0
RegDst[0] <= controlO.DB_MAX_OUTPUT_PORT_TYPE
RegDst[1] <= controlO.DB_MAX_OUTPUT_PORT_TYPE
Jump <= controlO.DB_MAX_OUTPUT_PORT_TYPE
Branch <= controlO.DB_MAX_OUTPUT_PORT_TYPE
Halt <= controlO.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= controlO.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= controlO.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= controlO.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= controlO.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= controlO.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[4] <= controlO.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[5] <= controlO.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[6] <= controlO.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[7] <= controlO.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[8] <= controlO.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= controlO.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= controlO.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= controlO.DB_MAX_OUTPUT_PORT_TYPE
MoveN <= controlO.DB_MAX_OUTPUT_PORT_TYPE
SignOrU <= controlO.DB_MAX_OUTPUT_PORT_TYPE
Jr <= controlO.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit
Rs[0] => AddSub:Adder.i_A[0]
Rs[0] => aluLogical:Logical.i_A[0]
Rs[1] => AddSub:Adder.i_A[1]
Rs[1] => aluLogical:Logical.i_A[1]
Rs[2] => AddSub:Adder.i_A[2]
Rs[2] => aluLogical:Logical.i_A[2]
Rs[3] => AddSub:Adder.i_A[3]
Rs[3] => aluLogical:Logical.i_A[3]
Rs[4] => AddSub:Adder.i_A[4]
Rs[4] => aluLogical:Logical.i_A[4]
Rs[5] => AddSub:Adder.i_A[5]
Rs[5] => aluLogical:Logical.i_A[5]
Rs[6] => AddSub:Adder.i_A[6]
Rs[6] => aluLogical:Logical.i_A[6]
Rs[7] => AddSub:Adder.i_A[7]
Rs[7] => aluLogical:Logical.i_A[7]
Rs[8] => AddSub:Adder.i_A[8]
Rs[8] => aluLogical:Logical.i_A[8]
Rs[9] => AddSub:Adder.i_A[9]
Rs[9] => aluLogical:Logical.i_A[9]
Rs[10] => AddSub:Adder.i_A[10]
Rs[10] => aluLogical:Logical.i_A[10]
Rs[11] => AddSub:Adder.i_A[11]
Rs[11] => aluLogical:Logical.i_A[11]
Rs[12] => AddSub:Adder.i_A[12]
Rs[12] => aluLogical:Logical.i_A[12]
Rs[13] => AddSub:Adder.i_A[13]
Rs[13] => aluLogical:Logical.i_A[13]
Rs[14] => AddSub:Adder.i_A[14]
Rs[14] => aluLogical:Logical.i_A[14]
Rs[15] => AddSub:Adder.i_A[15]
Rs[15] => aluLogical:Logical.i_A[15]
Rs[16] => AddSub:Adder.i_A[16]
Rs[16] => aluLogical:Logical.i_A[16]
Rs[17] => AddSub:Adder.i_A[17]
Rs[17] => aluLogical:Logical.i_A[17]
Rs[18] => AddSub:Adder.i_A[18]
Rs[18] => aluLogical:Logical.i_A[18]
Rs[19] => AddSub:Adder.i_A[19]
Rs[19] => aluLogical:Logical.i_A[19]
Rs[20] => AddSub:Adder.i_A[20]
Rs[20] => aluLogical:Logical.i_A[20]
Rs[21] => AddSub:Adder.i_A[21]
Rs[21] => aluLogical:Logical.i_A[21]
Rs[22] => AddSub:Adder.i_A[22]
Rs[22] => aluLogical:Logical.i_A[22]
Rs[23] => AddSub:Adder.i_A[23]
Rs[23] => aluLogical:Logical.i_A[23]
Rs[24] => AddSub:Adder.i_A[24]
Rs[24] => aluLogical:Logical.i_A[24]
Rs[25] => AddSub:Adder.i_A[25]
Rs[25] => aluLogical:Logical.i_A[25]
Rs[26] => AddSub:Adder.i_A[26]
Rs[26] => aluLogical:Logical.i_A[26]
Rs[27] => AddSub:Adder.i_A[27]
Rs[27] => aluLogical:Logical.i_A[27]
Rs[28] => AddSub:Adder.i_A[28]
Rs[28] => aluLogical:Logical.i_A[28]
Rs[29] => AddSub:Adder.i_A[29]
Rs[29] => aluLogical:Logical.i_A[29]
Rs[30] => AddSub:Adder.i_A[30]
Rs[30] => aluLogical:Logical.i_A[30]
Rs[31] => AddSub:Adder.i_A[31]
Rs[31] => aluLogical:Logical.i_A[31]
Rt[0] => AddSub:Adder.i_B[0]
Rt[0] => aluLogical:Logical.i_B[0]
Rt[0] => rightBarrelShifter:shiftR.i_X[0]
Rt[0] => leftBarrelShifter:shiftL.i_X[0]
Rt[1] => AddSub:Adder.i_B[1]
Rt[1] => aluLogical:Logical.i_B[1]
Rt[1] => rightBarrelShifter:shiftR.i_X[1]
Rt[1] => leftBarrelShifter:shiftL.i_X[1]
Rt[2] => AddSub:Adder.i_B[2]
Rt[2] => aluLogical:Logical.i_B[2]
Rt[2] => rightBarrelShifter:shiftR.i_X[2]
Rt[2] => leftBarrelShifter:shiftL.i_X[2]
Rt[3] => AddSub:Adder.i_B[3]
Rt[3] => aluLogical:Logical.i_B[3]
Rt[3] => rightBarrelShifter:shiftR.i_X[3]
Rt[3] => leftBarrelShifter:shiftL.i_X[3]
Rt[4] => AddSub:Adder.i_B[4]
Rt[4] => aluLogical:Logical.i_B[4]
Rt[4] => rightBarrelShifter:shiftR.i_X[4]
Rt[4] => leftBarrelShifter:shiftL.i_X[4]
Rt[5] => AddSub:Adder.i_B[5]
Rt[5] => aluLogical:Logical.i_B[5]
Rt[5] => rightBarrelShifter:shiftR.i_X[5]
Rt[5] => leftBarrelShifter:shiftL.i_X[5]
Rt[6] => AddSub:Adder.i_B[6]
Rt[6] => aluLogical:Logical.i_B[6]
Rt[6] => rightBarrelShifter:shiftR.i_X[6]
Rt[6] => leftBarrelShifter:shiftL.i_X[6]
Rt[7] => AddSub:Adder.i_B[7]
Rt[7] => aluLogical:Logical.i_B[7]
Rt[7] => rightBarrelShifter:shiftR.i_X[7]
Rt[7] => leftBarrelShifter:shiftL.i_X[7]
Rt[8] => AddSub:Adder.i_B[8]
Rt[8] => aluLogical:Logical.i_B[8]
Rt[8] => rightBarrelShifter:shiftR.i_X[8]
Rt[8] => leftBarrelShifter:shiftL.i_X[8]
Rt[9] => AddSub:Adder.i_B[9]
Rt[9] => aluLogical:Logical.i_B[9]
Rt[9] => rightBarrelShifter:shiftR.i_X[9]
Rt[9] => leftBarrelShifter:shiftL.i_X[9]
Rt[10] => AddSub:Adder.i_B[10]
Rt[10] => aluLogical:Logical.i_B[10]
Rt[10] => rightBarrelShifter:shiftR.i_X[10]
Rt[10] => leftBarrelShifter:shiftL.i_X[10]
Rt[11] => AddSub:Adder.i_B[11]
Rt[11] => aluLogical:Logical.i_B[11]
Rt[11] => rightBarrelShifter:shiftR.i_X[11]
Rt[11] => leftBarrelShifter:shiftL.i_X[11]
Rt[12] => AddSub:Adder.i_B[12]
Rt[12] => aluLogical:Logical.i_B[12]
Rt[12] => rightBarrelShifter:shiftR.i_X[12]
Rt[12] => leftBarrelShifter:shiftL.i_X[12]
Rt[13] => AddSub:Adder.i_B[13]
Rt[13] => aluLogical:Logical.i_B[13]
Rt[13] => rightBarrelShifter:shiftR.i_X[13]
Rt[13] => leftBarrelShifter:shiftL.i_X[13]
Rt[14] => AddSub:Adder.i_B[14]
Rt[14] => aluLogical:Logical.i_B[14]
Rt[14] => rightBarrelShifter:shiftR.i_X[14]
Rt[14] => leftBarrelShifter:shiftL.i_X[14]
Rt[15] => AddSub:Adder.i_B[15]
Rt[15] => aluLogical:Logical.i_B[15]
Rt[15] => rightBarrelShifter:shiftR.i_X[15]
Rt[15] => leftBarrelShifter:shiftL.i_X[15]
Rt[16] => AddSub:Adder.i_B[16]
Rt[16] => aluLogical:Logical.i_B[16]
Rt[16] => rightBarrelShifter:shiftR.i_X[16]
Rt[16] => leftBarrelShifter:shiftL.i_X[16]
Rt[17] => AddSub:Adder.i_B[17]
Rt[17] => aluLogical:Logical.i_B[17]
Rt[17] => rightBarrelShifter:shiftR.i_X[17]
Rt[17] => leftBarrelShifter:shiftL.i_X[17]
Rt[18] => AddSub:Adder.i_B[18]
Rt[18] => aluLogical:Logical.i_B[18]
Rt[18] => rightBarrelShifter:shiftR.i_X[18]
Rt[18] => leftBarrelShifter:shiftL.i_X[18]
Rt[19] => AddSub:Adder.i_B[19]
Rt[19] => aluLogical:Logical.i_B[19]
Rt[19] => rightBarrelShifter:shiftR.i_X[19]
Rt[19] => leftBarrelShifter:shiftL.i_X[19]
Rt[20] => AddSub:Adder.i_B[20]
Rt[20] => aluLogical:Logical.i_B[20]
Rt[20] => rightBarrelShifter:shiftR.i_X[20]
Rt[20] => leftBarrelShifter:shiftL.i_X[20]
Rt[21] => AddSub:Adder.i_B[21]
Rt[21] => aluLogical:Logical.i_B[21]
Rt[21] => rightBarrelShifter:shiftR.i_X[21]
Rt[21] => leftBarrelShifter:shiftL.i_X[21]
Rt[22] => AddSub:Adder.i_B[22]
Rt[22] => aluLogical:Logical.i_B[22]
Rt[22] => rightBarrelShifter:shiftR.i_X[22]
Rt[22] => leftBarrelShifter:shiftL.i_X[22]
Rt[23] => AddSub:Adder.i_B[23]
Rt[23] => aluLogical:Logical.i_B[23]
Rt[23] => rightBarrelShifter:shiftR.i_X[23]
Rt[23] => leftBarrelShifter:shiftL.i_X[23]
Rt[24] => AddSub:Adder.i_B[24]
Rt[24] => aluLogical:Logical.i_B[24]
Rt[24] => rightBarrelShifter:shiftR.i_X[24]
Rt[24] => leftBarrelShifter:shiftL.i_X[24]
Rt[25] => AddSub:Adder.i_B[25]
Rt[25] => aluLogical:Logical.i_B[25]
Rt[25] => rightBarrelShifter:shiftR.i_X[25]
Rt[25] => leftBarrelShifter:shiftL.i_X[25]
Rt[26] => AddSub:Adder.i_B[26]
Rt[26] => aluLogical:Logical.i_B[26]
Rt[26] => rightBarrelShifter:shiftR.i_X[26]
Rt[26] => leftBarrelShifter:shiftL.i_X[26]
Rt[27] => AddSub:Adder.i_B[27]
Rt[27] => aluLogical:Logical.i_B[27]
Rt[27] => rightBarrelShifter:shiftR.i_X[27]
Rt[27] => leftBarrelShifter:shiftL.i_X[27]
Rt[28] => AddSub:Adder.i_B[28]
Rt[28] => aluLogical:Logical.i_B[28]
Rt[28] => rightBarrelShifter:shiftR.i_X[28]
Rt[28] => leftBarrelShifter:shiftL.i_X[28]
Rt[29] => AddSub:Adder.i_B[29]
Rt[29] => aluLogical:Logical.i_B[29]
Rt[29] => rightBarrelShifter:shiftR.i_X[29]
Rt[29] => leftBarrelShifter:shiftL.i_X[29]
Rt[30] => AddSub:Adder.i_B[30]
Rt[30] => aluLogical:Logical.i_B[30]
Rt[30] => rightBarrelShifter:shiftR.i_X[30]
Rt[30] => leftBarrelShifter:shiftL.i_X[30]
Rt[31] => AddSub:Adder.i_B[31]
Rt[31] => aluLogical:Logical.i_B[31]
Rt[31] => rightBarrelShifter:shiftR.i_X[31]
Rt[31] => leftBarrelShifter:shiftL.i_X[31]
ALUOp[0] => rightBarrelShifter:shiftR.i_LorA
ALUOp[1] => aluLogical:Logical.i_control[0]
ALUOp[2] => aluLogical:Logical.i_control[1]
ALUOp[3] => aluLogical:Logical.i_control[2]
ALUOp[4] => ComparatorUnit:comparator.branch_type
ALUOp[5] => AddSub:Adder.i_Cin
ALUOp[6] => mux32bit4t1:bigMux.i_select[0]
ALUOp[7] => mux32bit4t1:bigMux.i_select[1]
ALUOp[8] => mux2t1_N:littleMux.i_S
ShiftA[0] => rightBarrelShifter:shiftR.i_Shift[0]
ShiftA[0] => leftBarrelShifter:shiftL.i_Shift[0]
ShiftA[1] => rightBarrelShifter:shiftR.i_Shift[1]
ShiftA[1] => leftBarrelShifter:shiftL.i_Shift[1]
ShiftA[2] => rightBarrelShifter:shiftR.i_Shift[2]
ShiftA[2] => leftBarrelShifter:shiftL.i_Shift[2]
ShiftA[3] => rightBarrelShifter:shiftR.i_Shift[3]
ShiftA[3] => leftBarrelShifter:shiftL.i_Shift[3]
ShiftA[4] => rightBarrelShifter:shiftR.i_Shift[4]
ShiftA[4] => leftBarrelShifter:shiftL.i_Shift[4]
BranchE <= ComparatorUnit:comparator.do_branch
ALUOut[0] <= mux2t1_N:littleMux.o_O[0]
ALUOut[1] <= mux2t1_N:littleMux.o_O[1]
ALUOut[2] <= mux2t1_N:littleMux.o_O[2]
ALUOut[3] <= mux2t1_N:littleMux.o_O[3]
ALUOut[4] <= mux2t1_N:littleMux.o_O[4]
ALUOut[5] <= mux2t1_N:littleMux.o_O[5]
ALUOut[6] <= mux2t1_N:littleMux.o_O[6]
ALUOut[7] <= mux2t1_N:littleMux.o_O[7]
ALUOut[8] <= mux2t1_N:littleMux.o_O[8]
ALUOut[9] <= mux2t1_N:littleMux.o_O[9]
ALUOut[10] <= mux2t1_N:littleMux.o_O[10]
ALUOut[11] <= mux2t1_N:littleMux.o_O[11]
ALUOut[12] <= mux2t1_N:littleMux.o_O[12]
ALUOut[13] <= mux2t1_N:littleMux.o_O[13]
ALUOut[14] <= mux2t1_N:littleMux.o_O[14]
ALUOut[15] <= mux2t1_N:littleMux.o_O[15]
ALUOut[16] <= mux2t1_N:littleMux.o_O[16]
ALUOut[17] <= mux2t1_N:littleMux.o_O[17]
ALUOut[18] <= mux2t1_N:littleMux.o_O[18]
ALUOut[19] <= mux2t1_N:littleMux.o_O[19]
ALUOut[20] <= mux2t1_N:littleMux.o_O[20]
ALUOut[21] <= mux2t1_N:littleMux.o_O[21]
ALUOut[22] <= mux2t1_N:littleMux.o_O[22]
ALUOut[23] <= mux2t1_N:littleMux.o_O[23]
ALUOut[24] <= mux2t1_N:littleMux.o_O[24]
ALUOut[25] <= mux2t1_N:littleMux.o_O[25]
ALUOut[26] <= mux2t1_N:littleMux.o_O[26]
ALUOut[27] <= mux2t1_N:littleMux.o_O[27]
ALUOut[28] <= mux2t1_N:littleMux.o_O[28]
ALUOut[29] <= mux2t1_N:littleMux.o_O[29]
ALUOut[30] <= mux2t1_N:littleMux.o_O[30]
ALUOut[31] <= mux2t1_N:littleMux.o_O[31]
Overflow <= AddSub:Adder.o_Cout


|MIPS_Processor|ALU:aluunit|AddSub:Adder
i_A[0] => NBitAdder:AdderN.i_A[0]
i_A[1] => NBitAdder:AdderN.i_A[1]
i_A[2] => NBitAdder:AdderN.i_A[2]
i_A[3] => NBitAdder:AdderN.i_A[3]
i_A[4] => NBitAdder:AdderN.i_A[4]
i_A[5] => NBitAdder:AdderN.i_A[5]
i_A[6] => NBitAdder:AdderN.i_A[6]
i_A[7] => NBitAdder:AdderN.i_A[7]
i_A[8] => NBitAdder:AdderN.i_A[8]
i_A[9] => NBitAdder:AdderN.i_A[9]
i_A[10] => NBitAdder:AdderN.i_A[10]
i_A[11] => NBitAdder:AdderN.i_A[11]
i_A[12] => NBitAdder:AdderN.i_A[12]
i_A[13] => NBitAdder:AdderN.i_A[13]
i_A[14] => NBitAdder:AdderN.i_A[14]
i_A[15] => NBitAdder:AdderN.i_A[15]
i_A[16] => NBitAdder:AdderN.i_A[16]
i_A[17] => NBitAdder:AdderN.i_A[17]
i_A[18] => NBitAdder:AdderN.i_A[18]
i_A[19] => NBitAdder:AdderN.i_A[19]
i_A[20] => NBitAdder:AdderN.i_A[20]
i_A[21] => NBitAdder:AdderN.i_A[21]
i_A[22] => NBitAdder:AdderN.i_A[22]
i_A[23] => NBitAdder:AdderN.i_A[23]
i_A[24] => NBitAdder:AdderN.i_A[24]
i_A[25] => NBitAdder:AdderN.i_A[25]
i_A[26] => NBitAdder:AdderN.i_A[26]
i_A[27] => NBitAdder:AdderN.i_A[27]
i_A[28] => NBitAdder:AdderN.i_A[28]
i_A[29] => NBitAdder:AdderN.i_A[29]
i_A[30] => NBitAdder:AdderN.i_A[30]
i_A[31] => NBitAdder:AdderN.i_A[31]
i_B[0] => OnesComp:Inverter.i_I[0]
i_B[0] => mux2t1_N:NMux.i_D0[0]
i_B[1] => OnesComp:Inverter.i_I[1]
i_B[1] => mux2t1_N:NMux.i_D0[1]
i_B[2] => OnesComp:Inverter.i_I[2]
i_B[2] => mux2t1_N:NMux.i_D0[2]
i_B[3] => OnesComp:Inverter.i_I[3]
i_B[3] => mux2t1_N:NMux.i_D0[3]
i_B[4] => OnesComp:Inverter.i_I[4]
i_B[4] => mux2t1_N:NMux.i_D0[4]
i_B[5] => OnesComp:Inverter.i_I[5]
i_B[5] => mux2t1_N:NMux.i_D0[5]
i_B[6] => OnesComp:Inverter.i_I[6]
i_B[6] => mux2t1_N:NMux.i_D0[6]
i_B[7] => OnesComp:Inverter.i_I[7]
i_B[7] => mux2t1_N:NMux.i_D0[7]
i_B[8] => OnesComp:Inverter.i_I[8]
i_B[8] => mux2t1_N:NMux.i_D0[8]
i_B[9] => OnesComp:Inverter.i_I[9]
i_B[9] => mux2t1_N:NMux.i_D0[9]
i_B[10] => OnesComp:Inverter.i_I[10]
i_B[10] => mux2t1_N:NMux.i_D0[10]
i_B[11] => OnesComp:Inverter.i_I[11]
i_B[11] => mux2t1_N:NMux.i_D0[11]
i_B[12] => OnesComp:Inverter.i_I[12]
i_B[12] => mux2t1_N:NMux.i_D0[12]
i_B[13] => OnesComp:Inverter.i_I[13]
i_B[13] => mux2t1_N:NMux.i_D0[13]
i_B[14] => OnesComp:Inverter.i_I[14]
i_B[14] => mux2t1_N:NMux.i_D0[14]
i_B[15] => OnesComp:Inverter.i_I[15]
i_B[15] => mux2t1_N:NMux.i_D0[15]
i_B[16] => OnesComp:Inverter.i_I[16]
i_B[16] => mux2t1_N:NMux.i_D0[16]
i_B[17] => OnesComp:Inverter.i_I[17]
i_B[17] => mux2t1_N:NMux.i_D0[17]
i_B[18] => OnesComp:Inverter.i_I[18]
i_B[18] => mux2t1_N:NMux.i_D0[18]
i_B[19] => OnesComp:Inverter.i_I[19]
i_B[19] => mux2t1_N:NMux.i_D0[19]
i_B[20] => OnesComp:Inverter.i_I[20]
i_B[20] => mux2t1_N:NMux.i_D0[20]
i_B[21] => OnesComp:Inverter.i_I[21]
i_B[21] => mux2t1_N:NMux.i_D0[21]
i_B[22] => OnesComp:Inverter.i_I[22]
i_B[22] => mux2t1_N:NMux.i_D0[22]
i_B[23] => OnesComp:Inverter.i_I[23]
i_B[23] => mux2t1_N:NMux.i_D0[23]
i_B[24] => OnesComp:Inverter.i_I[24]
i_B[24] => mux2t1_N:NMux.i_D0[24]
i_B[25] => OnesComp:Inverter.i_I[25]
i_B[25] => mux2t1_N:NMux.i_D0[25]
i_B[26] => OnesComp:Inverter.i_I[26]
i_B[26] => mux2t1_N:NMux.i_D0[26]
i_B[27] => OnesComp:Inverter.i_I[27]
i_B[27] => mux2t1_N:NMux.i_D0[27]
i_B[28] => OnesComp:Inverter.i_I[28]
i_B[28] => mux2t1_N:NMux.i_D0[28]
i_B[29] => OnesComp:Inverter.i_I[29]
i_B[29] => mux2t1_N:NMux.i_D0[29]
i_B[30] => OnesComp:Inverter.i_I[30]
i_B[30] => mux2t1_N:NMux.i_D0[30]
i_B[31] => OnesComp:Inverter.i_I[31]
i_B[31] => mux2t1_N:NMux.i_D0[31]
i_Cin => mux2t1_N:NMux.i_S
i_Cin => NBitAdder:AdderN.i_C
o_O[0] <= NBitAdder:AdderN.o_O[0]
o_O[1] <= NBitAdder:AdderN.o_O[1]
o_O[2] <= NBitAdder:AdderN.o_O[2]
o_O[3] <= NBitAdder:AdderN.o_O[3]
o_O[4] <= NBitAdder:AdderN.o_O[4]
o_O[5] <= NBitAdder:AdderN.o_O[5]
o_O[6] <= NBitAdder:AdderN.o_O[6]
o_O[7] <= NBitAdder:AdderN.o_O[7]
o_O[8] <= NBitAdder:AdderN.o_O[8]
o_O[9] <= NBitAdder:AdderN.o_O[9]
o_O[10] <= NBitAdder:AdderN.o_O[10]
o_O[11] <= NBitAdder:AdderN.o_O[11]
o_O[12] <= NBitAdder:AdderN.o_O[12]
o_O[13] <= NBitAdder:AdderN.o_O[13]
o_O[14] <= NBitAdder:AdderN.o_O[14]
o_O[15] <= NBitAdder:AdderN.o_O[15]
o_O[16] <= NBitAdder:AdderN.o_O[16]
o_O[17] <= NBitAdder:AdderN.o_O[17]
o_O[18] <= NBitAdder:AdderN.o_O[18]
o_O[19] <= NBitAdder:AdderN.o_O[19]
o_O[20] <= NBitAdder:AdderN.o_O[20]
o_O[21] <= NBitAdder:AdderN.o_O[21]
o_O[22] <= NBitAdder:AdderN.o_O[22]
o_O[23] <= NBitAdder:AdderN.o_O[23]
o_O[24] <= NBitAdder:AdderN.o_O[24]
o_O[25] <= NBitAdder:AdderN.o_O[25]
o_O[26] <= NBitAdder:AdderN.o_O[26]
o_O[27] <= NBitAdder:AdderN.o_O[27]
o_O[28] <= NBitAdder:AdderN.o_O[28]
o_O[29] <= NBitAdder:AdderN.o_O[29]
o_O[30] <= NBitAdder:AdderN.o_O[30]
o_O[31] <= NBitAdder:AdderN.o_O[31]
o_Cout <= NBitAdder:AdderN.o_C


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter
i_I[0] => invg:OnesComp:0:g_Not.i_A
i_I[1] => invg:OnesComp:1:g_Not.i_A
i_I[2] => invg:OnesComp:2:g_Not.i_A
i_I[3] => invg:OnesComp:3:g_Not.i_A
i_I[4] => invg:OnesComp:4:g_Not.i_A
i_I[5] => invg:OnesComp:5:g_Not.i_A
i_I[6] => invg:OnesComp:6:g_Not.i_A
i_I[7] => invg:OnesComp:7:g_Not.i_A
i_I[8] => invg:OnesComp:8:g_Not.i_A
i_I[9] => invg:OnesComp:9:g_Not.i_A
i_I[10] => invg:OnesComp:10:g_Not.i_A
i_I[11] => invg:OnesComp:11:g_Not.i_A
i_I[12] => invg:OnesComp:12:g_Not.i_A
i_I[13] => invg:OnesComp:13:g_Not.i_A
i_I[14] => invg:OnesComp:14:g_Not.i_A
i_I[15] => invg:OnesComp:15:g_Not.i_A
i_I[16] => invg:OnesComp:16:g_Not.i_A
i_I[17] => invg:OnesComp:17:g_Not.i_A
i_I[18] => invg:OnesComp:18:g_Not.i_A
i_I[19] => invg:OnesComp:19:g_Not.i_A
i_I[20] => invg:OnesComp:20:g_Not.i_A
i_I[21] => invg:OnesComp:21:g_Not.i_A
i_I[22] => invg:OnesComp:22:g_Not.i_A
i_I[23] => invg:OnesComp:23:g_Not.i_A
i_I[24] => invg:OnesComp:24:g_Not.i_A
i_I[25] => invg:OnesComp:25:g_Not.i_A
i_I[26] => invg:OnesComp:26:g_Not.i_A
i_I[27] => invg:OnesComp:27:g_Not.i_A
i_I[28] => invg:OnesComp:28:g_Not.i_A
i_I[29] => invg:OnesComp:29:g_Not.i_A
i_I[30] => invg:OnesComp:30:g_Not.i_A
i_I[31] => invg:OnesComp:31:g_Not.i_A
o_O[0] <= invg:OnesComp:0:g_Not.o_F
o_O[1] <= invg:OnesComp:1:g_Not.o_F
o_O[2] <= invg:OnesComp:2:g_Not.o_F
o_O[3] <= invg:OnesComp:3:g_Not.o_F
o_O[4] <= invg:OnesComp:4:g_Not.o_F
o_O[5] <= invg:OnesComp:5:g_Not.o_F
o_O[6] <= invg:OnesComp:6:g_Not.o_F
o_O[7] <= invg:OnesComp:7:g_Not.o_F
o_O[8] <= invg:OnesComp:8:g_Not.o_F
o_O[9] <= invg:OnesComp:9:g_Not.o_F
o_O[10] <= invg:OnesComp:10:g_Not.o_F
o_O[11] <= invg:OnesComp:11:g_Not.o_F
o_O[12] <= invg:OnesComp:12:g_Not.o_F
o_O[13] <= invg:OnesComp:13:g_Not.o_F
o_O[14] <= invg:OnesComp:14:g_Not.o_F
o_O[15] <= invg:OnesComp:15:g_Not.o_F
o_O[16] <= invg:OnesComp:16:g_Not.o_F
o_O[17] <= invg:OnesComp:17:g_Not.o_F
o_O[18] <= invg:OnesComp:18:g_Not.o_F
o_O[19] <= invg:OnesComp:19:g_Not.o_F
o_O[20] <= invg:OnesComp:20:g_Not.o_F
o_O[21] <= invg:OnesComp:21:g_Not.o_F
o_O[22] <= invg:OnesComp:22:g_Not.o_F
o_O[23] <= invg:OnesComp:23:g_Not.o_F
o_O[24] <= invg:OnesComp:24:g_Not.o_F
o_O[25] <= invg:OnesComp:25:g_Not.o_F
o_O[26] <= invg:OnesComp:26:g_Not.o_F
o_O[27] <= invg:OnesComp:27:g_Not.o_F
o_O[28] <= invg:OnesComp:28:g_Not.o_F
o_O[29] <= invg:OnesComp:29:g_Not.o_F
o_O[30] <= invg:OnesComp:30:g_Not.o_F
o_O[31] <= invg:OnesComp:31:g_Not.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:0:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:1:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:2:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:3:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:4:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:5:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:6:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:7:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:8:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:9:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:10:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:11:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:12:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:13:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:14:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:15:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:16:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:17:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:18:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:19:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:20:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:21:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:22:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:23:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:24:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:25:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:26:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:27:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:28:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:29:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:30:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|OnesComp:Inverter|invg:\OnesComp:31:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN
i_A[0] => AdderS:Adder.A
i_A[1] => AdderS:G_NBit:1:AdderN.A
i_A[2] => AdderS:G_NBit:2:AdderN.A
i_A[3] => AdderS:G_NBit:3:AdderN.A
i_A[4] => AdderS:G_NBit:4:AdderN.A
i_A[5] => AdderS:G_NBit:5:AdderN.A
i_A[6] => AdderS:G_NBit:6:AdderN.A
i_A[7] => AdderS:G_NBit:7:AdderN.A
i_A[8] => AdderS:G_NBit:8:AdderN.A
i_A[9] => AdderS:G_NBit:9:AdderN.A
i_A[10] => AdderS:G_NBit:10:AdderN.A
i_A[11] => AdderS:G_NBit:11:AdderN.A
i_A[12] => AdderS:G_NBit:12:AdderN.A
i_A[13] => AdderS:G_NBit:13:AdderN.A
i_A[14] => AdderS:G_NBit:14:AdderN.A
i_A[15] => AdderS:G_NBit:15:AdderN.A
i_A[16] => AdderS:G_NBit:16:AdderN.A
i_A[17] => AdderS:G_NBit:17:AdderN.A
i_A[18] => AdderS:G_NBit:18:AdderN.A
i_A[19] => AdderS:G_NBit:19:AdderN.A
i_A[20] => AdderS:G_NBit:20:AdderN.A
i_A[21] => AdderS:G_NBit:21:AdderN.A
i_A[22] => AdderS:G_NBit:22:AdderN.A
i_A[23] => AdderS:G_NBit:23:AdderN.A
i_A[24] => AdderS:G_NBit:24:AdderN.A
i_A[25] => AdderS:G_NBit:25:AdderN.A
i_A[26] => AdderS:G_NBit:26:AdderN.A
i_A[27] => AdderS:G_NBit:27:AdderN.A
i_A[28] => AdderS:G_NBit:28:AdderN.A
i_A[29] => AdderS:G_NBit:29:AdderN.A
i_A[30] => AdderS:G_NBit:30:AdderN.A
i_A[31] => AdderS:G_NBit:31:AdderN.A
i_B[0] => AdderS:Adder.B
i_B[1] => AdderS:G_NBit:1:AdderN.B
i_B[2] => AdderS:G_NBit:2:AdderN.B
i_B[3] => AdderS:G_NBit:3:AdderN.B
i_B[4] => AdderS:G_NBit:4:AdderN.B
i_B[5] => AdderS:G_NBit:5:AdderN.B
i_B[6] => AdderS:G_NBit:6:AdderN.B
i_B[7] => AdderS:G_NBit:7:AdderN.B
i_B[8] => AdderS:G_NBit:8:AdderN.B
i_B[9] => AdderS:G_NBit:9:AdderN.B
i_B[10] => AdderS:G_NBit:10:AdderN.B
i_B[11] => AdderS:G_NBit:11:AdderN.B
i_B[12] => AdderS:G_NBit:12:AdderN.B
i_B[13] => AdderS:G_NBit:13:AdderN.B
i_B[14] => AdderS:G_NBit:14:AdderN.B
i_B[15] => AdderS:G_NBit:15:AdderN.B
i_B[16] => AdderS:G_NBit:16:AdderN.B
i_B[17] => AdderS:G_NBit:17:AdderN.B
i_B[18] => AdderS:G_NBit:18:AdderN.B
i_B[19] => AdderS:G_NBit:19:AdderN.B
i_B[20] => AdderS:G_NBit:20:AdderN.B
i_B[21] => AdderS:G_NBit:21:AdderN.B
i_B[22] => AdderS:G_NBit:22:AdderN.B
i_B[23] => AdderS:G_NBit:23:AdderN.B
i_B[24] => AdderS:G_NBit:24:AdderN.B
i_B[25] => AdderS:G_NBit:25:AdderN.B
i_B[26] => AdderS:G_NBit:26:AdderN.B
i_B[27] => AdderS:G_NBit:27:AdderN.B
i_B[28] => AdderS:G_NBit:28:AdderN.B
i_B[29] => AdderS:G_NBit:29:AdderN.B
i_B[30] => AdderS:G_NBit:30:AdderN.B
i_B[31] => AdderS:G_NBit:31:AdderN.B
i_C => AdderS:Adder.C
o_O[0] <= AdderS:Adder.o_OA
o_O[1] <= AdderS:G_NBit:1:AdderN.o_OA
o_O[2] <= AdderS:G_NBit:2:AdderN.o_OA
o_O[3] <= AdderS:G_NBit:3:AdderN.o_OA
o_O[4] <= AdderS:G_NBit:4:AdderN.o_OA
o_O[5] <= AdderS:G_NBit:5:AdderN.o_OA
o_O[6] <= AdderS:G_NBit:6:AdderN.o_OA
o_O[7] <= AdderS:G_NBit:7:AdderN.o_OA
o_O[8] <= AdderS:G_NBit:8:AdderN.o_OA
o_O[9] <= AdderS:G_NBit:9:AdderN.o_OA
o_O[10] <= AdderS:G_NBit:10:AdderN.o_OA
o_O[11] <= AdderS:G_NBit:11:AdderN.o_OA
o_O[12] <= AdderS:G_NBit:12:AdderN.o_OA
o_O[13] <= AdderS:G_NBit:13:AdderN.o_OA
o_O[14] <= AdderS:G_NBit:14:AdderN.o_OA
o_O[15] <= AdderS:G_NBit:15:AdderN.o_OA
o_O[16] <= AdderS:G_NBit:16:AdderN.o_OA
o_O[17] <= AdderS:G_NBit:17:AdderN.o_OA
o_O[18] <= AdderS:G_NBit:18:AdderN.o_OA
o_O[19] <= AdderS:G_NBit:19:AdderN.o_OA
o_O[20] <= AdderS:G_NBit:20:AdderN.o_OA
o_O[21] <= AdderS:G_NBit:21:AdderN.o_OA
o_O[22] <= AdderS:G_NBit:22:AdderN.o_OA
o_O[23] <= AdderS:G_NBit:23:AdderN.o_OA
o_O[24] <= AdderS:G_NBit:24:AdderN.o_OA
o_O[25] <= AdderS:G_NBit:25:AdderN.o_OA
o_O[26] <= AdderS:G_NBit:26:AdderN.o_OA
o_O[27] <= AdderS:G_NBit:27:AdderN.o_OA
o_O[28] <= AdderS:G_NBit:28:AdderN.o_OA
o_O[29] <= AdderS:G_NBit:29:AdderN.o_OA
o_O[30] <= AdderS:G_NBit:30:AdderN.o_OA
o_O[31] <= AdderS:G_NBit:31:AdderN.o_OA
o_C <= AdderS:G_NBit:31:AdderN.o_OB


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:Adder
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:Adder|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:Adder|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:Adder|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:Adder|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:Adder|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|AddSub:Adder|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|aluLogical:Logical
i_A[0] => result.IN0
i_A[0] => result.IN0
i_A[0] => result.IN0
i_A[0] => result.IN0
i_A[0] => Mux31.IN5
i_A[0] => Mux31.IN6
i_A[0] => Mux31.IN0
i_A[1] => result.IN0
i_A[1] => result.IN0
i_A[1] => result.IN0
i_A[1] => result.IN0
i_A[1] => Mux30.IN5
i_A[1] => Mux30.IN6
i_A[1] => Mux30.IN0
i_A[2] => result.IN0
i_A[2] => result.IN0
i_A[2] => result.IN0
i_A[2] => result.IN0
i_A[2] => Mux29.IN5
i_A[2] => Mux29.IN6
i_A[2] => Mux29.IN0
i_A[3] => result.IN0
i_A[3] => result.IN0
i_A[3] => result.IN0
i_A[3] => result.IN0
i_A[3] => Mux28.IN5
i_A[3] => Mux28.IN6
i_A[3] => Mux28.IN0
i_A[4] => result.IN0
i_A[4] => result.IN0
i_A[4] => result.IN0
i_A[4] => result.IN0
i_A[4] => Mux27.IN5
i_A[4] => Mux27.IN6
i_A[4] => Mux27.IN0
i_A[5] => result.IN0
i_A[5] => result.IN0
i_A[5] => result.IN0
i_A[5] => result.IN0
i_A[5] => Mux26.IN5
i_A[5] => Mux26.IN6
i_A[5] => Mux26.IN0
i_A[6] => result.IN0
i_A[6] => result.IN0
i_A[6] => result.IN0
i_A[6] => result.IN0
i_A[6] => Mux25.IN5
i_A[6] => Mux25.IN6
i_A[6] => Mux25.IN0
i_A[7] => result.IN0
i_A[7] => result.IN0
i_A[7] => result.IN0
i_A[7] => result.IN0
i_A[7] => Mux24.IN5
i_A[7] => Mux24.IN6
i_A[7] => Mux24.IN0
i_A[8] => result.IN0
i_A[8] => result.IN0
i_A[8] => result.IN0
i_A[8] => result.IN0
i_A[8] => Mux23.IN5
i_A[8] => Mux23.IN6
i_A[8] => Mux23.IN0
i_A[9] => result.IN0
i_A[9] => result.IN0
i_A[9] => result.IN0
i_A[9] => result.IN0
i_A[9] => Mux22.IN5
i_A[9] => Mux22.IN6
i_A[9] => Mux22.IN0
i_A[10] => result.IN0
i_A[10] => result.IN0
i_A[10] => result.IN0
i_A[10] => result.IN0
i_A[10] => Mux21.IN5
i_A[10] => Mux21.IN6
i_A[10] => Mux21.IN0
i_A[11] => result.IN0
i_A[11] => result.IN0
i_A[11] => result.IN0
i_A[11] => result.IN0
i_A[11] => Mux20.IN5
i_A[11] => Mux20.IN6
i_A[11] => Mux20.IN0
i_A[12] => result.IN0
i_A[12] => result.IN0
i_A[12] => result.IN0
i_A[12] => result.IN0
i_A[12] => Mux19.IN5
i_A[12] => Mux19.IN6
i_A[12] => Mux19.IN0
i_A[13] => result.IN0
i_A[13] => result.IN0
i_A[13] => result.IN0
i_A[13] => result.IN0
i_A[13] => Mux18.IN5
i_A[13] => Mux18.IN6
i_A[13] => Mux18.IN0
i_A[14] => result.IN0
i_A[14] => result.IN0
i_A[14] => result.IN0
i_A[14] => result.IN0
i_A[14] => Mux17.IN5
i_A[14] => Mux17.IN6
i_A[14] => Mux17.IN0
i_A[15] => result.IN0
i_A[15] => result.IN0
i_A[15] => result.IN0
i_A[15] => result.IN0
i_A[15] => Mux16.IN5
i_A[15] => Mux16.IN6
i_A[15] => Mux16.IN0
i_A[16] => result.IN0
i_A[16] => result.IN0
i_A[16] => result.IN0
i_A[16] => result.IN0
i_A[16] => Mux15.IN5
i_A[16] => Mux15.IN0
i_A[17] => result.IN0
i_A[17] => result.IN0
i_A[17] => result.IN0
i_A[17] => result.IN0
i_A[17] => Mux14.IN5
i_A[17] => Mux14.IN0
i_A[18] => result.IN0
i_A[18] => result.IN0
i_A[18] => result.IN0
i_A[18] => result.IN0
i_A[18] => Mux13.IN5
i_A[18] => Mux13.IN0
i_A[19] => result.IN0
i_A[19] => result.IN0
i_A[19] => result.IN0
i_A[19] => result.IN0
i_A[19] => Mux12.IN5
i_A[19] => Mux12.IN0
i_A[20] => result.IN0
i_A[20] => result.IN0
i_A[20] => result.IN0
i_A[20] => result.IN0
i_A[20] => Mux11.IN5
i_A[20] => Mux11.IN0
i_A[21] => result.IN0
i_A[21] => result.IN0
i_A[21] => result.IN0
i_A[21] => result.IN0
i_A[21] => Mux10.IN5
i_A[21] => Mux10.IN0
i_A[22] => result.IN0
i_A[22] => result.IN0
i_A[22] => result.IN0
i_A[22] => result.IN0
i_A[22] => Mux9.IN5
i_A[22] => Mux9.IN0
i_A[23] => result.IN0
i_A[23] => result.IN0
i_A[23] => result.IN0
i_A[23] => result.IN0
i_A[23] => Mux8.IN5
i_A[23] => Mux8.IN0
i_A[24] => result.IN0
i_A[24] => result.IN0
i_A[24] => result.IN0
i_A[24] => result.IN0
i_A[24] => Mux7.IN5
i_A[24] => Mux7.IN0
i_A[25] => result.IN0
i_A[25] => result.IN0
i_A[25] => result.IN0
i_A[25] => result.IN0
i_A[25] => Mux6.IN5
i_A[25] => Mux6.IN0
i_A[26] => result.IN0
i_A[26] => result.IN0
i_A[26] => result.IN0
i_A[26] => result.IN0
i_A[26] => Mux5.IN5
i_A[26] => Mux5.IN0
i_A[27] => result.IN0
i_A[27] => result.IN0
i_A[27] => result.IN0
i_A[27] => result.IN0
i_A[27] => Mux4.IN5
i_A[27] => Mux4.IN0
i_A[28] => result.IN0
i_A[28] => result.IN0
i_A[28] => result.IN0
i_A[28] => result.IN0
i_A[28] => Mux3.IN5
i_A[28] => Mux3.IN0
i_A[29] => result.IN0
i_A[29] => result.IN0
i_A[29] => result.IN0
i_A[29] => result.IN0
i_A[29] => Mux2.IN5
i_A[29] => Mux2.IN0
i_A[30] => result.IN0
i_A[30] => result.IN0
i_A[30] => result.IN0
i_A[30] => result.IN0
i_A[30] => Mux1.IN5
i_A[30] => Mux1.IN0
i_A[31] => result.IN0
i_A[31] => result.IN0
i_A[31] => result.IN0
i_A[31] => result.IN0
i_A[31] => Mux0.IN5
i_A[31] => Mux0.IN0
i_B[0] => result.IN1
i_B[0] => result.IN1
i_B[0] => result.IN1
i_B[0] => result.IN1
i_B[0] => Mux7.IN7
i_B[0] => Mux15.IN6
i_B[0] => Mux23.IN7
i_B[0] => Mux31.IN7
i_B[0] => Mux15.IN7
i_B[1] => result.IN1
i_B[1] => result.IN1
i_B[1] => result.IN1
i_B[1] => result.IN1
i_B[1] => Mux6.IN7
i_B[1] => Mux14.IN6
i_B[1] => Mux22.IN7
i_B[1] => Mux30.IN7
i_B[1] => Mux14.IN7
i_B[2] => result.IN1
i_B[2] => result.IN1
i_B[2] => result.IN1
i_B[2] => result.IN1
i_B[2] => Mux5.IN7
i_B[2] => Mux13.IN6
i_B[2] => Mux21.IN7
i_B[2] => Mux29.IN7
i_B[2] => Mux13.IN7
i_B[3] => result.IN1
i_B[3] => result.IN1
i_B[3] => result.IN1
i_B[3] => result.IN1
i_B[3] => Mux4.IN7
i_B[3] => Mux12.IN6
i_B[3] => Mux20.IN7
i_B[3] => Mux28.IN7
i_B[3] => Mux12.IN7
i_B[4] => result.IN1
i_B[4] => result.IN1
i_B[4] => result.IN1
i_B[4] => result.IN1
i_B[4] => Mux3.IN7
i_B[4] => Mux11.IN6
i_B[4] => Mux19.IN7
i_B[4] => Mux27.IN7
i_B[4] => Mux11.IN7
i_B[5] => result.IN1
i_B[5] => result.IN1
i_B[5] => result.IN1
i_B[5] => result.IN1
i_B[5] => Mux2.IN7
i_B[5] => Mux10.IN6
i_B[5] => Mux18.IN7
i_B[5] => Mux26.IN7
i_B[5] => Mux10.IN7
i_B[6] => result.IN1
i_B[6] => result.IN1
i_B[6] => result.IN1
i_B[6] => result.IN1
i_B[6] => Mux1.IN7
i_B[6] => Mux9.IN6
i_B[6] => Mux17.IN7
i_B[6] => Mux25.IN7
i_B[6] => Mux9.IN7
i_B[7] => result.IN1
i_B[7] => result.IN1
i_B[7] => result.IN1
i_B[7] => result.IN1
i_B[7] => Mux0.IN7
i_B[7] => Mux8.IN6
i_B[7] => Mux16.IN7
i_B[7] => Mux24.IN7
i_B[7] => Mux8.IN7
i_B[8] => result.IN1
i_B[8] => result.IN1
i_B[8] => result.IN1
i_B[8] => result.IN1
i_B[8] => Mux7.IN6
i_B[9] => result.IN1
i_B[9] => result.IN1
i_B[9] => result.IN1
i_B[9] => result.IN1
i_B[9] => Mux6.IN6
i_B[10] => result.IN1
i_B[10] => result.IN1
i_B[10] => result.IN1
i_B[10] => result.IN1
i_B[10] => Mux5.IN6
i_B[11] => result.IN1
i_B[11] => result.IN1
i_B[11] => result.IN1
i_B[11] => result.IN1
i_B[11] => Mux4.IN6
i_B[12] => result.IN1
i_B[12] => result.IN1
i_B[12] => result.IN1
i_B[12] => result.IN1
i_B[12] => Mux3.IN6
i_B[13] => result.IN1
i_B[13] => result.IN1
i_B[13] => result.IN1
i_B[13] => result.IN1
i_B[13] => Mux2.IN6
i_B[14] => result.IN1
i_B[14] => result.IN1
i_B[14] => result.IN1
i_B[14] => result.IN1
i_B[14] => Mux1.IN6
i_B[15] => result.IN1
i_B[15] => result.IN1
i_B[15] => result.IN1
i_B[15] => result.IN1
i_B[15] => Mux0.IN6
i_B[16] => result.IN1
i_B[16] => result.IN1
i_B[16] => result.IN1
i_B[16] => result.IN1
i_B[17] => result.IN1
i_B[17] => result.IN1
i_B[17] => result.IN1
i_B[17] => result.IN1
i_B[18] => result.IN1
i_B[18] => result.IN1
i_B[18] => result.IN1
i_B[18] => result.IN1
i_B[19] => result.IN1
i_B[19] => result.IN1
i_B[19] => result.IN1
i_B[19] => result.IN1
i_B[20] => result.IN1
i_B[20] => result.IN1
i_B[20] => result.IN1
i_B[20] => result.IN1
i_B[21] => result.IN1
i_B[21] => result.IN1
i_B[21] => result.IN1
i_B[21] => result.IN1
i_B[22] => result.IN1
i_B[22] => result.IN1
i_B[22] => result.IN1
i_B[22] => result.IN1
i_B[23] => result.IN1
i_B[23] => result.IN1
i_B[23] => result.IN1
i_B[23] => result.IN1
i_B[24] => result.IN1
i_B[24] => result.IN1
i_B[24] => result.IN1
i_B[24] => result.IN1
i_B[25] => result.IN1
i_B[25] => result.IN1
i_B[25] => result.IN1
i_B[25] => result.IN1
i_B[26] => result.IN1
i_B[26] => result.IN1
i_B[26] => result.IN1
i_B[26] => result.IN1
i_B[27] => result.IN1
i_B[27] => result.IN1
i_B[27] => result.IN1
i_B[27] => result.IN1
i_B[28] => result.IN1
i_B[28] => result.IN1
i_B[28] => result.IN1
i_B[28] => result.IN1
i_B[29] => result.IN1
i_B[29] => result.IN1
i_B[29] => result.IN1
i_B[29] => result.IN1
i_B[30] => result.IN1
i_B[30] => result.IN1
i_B[30] => result.IN1
i_B[30] => result.IN1
i_B[31] => result.IN1
i_B[31] => result.IN1
i_B[31] => result.IN1
i_B[31] => result.IN1
i_control[0] => Mux0.IN10
i_control[0] => Mux1.IN10
i_control[0] => Mux2.IN10
i_control[0] => Mux3.IN10
i_control[0] => Mux4.IN10
i_control[0] => Mux5.IN10
i_control[0] => Mux6.IN10
i_control[0] => Mux7.IN10
i_control[0] => Mux8.IN10
i_control[0] => Mux9.IN10
i_control[0] => Mux10.IN10
i_control[0] => Mux11.IN10
i_control[0] => Mux12.IN10
i_control[0] => Mux13.IN10
i_control[0] => Mux14.IN10
i_control[0] => Mux15.IN10
i_control[0] => Mux16.IN10
i_control[0] => Mux17.IN10
i_control[0] => Mux18.IN10
i_control[0] => Mux19.IN10
i_control[0] => Mux20.IN10
i_control[0] => Mux21.IN10
i_control[0] => Mux22.IN10
i_control[0] => Mux23.IN10
i_control[0] => Mux24.IN10
i_control[0] => Mux25.IN10
i_control[0] => Mux26.IN10
i_control[0] => Mux27.IN10
i_control[0] => Mux28.IN10
i_control[0] => Mux29.IN10
i_control[0] => Mux30.IN10
i_control[0] => Mux31.IN10
i_control[1] => Mux0.IN9
i_control[1] => Mux1.IN9
i_control[1] => Mux2.IN9
i_control[1] => Mux3.IN9
i_control[1] => Mux4.IN9
i_control[1] => Mux5.IN9
i_control[1] => Mux6.IN9
i_control[1] => Mux7.IN9
i_control[1] => Mux8.IN9
i_control[1] => Mux9.IN9
i_control[1] => Mux10.IN9
i_control[1] => Mux11.IN9
i_control[1] => Mux12.IN9
i_control[1] => Mux13.IN9
i_control[1] => Mux14.IN9
i_control[1] => Mux15.IN9
i_control[1] => Mux16.IN9
i_control[1] => Mux17.IN9
i_control[1] => Mux18.IN9
i_control[1] => Mux19.IN9
i_control[1] => Mux20.IN9
i_control[1] => Mux21.IN9
i_control[1] => Mux22.IN9
i_control[1] => Mux23.IN9
i_control[1] => Mux24.IN9
i_control[1] => Mux25.IN9
i_control[1] => Mux26.IN9
i_control[1] => Mux27.IN9
i_control[1] => Mux28.IN9
i_control[1] => Mux29.IN9
i_control[1] => Mux30.IN9
i_control[1] => Mux31.IN9
i_control[2] => Mux0.IN8
i_control[2] => Mux1.IN8
i_control[2] => Mux2.IN8
i_control[2] => Mux3.IN8
i_control[2] => Mux4.IN8
i_control[2] => Mux5.IN8
i_control[2] => Mux6.IN8
i_control[2] => Mux7.IN8
i_control[2] => Mux8.IN8
i_control[2] => Mux9.IN8
i_control[2] => Mux10.IN8
i_control[2] => Mux11.IN8
i_control[2] => Mux12.IN8
i_control[2] => Mux13.IN8
i_control[2] => Mux14.IN8
i_control[2] => Mux15.IN8
i_control[2] => Mux16.IN8
i_control[2] => Mux17.IN8
i_control[2] => Mux18.IN8
i_control[2] => Mux19.IN8
i_control[2] => Mux20.IN8
i_control[2] => Mux21.IN8
i_control[2] => Mux22.IN8
i_control[2] => Mux23.IN8
i_control[2] => Mux24.IN8
i_control[2] => Mux25.IN8
i_control[2] => Mux26.IN8
i_control[2] => Mux27.IN8
i_control[2] => Mux28.IN8
i_control[2] => Mux29.IN8
i_control[2] => Mux30.IN8
i_control[2] => Mux31.IN8
o_result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR
i_X[0] => mux2t1_N:MUX1.i_D0[0]
i_X[1] => mux2t1_N:MUX1.i_D0[1]
i_X[1] => mux2t1_N:MUX1.i_D1[0]
i_X[2] => mux2t1_N:MUX1.i_D0[2]
i_X[2] => mux2t1_N:MUX1.i_D1[1]
i_X[3] => mux2t1_N:MUX1.i_D0[3]
i_X[3] => mux2t1_N:MUX1.i_D1[2]
i_X[4] => mux2t1_N:MUX1.i_D0[4]
i_X[4] => mux2t1_N:MUX1.i_D1[3]
i_X[5] => mux2t1_N:MUX1.i_D0[5]
i_X[5] => mux2t1_N:MUX1.i_D1[4]
i_X[6] => mux2t1_N:MUX1.i_D0[6]
i_X[6] => mux2t1_N:MUX1.i_D1[5]
i_X[7] => mux2t1_N:MUX1.i_D0[7]
i_X[7] => mux2t1_N:MUX1.i_D1[6]
i_X[8] => mux2t1_N:MUX1.i_D0[8]
i_X[8] => mux2t1_N:MUX1.i_D1[7]
i_X[9] => mux2t1_N:MUX1.i_D0[9]
i_X[9] => mux2t1_N:MUX1.i_D1[8]
i_X[10] => mux2t1_N:MUX1.i_D0[10]
i_X[10] => mux2t1_N:MUX1.i_D1[9]
i_X[11] => mux2t1_N:MUX1.i_D0[11]
i_X[11] => mux2t1_N:MUX1.i_D1[10]
i_X[12] => mux2t1_N:MUX1.i_D0[12]
i_X[12] => mux2t1_N:MUX1.i_D1[11]
i_X[13] => mux2t1_N:MUX1.i_D0[13]
i_X[13] => mux2t1_N:MUX1.i_D1[12]
i_X[14] => mux2t1_N:MUX1.i_D0[14]
i_X[14] => mux2t1_N:MUX1.i_D1[13]
i_X[15] => mux2t1_N:MUX1.i_D0[15]
i_X[15] => mux2t1_N:MUX1.i_D1[14]
i_X[16] => mux2t1_N:MUX1.i_D0[16]
i_X[16] => mux2t1_N:MUX1.i_D1[15]
i_X[17] => mux2t1_N:MUX1.i_D0[17]
i_X[17] => mux2t1_N:MUX1.i_D1[16]
i_X[18] => mux2t1_N:MUX1.i_D0[18]
i_X[18] => mux2t1_N:MUX1.i_D1[17]
i_X[19] => mux2t1_N:MUX1.i_D0[19]
i_X[19] => mux2t1_N:MUX1.i_D1[18]
i_X[20] => mux2t1_N:MUX1.i_D0[20]
i_X[20] => mux2t1_N:MUX1.i_D1[19]
i_X[21] => mux2t1_N:MUX1.i_D0[21]
i_X[21] => mux2t1_N:MUX1.i_D1[20]
i_X[22] => mux2t1_N:MUX1.i_D0[22]
i_X[22] => mux2t1_N:MUX1.i_D1[21]
i_X[23] => mux2t1_N:MUX1.i_D0[23]
i_X[23] => mux2t1_N:MUX1.i_D1[22]
i_X[24] => mux2t1_N:MUX1.i_D0[24]
i_X[24] => mux2t1_N:MUX1.i_D1[23]
i_X[25] => mux2t1_N:MUX1.i_D0[25]
i_X[25] => mux2t1_N:MUX1.i_D1[24]
i_X[26] => mux2t1_N:MUX1.i_D0[26]
i_X[26] => mux2t1_N:MUX1.i_D1[25]
i_X[27] => mux2t1_N:MUX1.i_D0[27]
i_X[27] => mux2t1_N:MUX1.i_D1[26]
i_X[28] => mux2t1_N:MUX1.i_D0[28]
i_X[28] => mux2t1_N:MUX1.i_D1[27]
i_X[29] => mux2t1_N:MUX1.i_D0[29]
i_X[29] => mux2t1_N:MUX1.i_D1[28]
i_X[30] => mux2t1_N:MUX1.i_D0[30]
i_X[30] => mux2t1_N:MUX1.i_D1[29]
i_X[31] => s_MUX1IN[31].IN0
i_X[31] => mux2t1_N:MUX1.i_D0[31]
i_X[31] => mux2t1_N:MUX1.i_D1[30]
i_Shift[0] => mux2t1_N:MUX1.i_S
i_Shift[1] => mux2t1_N:MUX2.i_S
i_Shift[2] => mux2t1_N:MUX4.i_S
i_Shift[3] => mux2t1_N:MUX8.i_S
i_Shift[4] => mux2t1_N:MUX16.i_S
i_LorA => s_MUX1IN[31].IN1
i_LorA => s_MUX2IN[31].IN1
i_LorA => s_MUX4IN[31].IN1
i_LorA => s_MUX8IN[31].IN1
i_LorA => s_MUX16IN[31].IN1
o_Y[0] <= mux2t1_N:MUX16.o_O[0]
o_Y[1] <= mux2t1_N:MUX16.o_O[1]
o_Y[2] <= mux2t1_N:MUX16.o_O[2]
o_Y[3] <= mux2t1_N:MUX16.o_O[3]
o_Y[4] <= mux2t1_N:MUX16.o_O[4]
o_Y[5] <= mux2t1_N:MUX16.o_O[5]
o_Y[6] <= mux2t1_N:MUX16.o_O[6]
o_Y[7] <= mux2t1_N:MUX16.o_O[7]
o_Y[8] <= mux2t1_N:MUX16.o_O[8]
o_Y[9] <= mux2t1_N:MUX16.o_O[9]
o_Y[10] <= mux2t1_N:MUX16.o_O[10]
o_Y[11] <= mux2t1_N:MUX16.o_O[11]
o_Y[12] <= mux2t1_N:MUX16.o_O[12]
o_Y[13] <= mux2t1_N:MUX16.o_O[13]
o_Y[14] <= mux2t1_N:MUX16.o_O[14]
o_Y[15] <= mux2t1_N:MUX16.o_O[15]
o_Y[16] <= mux2t1_N:MUX16.o_O[16]
o_Y[17] <= mux2t1_N:MUX16.o_O[17]
o_Y[18] <= mux2t1_N:MUX16.o_O[18]
o_Y[19] <= mux2t1_N:MUX16.o_O[19]
o_Y[20] <= mux2t1_N:MUX16.o_O[20]
o_Y[21] <= mux2t1_N:MUX16.o_O[21]
o_Y[22] <= mux2t1_N:MUX16.o_O[22]
o_Y[23] <= mux2t1_N:MUX16.o_O[23]
o_Y[24] <= mux2t1_N:MUX16.o_O[24]
o_Y[25] <= mux2t1_N:MUX16.o_O[25]
o_Y[26] <= mux2t1_N:MUX16.o_O[26]
o_Y[27] <= mux2t1_N:MUX16.o_O[27]
o_Y[28] <= mux2t1_N:MUX16.o_O[28]
o_Y[29] <= mux2t1_N:MUX16.o_O[29]
o_Y[30] <= mux2t1_N:MUX16.o_O[30]
o_Y[31] <= mux2t1_N:MUX16.o_O[31]


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|rightBarrelShifter:shiftR|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL
i_X[0] => mux2t1_N:MUX1.i_D0[0]
i_X[0] => mux2t1_N:MUX1.i_D1[1]
i_X[1] => mux2t1_N:MUX1.i_D0[1]
i_X[1] => mux2t1_N:MUX1.i_D1[2]
i_X[2] => mux2t1_N:MUX1.i_D0[2]
i_X[2] => mux2t1_N:MUX1.i_D1[3]
i_X[3] => mux2t1_N:MUX1.i_D0[3]
i_X[3] => mux2t1_N:MUX1.i_D1[4]
i_X[4] => mux2t1_N:MUX1.i_D0[4]
i_X[4] => mux2t1_N:MUX1.i_D1[5]
i_X[5] => mux2t1_N:MUX1.i_D0[5]
i_X[5] => mux2t1_N:MUX1.i_D1[6]
i_X[6] => mux2t1_N:MUX1.i_D0[6]
i_X[6] => mux2t1_N:MUX1.i_D1[7]
i_X[7] => mux2t1_N:MUX1.i_D0[7]
i_X[7] => mux2t1_N:MUX1.i_D1[8]
i_X[8] => mux2t1_N:MUX1.i_D0[8]
i_X[8] => mux2t1_N:MUX1.i_D1[9]
i_X[9] => mux2t1_N:MUX1.i_D0[9]
i_X[9] => mux2t1_N:MUX1.i_D1[10]
i_X[10] => mux2t1_N:MUX1.i_D0[10]
i_X[10] => mux2t1_N:MUX1.i_D1[11]
i_X[11] => mux2t1_N:MUX1.i_D0[11]
i_X[11] => mux2t1_N:MUX1.i_D1[12]
i_X[12] => mux2t1_N:MUX1.i_D0[12]
i_X[12] => mux2t1_N:MUX1.i_D1[13]
i_X[13] => mux2t1_N:MUX1.i_D0[13]
i_X[13] => mux2t1_N:MUX1.i_D1[14]
i_X[14] => mux2t1_N:MUX1.i_D0[14]
i_X[14] => mux2t1_N:MUX1.i_D1[15]
i_X[15] => mux2t1_N:MUX1.i_D0[15]
i_X[15] => mux2t1_N:MUX1.i_D1[16]
i_X[16] => mux2t1_N:MUX1.i_D0[16]
i_X[16] => mux2t1_N:MUX1.i_D1[17]
i_X[17] => mux2t1_N:MUX1.i_D0[17]
i_X[17] => mux2t1_N:MUX1.i_D1[18]
i_X[18] => mux2t1_N:MUX1.i_D0[18]
i_X[18] => mux2t1_N:MUX1.i_D1[19]
i_X[19] => mux2t1_N:MUX1.i_D0[19]
i_X[19] => mux2t1_N:MUX1.i_D1[20]
i_X[20] => mux2t1_N:MUX1.i_D0[20]
i_X[20] => mux2t1_N:MUX1.i_D1[21]
i_X[21] => mux2t1_N:MUX1.i_D0[21]
i_X[21] => mux2t1_N:MUX1.i_D1[22]
i_X[22] => mux2t1_N:MUX1.i_D0[22]
i_X[22] => mux2t1_N:MUX1.i_D1[23]
i_X[23] => mux2t1_N:MUX1.i_D0[23]
i_X[23] => mux2t1_N:MUX1.i_D1[24]
i_X[24] => mux2t1_N:MUX1.i_D0[24]
i_X[24] => mux2t1_N:MUX1.i_D1[25]
i_X[25] => mux2t1_N:MUX1.i_D0[25]
i_X[25] => mux2t1_N:MUX1.i_D1[26]
i_X[26] => mux2t1_N:MUX1.i_D0[26]
i_X[26] => mux2t1_N:MUX1.i_D1[27]
i_X[27] => mux2t1_N:MUX1.i_D0[27]
i_X[27] => mux2t1_N:MUX1.i_D1[28]
i_X[28] => mux2t1_N:MUX1.i_D0[28]
i_X[28] => mux2t1_N:MUX1.i_D1[29]
i_X[29] => mux2t1_N:MUX1.i_D0[29]
i_X[29] => mux2t1_N:MUX1.i_D1[30]
i_X[30] => mux2t1_N:MUX1.i_D0[30]
i_X[30] => mux2t1_N:MUX1.i_D1[31]
i_X[31] => mux2t1_N:MUX1.i_D0[31]
i_Shift[0] => mux2t1_N:MUX1.i_S
i_Shift[1] => mux2t1_N:MUX2.i_S
i_Shift[2] => mux2t1_N:MUX4.i_S
i_Shift[3] => mux2t1_N:MUX8.i_S
i_Shift[4] => mux2t1_N:MUX16.i_S
o_Y[0] <= mux2t1_N:MUX16.o_O[0]
o_Y[1] <= mux2t1_N:MUX16.o_O[1]
o_Y[2] <= mux2t1_N:MUX16.o_O[2]
o_Y[3] <= mux2t1_N:MUX16.o_O[3]
o_Y[4] <= mux2t1_N:MUX16.o_O[4]
o_Y[5] <= mux2t1_N:MUX16.o_O[5]
o_Y[6] <= mux2t1_N:MUX16.o_O[6]
o_Y[7] <= mux2t1_N:MUX16.o_O[7]
o_Y[8] <= mux2t1_N:MUX16.o_O[8]
o_Y[9] <= mux2t1_N:MUX16.o_O[9]
o_Y[10] <= mux2t1_N:MUX16.o_O[10]
o_Y[11] <= mux2t1_N:MUX16.o_O[11]
o_Y[12] <= mux2t1_N:MUX16.o_O[12]
o_Y[13] <= mux2t1_N:MUX16.o_O[13]
o_Y[14] <= mux2t1_N:MUX16.o_O[14]
o_Y[15] <= mux2t1_N:MUX16.o_O[15]
o_Y[16] <= mux2t1_N:MUX16.o_O[16]
o_Y[17] <= mux2t1_N:MUX16.o_O[17]
o_Y[18] <= mux2t1_N:MUX16.o_O[18]
o_Y[19] <= mux2t1_N:MUX16.o_O[19]
o_Y[20] <= mux2t1_N:MUX16.o_O[20]
o_Y[21] <= mux2t1_N:MUX16.o_O[21]
o_Y[22] <= mux2t1_N:MUX16.o_O[22]
o_Y[23] <= mux2t1_N:MUX16.o_O[23]
o_Y[24] <= mux2t1_N:MUX16.o_O[24]
o_Y[25] <= mux2t1_N:MUX16.o_O[25]
o_Y[26] <= mux2t1_N:MUX16.o_O[26]
o_Y[27] <= mux2t1_N:MUX16.o_O[27]
o_Y[28] <= mux2t1_N:MUX16.o_O[28]
o_Y[29] <= mux2t1_N:MUX16.o_O[29]
o_Y[30] <= mux2t1_N:MUX16.o_O[30]
o_Y[31] <= mux2t1_N:MUX16.o_O[31]


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX1|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX2|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX4|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX8|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|leftBarrelShifter:shiftL|mux2t1_N:MUX16|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|ComparatorUnit:comparator
branch_type => do_branch.IN1
branch_type => do_branch.IN1
sub_out[0] => Equal0.IN31
sub_out[1] => Equal0.IN30
sub_out[2] => Equal0.IN29
sub_out[3] => Equal0.IN28
sub_out[4] => Equal0.IN27
sub_out[5] => Equal0.IN26
sub_out[6] => Equal0.IN25
sub_out[7] => Equal0.IN24
sub_out[8] => Equal0.IN23
sub_out[9] => Equal0.IN22
sub_out[10] => Equal0.IN21
sub_out[11] => Equal0.IN20
sub_out[12] => Equal0.IN19
sub_out[13] => Equal0.IN18
sub_out[14] => Equal0.IN17
sub_out[15] => Equal0.IN16
sub_out[16] => Equal0.IN15
sub_out[17] => Equal0.IN14
sub_out[18] => Equal0.IN13
sub_out[19] => Equal0.IN12
sub_out[20] => Equal0.IN11
sub_out[21] => Equal0.IN10
sub_out[22] => Equal0.IN9
sub_out[23] => Equal0.IN8
sub_out[24] => Equal0.IN7
sub_out[25] => Equal0.IN6
sub_out[26] => Equal0.IN5
sub_out[27] => Equal0.IN4
sub_out[28] => Equal0.IN3
sub_out[29] => Equal0.IN2
sub_out[30] => Equal0.IN1
sub_out[31] => Equal0.IN0
do_branch <= do_branch.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|sltU:sltUnit
SubOut => sltOut[0].DATAIN
sltOut[0] <= SubOut.DB_MAX_OUTPUT_PORT_TYPE
sltOut[1] <= <GND>
sltOut[2] <= <GND>
sltOut[3] <= <GND>
sltOut[4] <= <GND>
sltOut[5] <= <GND>
sltOut[6] <= <GND>
sltOut[7] <= <GND>
sltOut[8] <= <GND>
sltOut[9] <= <GND>
sltOut[10] <= <GND>
sltOut[11] <= <GND>
sltOut[12] <= <GND>
sltOut[13] <= <GND>
sltOut[14] <= <GND>
sltOut[15] <= <GND>
sltOut[16] <= <GND>
sltOut[17] <= <GND>
sltOut[18] <= <GND>
sltOut[19] <= <GND>
sltOut[20] <= <GND>
sltOut[21] <= <GND>
sltOut[22] <= <GND>
sltOut[23] <= <GND>
sltOut[24] <= <GND>
sltOut[25] <= <GND>
sltOut[26] <= <GND>
sltOut[27] <= <GND>
sltOut[28] <= <GND>
sltOut[29] <= <GND>
sltOut[30] <= <GND>
sltOut[31] <= <GND>


|MIPS_Processor|ALU:aluunit|mux32bit4t1:bigMux
i_A[0] => Mux31.IN0
i_A[1] => Mux30.IN0
i_A[2] => Mux29.IN0
i_A[3] => Mux28.IN0
i_A[4] => Mux27.IN0
i_A[5] => Mux26.IN0
i_A[6] => Mux25.IN0
i_A[7] => Mux24.IN0
i_A[8] => Mux23.IN0
i_A[9] => Mux22.IN0
i_A[10] => Mux21.IN0
i_A[11] => Mux20.IN0
i_A[12] => Mux19.IN0
i_A[13] => Mux18.IN0
i_A[14] => Mux17.IN0
i_A[15] => Mux16.IN0
i_A[16] => Mux15.IN0
i_A[17] => Mux14.IN0
i_A[18] => Mux13.IN0
i_A[19] => Mux12.IN0
i_A[20] => Mux11.IN0
i_A[21] => Mux10.IN0
i_A[22] => Mux9.IN0
i_A[23] => Mux8.IN0
i_A[24] => Mux7.IN0
i_A[25] => Mux6.IN0
i_A[26] => Mux5.IN0
i_A[27] => Mux4.IN0
i_A[28] => Mux3.IN0
i_A[29] => Mux2.IN0
i_A[30] => Mux1.IN0
i_A[31] => Mux0.IN0
i_B[0] => Mux31.IN1
i_B[1] => Mux30.IN1
i_B[2] => Mux29.IN1
i_B[3] => Mux28.IN1
i_B[4] => Mux27.IN1
i_B[5] => Mux26.IN1
i_B[6] => Mux25.IN1
i_B[7] => Mux24.IN1
i_B[8] => Mux23.IN1
i_B[9] => Mux22.IN1
i_B[10] => Mux21.IN1
i_B[11] => Mux20.IN1
i_B[12] => Mux19.IN1
i_B[13] => Mux18.IN1
i_B[14] => Mux17.IN1
i_B[15] => Mux16.IN1
i_B[16] => Mux15.IN1
i_B[17] => Mux14.IN1
i_B[18] => Mux13.IN1
i_B[19] => Mux12.IN1
i_B[20] => Mux11.IN1
i_B[21] => Mux10.IN1
i_B[22] => Mux9.IN1
i_B[23] => Mux8.IN1
i_B[24] => Mux7.IN1
i_B[25] => Mux6.IN1
i_B[26] => Mux5.IN1
i_B[27] => Mux4.IN1
i_B[28] => Mux3.IN1
i_B[29] => Mux2.IN1
i_B[30] => Mux1.IN1
i_B[31] => Mux0.IN1
i_C[0] => Mux31.IN2
i_C[1] => Mux30.IN2
i_C[2] => Mux29.IN2
i_C[3] => Mux28.IN2
i_C[4] => Mux27.IN2
i_C[5] => Mux26.IN2
i_C[6] => Mux25.IN2
i_C[7] => Mux24.IN2
i_C[8] => Mux23.IN2
i_C[9] => Mux22.IN2
i_C[10] => Mux21.IN2
i_C[11] => Mux20.IN2
i_C[12] => Mux19.IN2
i_C[13] => Mux18.IN2
i_C[14] => Mux17.IN2
i_C[15] => Mux16.IN2
i_C[16] => Mux15.IN2
i_C[17] => Mux14.IN2
i_C[18] => Mux13.IN2
i_C[19] => Mux12.IN2
i_C[20] => Mux11.IN2
i_C[21] => Mux10.IN2
i_C[22] => Mux9.IN2
i_C[23] => Mux8.IN2
i_C[24] => Mux7.IN2
i_C[25] => Mux6.IN2
i_C[26] => Mux5.IN2
i_C[27] => Mux4.IN2
i_C[28] => Mux3.IN2
i_C[29] => Mux2.IN2
i_C[30] => Mux1.IN2
i_C[31] => Mux0.IN2
i_D[0] => Mux31.IN3
i_D[1] => Mux30.IN3
i_D[2] => Mux29.IN3
i_D[3] => Mux28.IN3
i_D[4] => Mux27.IN3
i_D[5] => Mux26.IN3
i_D[6] => Mux25.IN3
i_D[7] => Mux24.IN3
i_D[8] => Mux23.IN3
i_D[9] => Mux22.IN3
i_D[10] => Mux21.IN3
i_D[11] => Mux20.IN3
i_D[12] => Mux19.IN3
i_D[13] => Mux18.IN3
i_D[14] => Mux17.IN3
i_D[15] => Mux16.IN3
i_D[16] => Mux15.IN3
i_D[17] => Mux14.IN3
i_D[18] => Mux13.IN3
i_D[19] => Mux12.IN3
i_D[20] => Mux11.IN3
i_D[21] => Mux10.IN3
i_D[22] => Mux9.IN3
i_D[23] => Mux8.IN3
i_D[24] => Mux7.IN3
i_D[25] => Mux6.IN3
i_D[26] => Mux5.IN3
i_D[27] => Mux4.IN3
i_D[28] => Mux3.IN3
i_D[29] => Mux2.IN3
i_D[30] => Mux1.IN3
i_D[31] => Mux0.IN3
i_select[0] => Mux0.IN5
i_select[0] => Mux1.IN5
i_select[0] => Mux2.IN5
i_select[0] => Mux3.IN5
i_select[0] => Mux4.IN5
i_select[0] => Mux5.IN5
i_select[0] => Mux6.IN5
i_select[0] => Mux7.IN5
i_select[0] => Mux8.IN5
i_select[0] => Mux9.IN5
i_select[0] => Mux10.IN5
i_select[0] => Mux11.IN5
i_select[0] => Mux12.IN5
i_select[0] => Mux13.IN5
i_select[0] => Mux14.IN5
i_select[0] => Mux15.IN5
i_select[0] => Mux16.IN5
i_select[0] => Mux17.IN5
i_select[0] => Mux18.IN5
i_select[0] => Mux19.IN5
i_select[0] => Mux20.IN5
i_select[0] => Mux21.IN5
i_select[0] => Mux22.IN5
i_select[0] => Mux23.IN5
i_select[0] => Mux24.IN5
i_select[0] => Mux25.IN5
i_select[0] => Mux26.IN5
i_select[0] => Mux27.IN5
i_select[0] => Mux28.IN5
i_select[0] => Mux29.IN5
i_select[0] => Mux30.IN5
i_select[0] => Mux31.IN5
i_select[1] => Mux0.IN4
i_select[1] => Mux1.IN4
i_select[1] => Mux2.IN4
i_select[1] => Mux3.IN4
i_select[1] => Mux4.IN4
i_select[1] => Mux5.IN4
i_select[1] => Mux6.IN4
i_select[1] => Mux7.IN4
i_select[1] => Mux8.IN4
i_select[1] => Mux9.IN4
i_select[1] => Mux10.IN4
i_select[1] => Mux11.IN4
i_select[1] => Mux12.IN4
i_select[1] => Mux13.IN4
i_select[1] => Mux14.IN4
i_select[1] => Mux15.IN4
i_select[1] => Mux16.IN4
i_select[1] => Mux17.IN4
i_select[1] => Mux18.IN4
i_select[1] => Mux19.IN4
i_select[1] => Mux20.IN4
i_select[1] => Mux21.IN4
i_select[1] => Mux22.IN4
i_select[1] => Mux23.IN4
i_select[1] => Mux24.IN4
i_select[1] => Mux25.IN4
i_select[1] => Mux26.IN4
i_select[1] => Mux27.IN4
i_select[1] => Mux28.IN4
i_select[1] => Mux29.IN4
i_select[1] => Mux30.IN4
i_select[1] => Mux31.IN4
o_result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALU:aluunit|mux2t1_N:littleMux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:aluSrc|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shiftL2:JumpAddrComp
i_I[0] => o_O[2].DATAIN
i_I[1] => o_O[3].DATAIN
i_I[2] => o_O[4].DATAIN
i_I[3] => o_O[5].DATAIN
i_I[4] => o_O[6].DATAIN
i_I[5] => o_O[7].DATAIN
i_I[6] => o_O[8].DATAIN
i_I[7] => o_O[9].DATAIN
i_I[8] => o_O[10].DATAIN
i_I[9] => o_O[11].DATAIN
i_I[10] => o_O[12].DATAIN
i_I[11] => o_O[13].DATAIN
i_I[12] => o_O[14].DATAIN
i_I[13] => o_O[15].DATAIN
i_I[14] => o_O[16].DATAIN
i_I[15] => o_O[17].DATAIN
i_I[16] => o_O[18].DATAIN
i_I[17] => o_O[19].DATAIN
i_I[18] => o_O[20].DATAIN
i_I[19] => o_O[21].DATAIN
i_I[20] => o_O[22].DATAIN
i_I[21] => o_O[23].DATAIN
i_I[22] => o_O[24].DATAIN
i_I[23] => o_O[25].DATAIN
i_I[24] => o_O[26].DATAIN
i_I[25] => o_O[27].DATAIN
i_I[26] => o_O[28].DATAIN
i_I[27] => o_O[29].DATAIN
i_I[28] => o_O[30].DATAIN
i_I[29] => o_O[31].DATAIN
i_I[30] => ~NO_FANOUT~
i_I[31] => ~NO_FANOUT~
o_O[0] <= <GND>
o_O[1] <= <GND>
o_O[2] <= i_I[0].DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= i_I[1].DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= i_I[2].DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= i_I[3].DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= i_I[4].DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= i_I[5].DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= i_I[6].DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= i_I[7].DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= i_I[8].DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= i_I[9].DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= i_I[10].DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= i_I[11].DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= i_I[12].DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= i_I[13].DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= i_I[14].DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= i_I[15].DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= i_I[16].DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= i_I[17].DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= i_I[18].DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= i_I[19].DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= i_I[20].DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= i_I[21].DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= i_I[22].DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= i_I[23].DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= i_I[24].DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= i_I[25].DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= i_I[26].DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= i_I[27].DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= i_I[28].DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= i_I[29].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extender:sign_ext
i_Data[0] => o_Data[0].DATAIN
i_Data[1] => o_Data[1].DATAIN
i_Data[2] => o_Data[2].DATAIN
i_Data[3] => o_Data[3].DATAIN
i_Data[4] => o_Data[4].DATAIN
i_Data[5] => o_Data[5].DATAIN
i_Data[6] => o_Data[6].DATAIN
i_Data[7] => o_Data[7].DATAIN
i_Data[8] => o_Data[8].DATAIN
i_Data[9] => o_Data[9].DATAIN
i_Data[10] => o_Data[10].DATAIN
i_Data[11] => o_Data[11].DATAIN
i_Data[12] => o_Data[12].DATAIN
i_Data[13] => o_Data[13].DATAIN
i_Data[14] => o_Data[14].DATAIN
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data.IN0
i_Data[15] => o_Data[15].DATAIN
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
i_sign => o_Data.IN1
o_Data[0] <= i_Data[0].DB_MAX_OUTPUT_PORT_TYPE
o_Data[1] <= i_Data[1].DB_MAX_OUTPUT_PORT_TYPE
o_Data[2] <= i_Data[2].DB_MAX_OUTPUT_PORT_TYPE
o_Data[3] <= i_Data[3].DB_MAX_OUTPUT_PORT_TYPE
o_Data[4] <= i_Data[4].DB_MAX_OUTPUT_PORT_TYPE
o_Data[5] <= i_Data[5].DB_MAX_OUTPUT_PORT_TYPE
o_Data[6] <= i_Data[6].DB_MAX_OUTPUT_PORT_TYPE
o_Data[7] <= i_Data[7].DB_MAX_OUTPUT_PORT_TYPE
o_Data[8] <= i_Data[8].DB_MAX_OUTPUT_PORT_TYPE
o_Data[9] <= i_Data[9].DB_MAX_OUTPUT_PORT_TYPE
o_Data[10] <= i_Data[10].DB_MAX_OUTPUT_PORT_TYPE
o_Data[11] <= i_Data[11].DB_MAX_OUTPUT_PORT_TYPE
o_Data[12] <= i_Data[12].DB_MAX_OUTPUT_PORT_TYPE
o_Data[13] <= i_Data[13].DB_MAX_OUTPUT_PORT_TYPE
o_Data[14] <= i_Data[14].DB_MAX_OUTPUT_PORT_TYPE
o_Data[15] <= i_Data[15].DB_MAX_OUTPUT_PORT_TYPE
o_Data[16] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[17] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[18] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[19] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[20] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[21] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[22] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[23] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[24] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[25] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[26] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[27] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[28] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[29] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[30] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE
o_Data[31] <= o_Data.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shiftL2:BranchComp
i_I[0] => o_O[2].DATAIN
i_I[1] => o_O[3].DATAIN
i_I[2] => o_O[4].DATAIN
i_I[3] => o_O[5].DATAIN
i_I[4] => o_O[6].DATAIN
i_I[5] => o_O[7].DATAIN
i_I[6] => o_O[8].DATAIN
i_I[7] => o_O[9].DATAIN
i_I[8] => o_O[10].DATAIN
i_I[9] => o_O[11].DATAIN
i_I[10] => o_O[12].DATAIN
i_I[11] => o_O[13].DATAIN
i_I[12] => o_O[14].DATAIN
i_I[13] => o_O[15].DATAIN
i_I[14] => o_O[16].DATAIN
i_I[15] => o_O[17].DATAIN
i_I[16] => o_O[18].DATAIN
i_I[17] => o_O[19].DATAIN
i_I[18] => o_O[20].DATAIN
i_I[19] => o_O[21].DATAIN
i_I[20] => o_O[22].DATAIN
i_I[21] => o_O[23].DATAIN
i_I[22] => o_O[24].DATAIN
i_I[23] => o_O[25].DATAIN
i_I[24] => o_O[26].DATAIN
i_I[25] => o_O[27].DATAIN
i_I[26] => o_O[28].DATAIN
i_I[27] => o_O[29].DATAIN
i_I[28] => o_O[30].DATAIN
i_I[29] => o_O[31].DATAIN
i_I[30] => ~NO_FANOUT~
i_I[31] => ~NO_FANOUT~
o_O[0] <= <GND>
o_O[1] <= <GND>
o_O[2] <= i_I[0].DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= i_I[1].DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= i_I[2].DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= i_I[3].DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= i_I[4].DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= i_I[5].DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= i_I[6].DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= i_I[7].DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= i_I[8].DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= i_I[9].DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= i_I[10].DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= i_I[11].DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= i_I[12].DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= i_I[13].DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= i_I[14].DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= i_I[15].DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= i_I[16].DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= i_I[17].DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= i_I[18].DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= i_I[19].DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= i_I[20].DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= i_I[21].DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= i_I[22].DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= i_I[23].DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= i_I[24].DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= i_I[25].DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= i_I[26].DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= i_I[27].DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= i_I[28].DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= i_I[29].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch
i_A[0] => NBitAdder:AdderN.i_A[0]
i_A[1] => NBitAdder:AdderN.i_A[1]
i_A[2] => NBitAdder:AdderN.i_A[2]
i_A[3] => NBitAdder:AdderN.i_A[3]
i_A[4] => NBitAdder:AdderN.i_A[4]
i_A[5] => NBitAdder:AdderN.i_A[5]
i_A[6] => NBitAdder:AdderN.i_A[6]
i_A[7] => NBitAdder:AdderN.i_A[7]
i_A[8] => NBitAdder:AdderN.i_A[8]
i_A[9] => NBitAdder:AdderN.i_A[9]
i_A[10] => NBitAdder:AdderN.i_A[10]
i_A[11] => NBitAdder:AdderN.i_A[11]
i_A[12] => NBitAdder:AdderN.i_A[12]
i_A[13] => NBitAdder:AdderN.i_A[13]
i_A[14] => NBitAdder:AdderN.i_A[14]
i_A[15] => NBitAdder:AdderN.i_A[15]
i_A[16] => NBitAdder:AdderN.i_A[16]
i_A[17] => NBitAdder:AdderN.i_A[17]
i_A[18] => NBitAdder:AdderN.i_A[18]
i_A[19] => NBitAdder:AdderN.i_A[19]
i_A[20] => NBitAdder:AdderN.i_A[20]
i_A[21] => NBitAdder:AdderN.i_A[21]
i_A[22] => NBitAdder:AdderN.i_A[22]
i_A[23] => NBitAdder:AdderN.i_A[23]
i_A[24] => NBitAdder:AdderN.i_A[24]
i_A[25] => NBitAdder:AdderN.i_A[25]
i_A[26] => NBitAdder:AdderN.i_A[26]
i_A[27] => NBitAdder:AdderN.i_A[27]
i_A[28] => NBitAdder:AdderN.i_A[28]
i_A[29] => NBitAdder:AdderN.i_A[29]
i_A[30] => NBitAdder:AdderN.i_A[30]
i_A[31] => NBitAdder:AdderN.i_A[31]
i_B[0] => OnesComp:Inverter.i_I[0]
i_B[0] => mux2t1_N:NMux.i_D0[0]
i_B[1] => OnesComp:Inverter.i_I[1]
i_B[1] => mux2t1_N:NMux.i_D0[1]
i_B[2] => OnesComp:Inverter.i_I[2]
i_B[2] => mux2t1_N:NMux.i_D0[2]
i_B[3] => OnesComp:Inverter.i_I[3]
i_B[3] => mux2t1_N:NMux.i_D0[3]
i_B[4] => OnesComp:Inverter.i_I[4]
i_B[4] => mux2t1_N:NMux.i_D0[4]
i_B[5] => OnesComp:Inverter.i_I[5]
i_B[5] => mux2t1_N:NMux.i_D0[5]
i_B[6] => OnesComp:Inverter.i_I[6]
i_B[6] => mux2t1_N:NMux.i_D0[6]
i_B[7] => OnesComp:Inverter.i_I[7]
i_B[7] => mux2t1_N:NMux.i_D0[7]
i_B[8] => OnesComp:Inverter.i_I[8]
i_B[8] => mux2t1_N:NMux.i_D0[8]
i_B[9] => OnesComp:Inverter.i_I[9]
i_B[9] => mux2t1_N:NMux.i_D0[9]
i_B[10] => OnesComp:Inverter.i_I[10]
i_B[10] => mux2t1_N:NMux.i_D0[10]
i_B[11] => OnesComp:Inverter.i_I[11]
i_B[11] => mux2t1_N:NMux.i_D0[11]
i_B[12] => OnesComp:Inverter.i_I[12]
i_B[12] => mux2t1_N:NMux.i_D0[12]
i_B[13] => OnesComp:Inverter.i_I[13]
i_B[13] => mux2t1_N:NMux.i_D0[13]
i_B[14] => OnesComp:Inverter.i_I[14]
i_B[14] => mux2t1_N:NMux.i_D0[14]
i_B[15] => OnesComp:Inverter.i_I[15]
i_B[15] => mux2t1_N:NMux.i_D0[15]
i_B[16] => OnesComp:Inverter.i_I[16]
i_B[16] => mux2t1_N:NMux.i_D0[16]
i_B[17] => OnesComp:Inverter.i_I[17]
i_B[17] => mux2t1_N:NMux.i_D0[17]
i_B[18] => OnesComp:Inverter.i_I[18]
i_B[18] => mux2t1_N:NMux.i_D0[18]
i_B[19] => OnesComp:Inverter.i_I[19]
i_B[19] => mux2t1_N:NMux.i_D0[19]
i_B[20] => OnesComp:Inverter.i_I[20]
i_B[20] => mux2t1_N:NMux.i_D0[20]
i_B[21] => OnesComp:Inverter.i_I[21]
i_B[21] => mux2t1_N:NMux.i_D0[21]
i_B[22] => OnesComp:Inverter.i_I[22]
i_B[22] => mux2t1_N:NMux.i_D0[22]
i_B[23] => OnesComp:Inverter.i_I[23]
i_B[23] => mux2t1_N:NMux.i_D0[23]
i_B[24] => OnesComp:Inverter.i_I[24]
i_B[24] => mux2t1_N:NMux.i_D0[24]
i_B[25] => OnesComp:Inverter.i_I[25]
i_B[25] => mux2t1_N:NMux.i_D0[25]
i_B[26] => OnesComp:Inverter.i_I[26]
i_B[26] => mux2t1_N:NMux.i_D0[26]
i_B[27] => OnesComp:Inverter.i_I[27]
i_B[27] => mux2t1_N:NMux.i_D0[27]
i_B[28] => OnesComp:Inverter.i_I[28]
i_B[28] => mux2t1_N:NMux.i_D0[28]
i_B[29] => OnesComp:Inverter.i_I[29]
i_B[29] => mux2t1_N:NMux.i_D0[29]
i_B[30] => OnesComp:Inverter.i_I[30]
i_B[30] => mux2t1_N:NMux.i_D0[30]
i_B[31] => OnesComp:Inverter.i_I[31]
i_B[31] => mux2t1_N:NMux.i_D0[31]
i_Cin => mux2t1_N:NMux.i_S
i_Cin => NBitAdder:AdderN.i_C
o_O[0] <= NBitAdder:AdderN.o_O[0]
o_O[1] <= NBitAdder:AdderN.o_O[1]
o_O[2] <= NBitAdder:AdderN.o_O[2]
o_O[3] <= NBitAdder:AdderN.o_O[3]
o_O[4] <= NBitAdder:AdderN.o_O[4]
o_O[5] <= NBitAdder:AdderN.o_O[5]
o_O[6] <= NBitAdder:AdderN.o_O[6]
o_O[7] <= NBitAdder:AdderN.o_O[7]
o_O[8] <= NBitAdder:AdderN.o_O[8]
o_O[9] <= NBitAdder:AdderN.o_O[9]
o_O[10] <= NBitAdder:AdderN.o_O[10]
o_O[11] <= NBitAdder:AdderN.o_O[11]
o_O[12] <= NBitAdder:AdderN.o_O[12]
o_O[13] <= NBitAdder:AdderN.o_O[13]
o_O[14] <= NBitAdder:AdderN.o_O[14]
o_O[15] <= NBitAdder:AdderN.o_O[15]
o_O[16] <= NBitAdder:AdderN.o_O[16]
o_O[17] <= NBitAdder:AdderN.o_O[17]
o_O[18] <= NBitAdder:AdderN.o_O[18]
o_O[19] <= NBitAdder:AdderN.o_O[19]
o_O[20] <= NBitAdder:AdderN.o_O[20]
o_O[21] <= NBitAdder:AdderN.o_O[21]
o_O[22] <= NBitAdder:AdderN.o_O[22]
o_O[23] <= NBitAdder:AdderN.o_O[23]
o_O[24] <= NBitAdder:AdderN.o_O[24]
o_O[25] <= NBitAdder:AdderN.o_O[25]
o_O[26] <= NBitAdder:AdderN.o_O[26]
o_O[27] <= NBitAdder:AdderN.o_O[27]
o_O[28] <= NBitAdder:AdderN.o_O[28]
o_O[29] <= NBitAdder:AdderN.o_O[29]
o_O[30] <= NBitAdder:AdderN.o_O[30]
o_O[31] <= NBitAdder:AdderN.o_O[31]
o_Cout <= NBitAdder:AdderN.o_C


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter
i_I[0] => invg:OnesComp:0:g_Not.i_A
i_I[1] => invg:OnesComp:1:g_Not.i_A
i_I[2] => invg:OnesComp:2:g_Not.i_A
i_I[3] => invg:OnesComp:3:g_Not.i_A
i_I[4] => invg:OnesComp:4:g_Not.i_A
i_I[5] => invg:OnesComp:5:g_Not.i_A
i_I[6] => invg:OnesComp:6:g_Not.i_A
i_I[7] => invg:OnesComp:7:g_Not.i_A
i_I[8] => invg:OnesComp:8:g_Not.i_A
i_I[9] => invg:OnesComp:9:g_Not.i_A
i_I[10] => invg:OnesComp:10:g_Not.i_A
i_I[11] => invg:OnesComp:11:g_Not.i_A
i_I[12] => invg:OnesComp:12:g_Not.i_A
i_I[13] => invg:OnesComp:13:g_Not.i_A
i_I[14] => invg:OnesComp:14:g_Not.i_A
i_I[15] => invg:OnesComp:15:g_Not.i_A
i_I[16] => invg:OnesComp:16:g_Not.i_A
i_I[17] => invg:OnesComp:17:g_Not.i_A
i_I[18] => invg:OnesComp:18:g_Not.i_A
i_I[19] => invg:OnesComp:19:g_Not.i_A
i_I[20] => invg:OnesComp:20:g_Not.i_A
i_I[21] => invg:OnesComp:21:g_Not.i_A
i_I[22] => invg:OnesComp:22:g_Not.i_A
i_I[23] => invg:OnesComp:23:g_Not.i_A
i_I[24] => invg:OnesComp:24:g_Not.i_A
i_I[25] => invg:OnesComp:25:g_Not.i_A
i_I[26] => invg:OnesComp:26:g_Not.i_A
i_I[27] => invg:OnesComp:27:g_Not.i_A
i_I[28] => invg:OnesComp:28:g_Not.i_A
i_I[29] => invg:OnesComp:29:g_Not.i_A
i_I[30] => invg:OnesComp:30:g_Not.i_A
i_I[31] => invg:OnesComp:31:g_Not.i_A
o_O[0] <= invg:OnesComp:0:g_Not.o_F
o_O[1] <= invg:OnesComp:1:g_Not.o_F
o_O[2] <= invg:OnesComp:2:g_Not.o_F
o_O[3] <= invg:OnesComp:3:g_Not.o_F
o_O[4] <= invg:OnesComp:4:g_Not.o_F
o_O[5] <= invg:OnesComp:5:g_Not.o_F
o_O[6] <= invg:OnesComp:6:g_Not.o_F
o_O[7] <= invg:OnesComp:7:g_Not.o_F
o_O[8] <= invg:OnesComp:8:g_Not.o_F
o_O[9] <= invg:OnesComp:9:g_Not.o_F
o_O[10] <= invg:OnesComp:10:g_Not.o_F
o_O[11] <= invg:OnesComp:11:g_Not.o_F
o_O[12] <= invg:OnesComp:12:g_Not.o_F
o_O[13] <= invg:OnesComp:13:g_Not.o_F
o_O[14] <= invg:OnesComp:14:g_Not.o_F
o_O[15] <= invg:OnesComp:15:g_Not.o_F
o_O[16] <= invg:OnesComp:16:g_Not.o_F
o_O[17] <= invg:OnesComp:17:g_Not.o_F
o_O[18] <= invg:OnesComp:18:g_Not.o_F
o_O[19] <= invg:OnesComp:19:g_Not.o_F
o_O[20] <= invg:OnesComp:20:g_Not.o_F
o_O[21] <= invg:OnesComp:21:g_Not.o_F
o_O[22] <= invg:OnesComp:22:g_Not.o_F
o_O[23] <= invg:OnesComp:23:g_Not.o_F
o_O[24] <= invg:OnesComp:24:g_Not.o_F
o_O[25] <= invg:OnesComp:25:g_Not.o_F
o_O[26] <= invg:OnesComp:26:g_Not.o_F
o_O[27] <= invg:OnesComp:27:g_Not.o_F
o_O[28] <= invg:OnesComp:28:g_Not.o_F
o_O[29] <= invg:OnesComp:29:g_Not.o_F
o_O[30] <= invg:OnesComp:30:g_Not.o_F
o_O[31] <= invg:OnesComp:31:g_Not.o_F


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:0:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:1:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:2:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:3:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:4:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:5:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:6:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:7:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:8:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:9:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:10:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:11:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:12:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:13:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:14:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:15:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:16:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:17:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:18:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:19:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:20:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:21:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:22:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:23:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:24:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:25:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:26:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:27:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:28:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:29:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:30:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|OnesComp:Inverter|invg:\OnesComp:31:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN
i_A[0] => AdderS:Adder.A
i_A[1] => AdderS:G_NBit:1:AdderN.A
i_A[2] => AdderS:G_NBit:2:AdderN.A
i_A[3] => AdderS:G_NBit:3:AdderN.A
i_A[4] => AdderS:G_NBit:4:AdderN.A
i_A[5] => AdderS:G_NBit:5:AdderN.A
i_A[6] => AdderS:G_NBit:6:AdderN.A
i_A[7] => AdderS:G_NBit:7:AdderN.A
i_A[8] => AdderS:G_NBit:8:AdderN.A
i_A[9] => AdderS:G_NBit:9:AdderN.A
i_A[10] => AdderS:G_NBit:10:AdderN.A
i_A[11] => AdderS:G_NBit:11:AdderN.A
i_A[12] => AdderS:G_NBit:12:AdderN.A
i_A[13] => AdderS:G_NBit:13:AdderN.A
i_A[14] => AdderS:G_NBit:14:AdderN.A
i_A[15] => AdderS:G_NBit:15:AdderN.A
i_A[16] => AdderS:G_NBit:16:AdderN.A
i_A[17] => AdderS:G_NBit:17:AdderN.A
i_A[18] => AdderS:G_NBit:18:AdderN.A
i_A[19] => AdderS:G_NBit:19:AdderN.A
i_A[20] => AdderS:G_NBit:20:AdderN.A
i_A[21] => AdderS:G_NBit:21:AdderN.A
i_A[22] => AdderS:G_NBit:22:AdderN.A
i_A[23] => AdderS:G_NBit:23:AdderN.A
i_A[24] => AdderS:G_NBit:24:AdderN.A
i_A[25] => AdderS:G_NBit:25:AdderN.A
i_A[26] => AdderS:G_NBit:26:AdderN.A
i_A[27] => AdderS:G_NBit:27:AdderN.A
i_A[28] => AdderS:G_NBit:28:AdderN.A
i_A[29] => AdderS:G_NBit:29:AdderN.A
i_A[30] => AdderS:G_NBit:30:AdderN.A
i_A[31] => AdderS:G_NBit:31:AdderN.A
i_B[0] => AdderS:Adder.B
i_B[1] => AdderS:G_NBit:1:AdderN.B
i_B[2] => AdderS:G_NBit:2:AdderN.B
i_B[3] => AdderS:G_NBit:3:AdderN.B
i_B[4] => AdderS:G_NBit:4:AdderN.B
i_B[5] => AdderS:G_NBit:5:AdderN.B
i_B[6] => AdderS:G_NBit:6:AdderN.B
i_B[7] => AdderS:G_NBit:7:AdderN.B
i_B[8] => AdderS:G_NBit:8:AdderN.B
i_B[9] => AdderS:G_NBit:9:AdderN.B
i_B[10] => AdderS:G_NBit:10:AdderN.B
i_B[11] => AdderS:G_NBit:11:AdderN.B
i_B[12] => AdderS:G_NBit:12:AdderN.B
i_B[13] => AdderS:G_NBit:13:AdderN.B
i_B[14] => AdderS:G_NBit:14:AdderN.B
i_B[15] => AdderS:G_NBit:15:AdderN.B
i_B[16] => AdderS:G_NBit:16:AdderN.B
i_B[17] => AdderS:G_NBit:17:AdderN.B
i_B[18] => AdderS:G_NBit:18:AdderN.B
i_B[19] => AdderS:G_NBit:19:AdderN.B
i_B[20] => AdderS:G_NBit:20:AdderN.B
i_B[21] => AdderS:G_NBit:21:AdderN.B
i_B[22] => AdderS:G_NBit:22:AdderN.B
i_B[23] => AdderS:G_NBit:23:AdderN.B
i_B[24] => AdderS:G_NBit:24:AdderN.B
i_B[25] => AdderS:G_NBit:25:AdderN.B
i_B[26] => AdderS:G_NBit:26:AdderN.B
i_B[27] => AdderS:G_NBit:27:AdderN.B
i_B[28] => AdderS:G_NBit:28:AdderN.B
i_B[29] => AdderS:G_NBit:29:AdderN.B
i_B[30] => AdderS:G_NBit:30:AdderN.B
i_B[31] => AdderS:G_NBit:31:AdderN.B
i_C => AdderS:Adder.C
o_O[0] <= AdderS:Adder.o_OA
o_O[1] <= AdderS:G_NBit:1:AdderN.o_OA
o_O[2] <= AdderS:G_NBit:2:AdderN.o_OA
o_O[3] <= AdderS:G_NBit:3:AdderN.o_OA
o_O[4] <= AdderS:G_NBit:4:AdderN.o_OA
o_O[5] <= AdderS:G_NBit:5:AdderN.o_OA
o_O[6] <= AdderS:G_NBit:6:AdderN.o_OA
o_O[7] <= AdderS:G_NBit:7:AdderN.o_OA
o_O[8] <= AdderS:G_NBit:8:AdderN.o_OA
o_O[9] <= AdderS:G_NBit:9:AdderN.o_OA
o_O[10] <= AdderS:G_NBit:10:AdderN.o_OA
o_O[11] <= AdderS:G_NBit:11:AdderN.o_OA
o_O[12] <= AdderS:G_NBit:12:AdderN.o_OA
o_O[13] <= AdderS:G_NBit:13:AdderN.o_OA
o_O[14] <= AdderS:G_NBit:14:AdderN.o_OA
o_O[15] <= AdderS:G_NBit:15:AdderN.o_OA
o_O[16] <= AdderS:G_NBit:16:AdderN.o_OA
o_O[17] <= AdderS:G_NBit:17:AdderN.o_OA
o_O[18] <= AdderS:G_NBit:18:AdderN.o_OA
o_O[19] <= AdderS:G_NBit:19:AdderN.o_OA
o_O[20] <= AdderS:G_NBit:20:AdderN.o_OA
o_O[21] <= AdderS:G_NBit:21:AdderN.o_OA
o_O[22] <= AdderS:G_NBit:22:AdderN.o_OA
o_O[23] <= AdderS:G_NBit:23:AdderN.o_OA
o_O[24] <= AdderS:G_NBit:24:AdderN.o_OA
o_O[25] <= AdderS:G_NBit:25:AdderN.o_OA
o_O[26] <= AdderS:G_NBit:26:AdderN.o_OA
o_O[27] <= AdderS:G_NBit:27:AdderN.o_OA
o_O[28] <= AdderS:G_NBit:28:AdderN.o_OA
o_O[29] <= AdderS:G_NBit:29:AdderN.o_OA
o_O[30] <= AdderS:G_NBit:30:AdderN.o_OA
o_O[31] <= AdderS:G_NBit:31:AdderN.o_OA
o_C <= AdderS:G_NBit:31:AdderN.o_OB


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:Adder
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:Adder|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:Adder|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:Adder|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:Adder|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:Adder|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:AdderBranch|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|andg2:branch_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:BranchMux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:JumpMux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder
i_A[0] => NBitAdder:AdderN.i_A[0]
i_A[1] => NBitAdder:AdderN.i_A[1]
i_A[2] => NBitAdder:AdderN.i_A[2]
i_A[3] => NBitAdder:AdderN.i_A[3]
i_A[4] => NBitAdder:AdderN.i_A[4]
i_A[5] => NBitAdder:AdderN.i_A[5]
i_A[6] => NBitAdder:AdderN.i_A[6]
i_A[7] => NBitAdder:AdderN.i_A[7]
i_A[8] => NBitAdder:AdderN.i_A[8]
i_A[9] => NBitAdder:AdderN.i_A[9]
i_A[10] => NBitAdder:AdderN.i_A[10]
i_A[11] => NBitAdder:AdderN.i_A[11]
i_A[12] => NBitAdder:AdderN.i_A[12]
i_A[13] => NBitAdder:AdderN.i_A[13]
i_A[14] => NBitAdder:AdderN.i_A[14]
i_A[15] => NBitAdder:AdderN.i_A[15]
i_A[16] => NBitAdder:AdderN.i_A[16]
i_A[17] => NBitAdder:AdderN.i_A[17]
i_A[18] => NBitAdder:AdderN.i_A[18]
i_A[19] => NBitAdder:AdderN.i_A[19]
i_A[20] => NBitAdder:AdderN.i_A[20]
i_A[21] => NBitAdder:AdderN.i_A[21]
i_A[22] => NBitAdder:AdderN.i_A[22]
i_A[23] => NBitAdder:AdderN.i_A[23]
i_A[24] => NBitAdder:AdderN.i_A[24]
i_A[25] => NBitAdder:AdderN.i_A[25]
i_A[26] => NBitAdder:AdderN.i_A[26]
i_A[27] => NBitAdder:AdderN.i_A[27]
i_A[28] => NBitAdder:AdderN.i_A[28]
i_A[29] => NBitAdder:AdderN.i_A[29]
i_A[30] => NBitAdder:AdderN.i_A[30]
i_A[31] => NBitAdder:AdderN.i_A[31]
i_B[0] => OnesComp:Inverter.i_I[0]
i_B[0] => mux2t1_N:NMux.i_D0[0]
i_B[1] => OnesComp:Inverter.i_I[1]
i_B[1] => mux2t1_N:NMux.i_D0[1]
i_B[2] => OnesComp:Inverter.i_I[2]
i_B[2] => mux2t1_N:NMux.i_D0[2]
i_B[3] => OnesComp:Inverter.i_I[3]
i_B[3] => mux2t1_N:NMux.i_D0[3]
i_B[4] => OnesComp:Inverter.i_I[4]
i_B[4] => mux2t1_N:NMux.i_D0[4]
i_B[5] => OnesComp:Inverter.i_I[5]
i_B[5] => mux2t1_N:NMux.i_D0[5]
i_B[6] => OnesComp:Inverter.i_I[6]
i_B[6] => mux2t1_N:NMux.i_D0[6]
i_B[7] => OnesComp:Inverter.i_I[7]
i_B[7] => mux2t1_N:NMux.i_D0[7]
i_B[8] => OnesComp:Inverter.i_I[8]
i_B[8] => mux2t1_N:NMux.i_D0[8]
i_B[9] => OnesComp:Inverter.i_I[9]
i_B[9] => mux2t1_N:NMux.i_D0[9]
i_B[10] => OnesComp:Inverter.i_I[10]
i_B[10] => mux2t1_N:NMux.i_D0[10]
i_B[11] => OnesComp:Inverter.i_I[11]
i_B[11] => mux2t1_N:NMux.i_D0[11]
i_B[12] => OnesComp:Inverter.i_I[12]
i_B[12] => mux2t1_N:NMux.i_D0[12]
i_B[13] => OnesComp:Inverter.i_I[13]
i_B[13] => mux2t1_N:NMux.i_D0[13]
i_B[14] => OnesComp:Inverter.i_I[14]
i_B[14] => mux2t1_N:NMux.i_D0[14]
i_B[15] => OnesComp:Inverter.i_I[15]
i_B[15] => mux2t1_N:NMux.i_D0[15]
i_B[16] => OnesComp:Inverter.i_I[16]
i_B[16] => mux2t1_N:NMux.i_D0[16]
i_B[17] => OnesComp:Inverter.i_I[17]
i_B[17] => mux2t1_N:NMux.i_D0[17]
i_B[18] => OnesComp:Inverter.i_I[18]
i_B[18] => mux2t1_N:NMux.i_D0[18]
i_B[19] => OnesComp:Inverter.i_I[19]
i_B[19] => mux2t1_N:NMux.i_D0[19]
i_B[20] => OnesComp:Inverter.i_I[20]
i_B[20] => mux2t1_N:NMux.i_D0[20]
i_B[21] => OnesComp:Inverter.i_I[21]
i_B[21] => mux2t1_N:NMux.i_D0[21]
i_B[22] => OnesComp:Inverter.i_I[22]
i_B[22] => mux2t1_N:NMux.i_D0[22]
i_B[23] => OnesComp:Inverter.i_I[23]
i_B[23] => mux2t1_N:NMux.i_D0[23]
i_B[24] => OnesComp:Inverter.i_I[24]
i_B[24] => mux2t1_N:NMux.i_D0[24]
i_B[25] => OnesComp:Inverter.i_I[25]
i_B[25] => mux2t1_N:NMux.i_D0[25]
i_B[26] => OnesComp:Inverter.i_I[26]
i_B[26] => mux2t1_N:NMux.i_D0[26]
i_B[27] => OnesComp:Inverter.i_I[27]
i_B[27] => mux2t1_N:NMux.i_D0[27]
i_B[28] => OnesComp:Inverter.i_I[28]
i_B[28] => mux2t1_N:NMux.i_D0[28]
i_B[29] => OnesComp:Inverter.i_I[29]
i_B[29] => mux2t1_N:NMux.i_D0[29]
i_B[30] => OnesComp:Inverter.i_I[30]
i_B[30] => mux2t1_N:NMux.i_D0[30]
i_B[31] => OnesComp:Inverter.i_I[31]
i_B[31] => mux2t1_N:NMux.i_D0[31]
i_Cin => mux2t1_N:NMux.i_S
i_Cin => NBitAdder:AdderN.i_C
o_O[0] <= NBitAdder:AdderN.o_O[0]
o_O[1] <= NBitAdder:AdderN.o_O[1]
o_O[2] <= NBitAdder:AdderN.o_O[2]
o_O[3] <= NBitAdder:AdderN.o_O[3]
o_O[4] <= NBitAdder:AdderN.o_O[4]
o_O[5] <= NBitAdder:AdderN.o_O[5]
o_O[6] <= NBitAdder:AdderN.o_O[6]
o_O[7] <= NBitAdder:AdderN.o_O[7]
o_O[8] <= NBitAdder:AdderN.o_O[8]
o_O[9] <= NBitAdder:AdderN.o_O[9]
o_O[10] <= NBitAdder:AdderN.o_O[10]
o_O[11] <= NBitAdder:AdderN.o_O[11]
o_O[12] <= NBitAdder:AdderN.o_O[12]
o_O[13] <= NBitAdder:AdderN.o_O[13]
o_O[14] <= NBitAdder:AdderN.o_O[14]
o_O[15] <= NBitAdder:AdderN.o_O[15]
o_O[16] <= NBitAdder:AdderN.o_O[16]
o_O[17] <= NBitAdder:AdderN.o_O[17]
o_O[18] <= NBitAdder:AdderN.o_O[18]
o_O[19] <= NBitAdder:AdderN.o_O[19]
o_O[20] <= NBitAdder:AdderN.o_O[20]
o_O[21] <= NBitAdder:AdderN.o_O[21]
o_O[22] <= NBitAdder:AdderN.o_O[22]
o_O[23] <= NBitAdder:AdderN.o_O[23]
o_O[24] <= NBitAdder:AdderN.o_O[24]
o_O[25] <= NBitAdder:AdderN.o_O[25]
o_O[26] <= NBitAdder:AdderN.o_O[26]
o_O[27] <= NBitAdder:AdderN.o_O[27]
o_O[28] <= NBitAdder:AdderN.o_O[28]
o_O[29] <= NBitAdder:AdderN.o_O[29]
o_O[30] <= NBitAdder:AdderN.o_O[30]
o_O[31] <= NBitAdder:AdderN.o_O[31]
o_Cout <= NBitAdder:AdderN.o_C


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter
i_I[0] => invg:OnesComp:0:g_Not.i_A
i_I[1] => invg:OnesComp:1:g_Not.i_A
i_I[2] => invg:OnesComp:2:g_Not.i_A
i_I[3] => invg:OnesComp:3:g_Not.i_A
i_I[4] => invg:OnesComp:4:g_Not.i_A
i_I[5] => invg:OnesComp:5:g_Not.i_A
i_I[6] => invg:OnesComp:6:g_Not.i_A
i_I[7] => invg:OnesComp:7:g_Not.i_A
i_I[8] => invg:OnesComp:8:g_Not.i_A
i_I[9] => invg:OnesComp:9:g_Not.i_A
i_I[10] => invg:OnesComp:10:g_Not.i_A
i_I[11] => invg:OnesComp:11:g_Not.i_A
i_I[12] => invg:OnesComp:12:g_Not.i_A
i_I[13] => invg:OnesComp:13:g_Not.i_A
i_I[14] => invg:OnesComp:14:g_Not.i_A
i_I[15] => invg:OnesComp:15:g_Not.i_A
i_I[16] => invg:OnesComp:16:g_Not.i_A
i_I[17] => invg:OnesComp:17:g_Not.i_A
i_I[18] => invg:OnesComp:18:g_Not.i_A
i_I[19] => invg:OnesComp:19:g_Not.i_A
i_I[20] => invg:OnesComp:20:g_Not.i_A
i_I[21] => invg:OnesComp:21:g_Not.i_A
i_I[22] => invg:OnesComp:22:g_Not.i_A
i_I[23] => invg:OnesComp:23:g_Not.i_A
i_I[24] => invg:OnesComp:24:g_Not.i_A
i_I[25] => invg:OnesComp:25:g_Not.i_A
i_I[26] => invg:OnesComp:26:g_Not.i_A
i_I[27] => invg:OnesComp:27:g_Not.i_A
i_I[28] => invg:OnesComp:28:g_Not.i_A
i_I[29] => invg:OnesComp:29:g_Not.i_A
i_I[30] => invg:OnesComp:30:g_Not.i_A
i_I[31] => invg:OnesComp:31:g_Not.i_A
o_O[0] <= invg:OnesComp:0:g_Not.o_F
o_O[1] <= invg:OnesComp:1:g_Not.o_F
o_O[2] <= invg:OnesComp:2:g_Not.o_F
o_O[3] <= invg:OnesComp:3:g_Not.o_F
o_O[4] <= invg:OnesComp:4:g_Not.o_F
o_O[5] <= invg:OnesComp:5:g_Not.o_F
o_O[6] <= invg:OnesComp:6:g_Not.o_F
o_O[7] <= invg:OnesComp:7:g_Not.o_F
o_O[8] <= invg:OnesComp:8:g_Not.o_F
o_O[9] <= invg:OnesComp:9:g_Not.o_F
o_O[10] <= invg:OnesComp:10:g_Not.o_F
o_O[11] <= invg:OnesComp:11:g_Not.o_F
o_O[12] <= invg:OnesComp:12:g_Not.o_F
o_O[13] <= invg:OnesComp:13:g_Not.o_F
o_O[14] <= invg:OnesComp:14:g_Not.o_F
o_O[15] <= invg:OnesComp:15:g_Not.o_F
o_O[16] <= invg:OnesComp:16:g_Not.o_F
o_O[17] <= invg:OnesComp:17:g_Not.o_F
o_O[18] <= invg:OnesComp:18:g_Not.o_F
o_O[19] <= invg:OnesComp:19:g_Not.o_F
o_O[20] <= invg:OnesComp:20:g_Not.o_F
o_O[21] <= invg:OnesComp:21:g_Not.o_F
o_O[22] <= invg:OnesComp:22:g_Not.o_F
o_O[23] <= invg:OnesComp:23:g_Not.o_F
o_O[24] <= invg:OnesComp:24:g_Not.o_F
o_O[25] <= invg:OnesComp:25:g_Not.o_F
o_O[26] <= invg:OnesComp:26:g_Not.o_F
o_O[27] <= invg:OnesComp:27:g_Not.o_F
o_O[28] <= invg:OnesComp:28:g_Not.o_F
o_O[29] <= invg:OnesComp:29:g_Not.o_F
o_O[30] <= invg:OnesComp:30:g_Not.o_F
o_O[31] <= invg:OnesComp:31:g_Not.o_F


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:0:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:1:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:2:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:3:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:4:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:5:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:6:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:7:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:8:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:9:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:10:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:11:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:12:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:13:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:14:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:15:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:16:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:17:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:18:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:19:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:20:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:21:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:22:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:23:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:24:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:25:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:26:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:27:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:28:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:29:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:30:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|OnesComp:Inverter|invg:\OnesComp:31:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|mux2t1_N:NMux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN
i_A[0] => AdderS:Adder.A
i_A[1] => AdderS:G_NBit:1:AdderN.A
i_A[2] => AdderS:G_NBit:2:AdderN.A
i_A[3] => AdderS:G_NBit:3:AdderN.A
i_A[4] => AdderS:G_NBit:4:AdderN.A
i_A[5] => AdderS:G_NBit:5:AdderN.A
i_A[6] => AdderS:G_NBit:6:AdderN.A
i_A[7] => AdderS:G_NBit:7:AdderN.A
i_A[8] => AdderS:G_NBit:8:AdderN.A
i_A[9] => AdderS:G_NBit:9:AdderN.A
i_A[10] => AdderS:G_NBit:10:AdderN.A
i_A[11] => AdderS:G_NBit:11:AdderN.A
i_A[12] => AdderS:G_NBit:12:AdderN.A
i_A[13] => AdderS:G_NBit:13:AdderN.A
i_A[14] => AdderS:G_NBit:14:AdderN.A
i_A[15] => AdderS:G_NBit:15:AdderN.A
i_A[16] => AdderS:G_NBit:16:AdderN.A
i_A[17] => AdderS:G_NBit:17:AdderN.A
i_A[18] => AdderS:G_NBit:18:AdderN.A
i_A[19] => AdderS:G_NBit:19:AdderN.A
i_A[20] => AdderS:G_NBit:20:AdderN.A
i_A[21] => AdderS:G_NBit:21:AdderN.A
i_A[22] => AdderS:G_NBit:22:AdderN.A
i_A[23] => AdderS:G_NBit:23:AdderN.A
i_A[24] => AdderS:G_NBit:24:AdderN.A
i_A[25] => AdderS:G_NBit:25:AdderN.A
i_A[26] => AdderS:G_NBit:26:AdderN.A
i_A[27] => AdderS:G_NBit:27:AdderN.A
i_A[28] => AdderS:G_NBit:28:AdderN.A
i_A[29] => AdderS:G_NBit:29:AdderN.A
i_A[30] => AdderS:G_NBit:30:AdderN.A
i_A[31] => AdderS:G_NBit:31:AdderN.A
i_B[0] => AdderS:Adder.B
i_B[1] => AdderS:G_NBit:1:AdderN.B
i_B[2] => AdderS:G_NBit:2:AdderN.B
i_B[3] => AdderS:G_NBit:3:AdderN.B
i_B[4] => AdderS:G_NBit:4:AdderN.B
i_B[5] => AdderS:G_NBit:5:AdderN.B
i_B[6] => AdderS:G_NBit:6:AdderN.B
i_B[7] => AdderS:G_NBit:7:AdderN.B
i_B[8] => AdderS:G_NBit:8:AdderN.B
i_B[9] => AdderS:G_NBit:9:AdderN.B
i_B[10] => AdderS:G_NBit:10:AdderN.B
i_B[11] => AdderS:G_NBit:11:AdderN.B
i_B[12] => AdderS:G_NBit:12:AdderN.B
i_B[13] => AdderS:G_NBit:13:AdderN.B
i_B[14] => AdderS:G_NBit:14:AdderN.B
i_B[15] => AdderS:G_NBit:15:AdderN.B
i_B[16] => AdderS:G_NBit:16:AdderN.B
i_B[17] => AdderS:G_NBit:17:AdderN.B
i_B[18] => AdderS:G_NBit:18:AdderN.B
i_B[19] => AdderS:G_NBit:19:AdderN.B
i_B[20] => AdderS:G_NBit:20:AdderN.B
i_B[21] => AdderS:G_NBit:21:AdderN.B
i_B[22] => AdderS:G_NBit:22:AdderN.B
i_B[23] => AdderS:G_NBit:23:AdderN.B
i_B[24] => AdderS:G_NBit:24:AdderN.B
i_B[25] => AdderS:G_NBit:25:AdderN.B
i_B[26] => AdderS:G_NBit:26:AdderN.B
i_B[27] => AdderS:G_NBit:27:AdderN.B
i_B[28] => AdderS:G_NBit:28:AdderN.B
i_B[29] => AdderS:G_NBit:29:AdderN.B
i_B[30] => AdderS:G_NBit:30:AdderN.B
i_B[31] => AdderS:G_NBit:31:AdderN.B
i_C => AdderS:Adder.C
o_O[0] <= AdderS:Adder.o_OA
o_O[1] <= AdderS:G_NBit:1:AdderN.o_OA
o_O[2] <= AdderS:G_NBit:2:AdderN.o_OA
o_O[3] <= AdderS:G_NBit:3:AdderN.o_OA
o_O[4] <= AdderS:G_NBit:4:AdderN.o_OA
o_O[5] <= AdderS:G_NBit:5:AdderN.o_OA
o_O[6] <= AdderS:G_NBit:6:AdderN.o_OA
o_O[7] <= AdderS:G_NBit:7:AdderN.o_OA
o_O[8] <= AdderS:G_NBit:8:AdderN.o_OA
o_O[9] <= AdderS:G_NBit:9:AdderN.o_OA
o_O[10] <= AdderS:G_NBit:10:AdderN.o_OA
o_O[11] <= AdderS:G_NBit:11:AdderN.o_OA
o_O[12] <= AdderS:G_NBit:12:AdderN.o_OA
o_O[13] <= AdderS:G_NBit:13:AdderN.o_OA
o_O[14] <= AdderS:G_NBit:14:AdderN.o_OA
o_O[15] <= AdderS:G_NBit:15:AdderN.o_OA
o_O[16] <= AdderS:G_NBit:16:AdderN.o_OA
o_O[17] <= AdderS:G_NBit:17:AdderN.o_OA
o_O[18] <= AdderS:G_NBit:18:AdderN.o_OA
o_O[19] <= AdderS:G_NBit:19:AdderN.o_OA
o_O[20] <= AdderS:G_NBit:20:AdderN.o_OA
o_O[21] <= AdderS:G_NBit:21:AdderN.o_OA
o_O[22] <= AdderS:G_NBit:22:AdderN.o_OA
o_O[23] <= AdderS:G_NBit:23:AdderN.o_OA
o_O[24] <= AdderS:G_NBit:24:AdderN.o_OA
o_O[25] <= AdderS:G_NBit:25:AdderN.o_OA
o_O[26] <= AdderS:G_NBit:26:AdderN.o_OA
o_O[27] <= AdderS:G_NBit:27:AdderN.o_OA
o_O[28] <= AdderS:G_NBit:28:AdderN.o_OA
o_O[29] <= AdderS:G_NBit:29:AdderN.o_OA
o_O[30] <= AdderS:G_NBit:30:AdderN.o_OA
o_O[31] <= AdderS:G_NBit:31:AdderN.o_OA
o_C <= AdderS:G_NBit:31:AdderN.o_OB


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:Adder
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:Adder|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:Adder|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:Adder|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:Adder|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:Adder|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:1:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:2:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:3:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:4:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:5:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:6:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:7:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:8:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:9:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:10:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:11:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:12:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:13:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:14:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:15:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:16:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:17:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:18:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:19:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:20:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:21:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:22:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:23:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:24:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:25:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:26:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:27:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:28:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:29:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:30:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN
A => xorg2:g_Xor1.i_A
A => andg2:g_And2.i_A
B => xorg2:g_Xor1.i_B
B => andg2:g_And2.i_B
C => andg2:g_And1.i_B
C => xorg2:g_Xor2.i_B
o_OA <= xorg2:g_Xor2.o_F
o_OB <= org2:g_orG.o_F


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|xorg2:g_Xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|xorg2:g_Xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|AddSub:JrAdder|NBitAdder:AdderN|AdderS:\G_NBit:31:AdderN|org2:g_orG
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux6bit4t1:DstMux
i_A[0] => Mux4.IN0
i_A[1] => Mux3.IN0
i_A[2] => Mux2.IN0
i_A[3] => Mux1.IN0
i_A[4] => Mux0.IN0
i_B[0] => Mux4.IN1
i_B[1] => Mux3.IN1
i_B[2] => Mux2.IN1
i_B[3] => Mux1.IN1
i_B[4] => Mux0.IN1
i_C[0] => Mux4.IN2
i_C[1] => Mux3.IN2
i_C[2] => Mux2.IN2
i_C[3] => Mux1.IN2
i_C[4] => Mux0.IN2
i_D[0] => Mux4.IN3
i_D[1] => Mux3.IN3
i_D[2] => Mux2.IN3
i_D[3] => Mux1.IN3
i_D[4] => Mux0.IN3
i_select[0] => Mux0.IN5
i_select[0] => Mux1.IN5
i_select[0] => Mux2.IN5
i_select[0] => Mux3.IN5
i_select[0] => Mux4.IN5
i_select[1] => Mux0.IN4
i_select[1] => Mux1.IN4
i_select[1] => Mux2.IN4
i_select[1] => Mux3.IN4
i_select[1] => Mux4.IN4
o_result[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_result[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_result[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_result[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_result[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile
CLK => NReg:reg0.i_CLKa
CLK => NReg:G_NBit_REG:1:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:2:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:3:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:4:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:5:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:6:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:7:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:8:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:9:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:10:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:11:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:12:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:13:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:14:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:15:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:16:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:17:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:18:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:19:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:20:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:21:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:22:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:23:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:24:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:25:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:26:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:27:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:28:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:29:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:30:NREGs.i_CLKa
CLK => NReg:G_NBit_REG:31:NREGs.i_CLKa
i_R => NReg:G_NBit_REG:1:NREGs.i_RS
i_R => NReg:G_NBit_REG:2:NREGs.i_RS
i_R => NReg:G_NBit_REG:3:NREGs.i_RS
i_R => NReg:G_NBit_REG:4:NREGs.i_RS
i_R => NReg:G_NBit_REG:5:NREGs.i_RS
i_R => NReg:G_NBit_REG:6:NREGs.i_RS
i_R => NReg:G_NBit_REG:7:NREGs.i_RS
i_R => NReg:G_NBit_REG:8:NREGs.i_RS
i_R => NReg:G_NBit_REG:9:NREGs.i_RS
i_R => NReg:G_NBit_REG:10:NREGs.i_RS
i_R => NReg:G_NBit_REG:11:NREGs.i_RS
i_R => NReg:G_NBit_REG:12:NREGs.i_RS
i_R => NReg:G_NBit_REG:13:NREGs.i_RS
i_R => NReg:G_NBit_REG:14:NREGs.i_RS
i_R => NReg:G_NBit_REG:15:NREGs.i_RS
i_R => NReg:G_NBit_REG:16:NREGs.i_RS
i_R => NReg:G_NBit_REG:17:NREGs.i_RS
i_R => NReg:G_NBit_REG:18:NREGs.i_RS
i_R => NReg:G_NBit_REG:19:NREGs.i_RS
i_R => NReg:G_NBit_REG:20:NREGs.i_RS
i_R => NReg:G_NBit_REG:21:NREGs.i_RS
i_R => NReg:G_NBit_REG:22:NREGs.i_RS
i_R => NReg:G_NBit_REG:23:NREGs.i_RS
i_R => NReg:G_NBit_REG:24:NREGs.i_RS
i_R => NReg:G_NBit_REG:25:NREGs.i_RS
i_R => NReg:G_NBit_REG:26:NREGs.i_RS
i_R => NReg:G_NBit_REG:27:NREGs.i_RS
i_R => NReg:G_NBit_REG:28:NREGs.i_RS
i_R => NReg:G_NBit_REG:29:NREGs.i_RS
i_R => NReg:G_NBit_REG:30:NREGs.i_RS
i_R => NReg:G_NBit_REG:31:NREGs.i_RS
i_E => Decoder5t32:decoder.i_WE
src1[0] => mux32t1:mux1.i_S[0]
src1[1] => mux32t1:mux1.i_S[1]
src1[2] => mux32t1:mux1.i_S[2]
src1[3] => mux32t1:mux1.i_S[3]
src1[4] => mux32t1:mux1.i_S[4]
src2[0] => mux32t1:mux2.i_S[0]
src2[1] => mux32t1:mux2.i_S[1]
src2[2] => mux32t1:mux2.i_S[2]
src2[3] => mux32t1:mux2.i_S[3]
src2[4] => mux32t1:mux2.i_S[4]
dstR[0] => Decoder5t32:decoder.i_D[0]
dstR[1] => Decoder5t32:decoder.i_D[1]
dstR[2] => Decoder5t32:decoder.i_D[2]
dstR[3] => Decoder5t32:decoder.i_D[3]
dstR[4] => Decoder5t32:decoder.i_D[4]
i_D[0] => NReg:reg0.i_Di[0]
i_D[0] => NReg:G_NBit_REG:1:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:2:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:3:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:4:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:5:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:6:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:7:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:8:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:9:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:10:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:11:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:12:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:13:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:14:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:15:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:16:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:17:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:18:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:19:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:20:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:21:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:22:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:23:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:24:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:25:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:26:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:27:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:28:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:29:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:30:NREGs.i_Di[0]
i_D[0] => NReg:G_NBit_REG:31:NREGs.i_Di[0]
i_D[1] => NReg:reg0.i_Di[1]
i_D[1] => NReg:G_NBit_REG:1:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:2:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:3:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:4:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:5:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:6:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:7:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:8:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:9:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:10:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:11:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:12:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:13:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:14:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:15:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:16:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:17:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:18:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:19:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:20:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:21:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:22:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:23:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:24:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:25:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:26:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:27:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:28:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:29:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:30:NREGs.i_Di[1]
i_D[1] => NReg:G_NBit_REG:31:NREGs.i_Di[1]
i_D[2] => NReg:reg0.i_Di[2]
i_D[2] => NReg:G_NBit_REG:1:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:2:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:3:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:4:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:5:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:6:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:7:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:8:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:9:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:10:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:11:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:12:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:13:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:14:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:15:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:16:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:17:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:18:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:19:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:20:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:21:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:22:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:23:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:24:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:25:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:26:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:27:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:28:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:29:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:30:NREGs.i_Di[2]
i_D[2] => NReg:G_NBit_REG:31:NREGs.i_Di[2]
i_D[3] => NReg:reg0.i_Di[3]
i_D[3] => NReg:G_NBit_REG:1:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:2:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:3:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:4:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:5:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:6:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:7:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:8:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:9:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:10:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:11:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:12:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:13:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:14:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:15:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:16:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:17:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:18:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:19:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:20:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:21:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:22:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:23:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:24:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:25:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:26:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:27:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:28:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:29:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:30:NREGs.i_Di[3]
i_D[3] => NReg:G_NBit_REG:31:NREGs.i_Di[3]
i_D[4] => NReg:reg0.i_Di[4]
i_D[4] => NReg:G_NBit_REG:1:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:2:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:3:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:4:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:5:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:6:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:7:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:8:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:9:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:10:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:11:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:12:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:13:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:14:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:15:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:16:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:17:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:18:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:19:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:20:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:21:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:22:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:23:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:24:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:25:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:26:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:27:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:28:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:29:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:30:NREGs.i_Di[4]
i_D[4] => NReg:G_NBit_REG:31:NREGs.i_Di[4]
i_D[5] => NReg:reg0.i_Di[5]
i_D[5] => NReg:G_NBit_REG:1:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:2:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:3:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:4:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:5:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:6:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:7:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:8:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:9:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:10:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:11:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:12:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:13:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:14:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:15:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:16:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:17:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:18:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:19:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:20:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:21:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:22:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:23:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:24:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:25:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:26:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:27:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:28:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:29:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:30:NREGs.i_Di[5]
i_D[5] => NReg:G_NBit_REG:31:NREGs.i_Di[5]
i_D[6] => NReg:reg0.i_Di[6]
i_D[6] => NReg:G_NBit_REG:1:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:2:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:3:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:4:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:5:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:6:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:7:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:8:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:9:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:10:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:11:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:12:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:13:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:14:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:15:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:16:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:17:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:18:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:19:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:20:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:21:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:22:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:23:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:24:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:25:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:26:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:27:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:28:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:29:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:30:NREGs.i_Di[6]
i_D[6] => NReg:G_NBit_REG:31:NREGs.i_Di[6]
i_D[7] => NReg:reg0.i_Di[7]
i_D[7] => NReg:G_NBit_REG:1:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:2:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:3:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:4:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:5:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:6:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:7:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:8:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:9:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:10:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:11:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:12:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:13:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:14:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:15:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:16:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:17:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:18:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:19:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:20:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:21:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:22:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:23:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:24:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:25:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:26:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:27:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:28:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:29:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:30:NREGs.i_Di[7]
i_D[7] => NReg:G_NBit_REG:31:NREGs.i_Di[7]
i_D[8] => NReg:reg0.i_Di[8]
i_D[8] => NReg:G_NBit_REG:1:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:2:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:3:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:4:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:5:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:6:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:7:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:8:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:9:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:10:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:11:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:12:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:13:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:14:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:15:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:16:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:17:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:18:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:19:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:20:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:21:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:22:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:23:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:24:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:25:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:26:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:27:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:28:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:29:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:30:NREGs.i_Di[8]
i_D[8] => NReg:G_NBit_REG:31:NREGs.i_Di[8]
i_D[9] => NReg:reg0.i_Di[9]
i_D[9] => NReg:G_NBit_REG:1:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:2:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:3:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:4:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:5:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:6:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:7:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:8:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:9:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:10:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:11:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:12:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:13:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:14:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:15:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:16:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:17:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:18:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:19:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:20:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:21:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:22:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:23:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:24:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:25:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:26:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:27:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:28:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:29:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:30:NREGs.i_Di[9]
i_D[9] => NReg:G_NBit_REG:31:NREGs.i_Di[9]
i_D[10] => NReg:reg0.i_Di[10]
i_D[10] => NReg:G_NBit_REG:1:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:2:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:3:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:4:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:5:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:6:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:7:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:8:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:9:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:10:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:11:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:12:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:13:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:14:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:15:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:16:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:17:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:18:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:19:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:20:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:21:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:22:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:23:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:24:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:25:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:26:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:27:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:28:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:29:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:30:NREGs.i_Di[10]
i_D[10] => NReg:G_NBit_REG:31:NREGs.i_Di[10]
i_D[11] => NReg:reg0.i_Di[11]
i_D[11] => NReg:G_NBit_REG:1:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:2:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:3:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:4:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:5:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:6:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:7:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:8:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:9:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:10:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:11:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:12:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:13:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:14:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:15:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:16:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:17:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:18:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:19:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:20:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:21:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:22:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:23:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:24:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:25:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:26:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:27:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:28:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:29:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:30:NREGs.i_Di[11]
i_D[11] => NReg:G_NBit_REG:31:NREGs.i_Di[11]
i_D[12] => NReg:reg0.i_Di[12]
i_D[12] => NReg:G_NBit_REG:1:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:2:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:3:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:4:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:5:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:6:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:7:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:8:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:9:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:10:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:11:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:12:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:13:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:14:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:15:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:16:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:17:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:18:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:19:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:20:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:21:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:22:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:23:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:24:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:25:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:26:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:27:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:28:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:29:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:30:NREGs.i_Di[12]
i_D[12] => NReg:G_NBit_REG:31:NREGs.i_Di[12]
i_D[13] => NReg:reg0.i_Di[13]
i_D[13] => NReg:G_NBit_REG:1:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:2:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:3:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:4:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:5:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:6:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:7:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:8:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:9:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:10:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:11:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:12:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:13:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:14:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:15:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:16:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:17:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:18:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:19:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:20:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:21:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:22:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:23:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:24:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:25:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:26:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:27:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:28:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:29:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:30:NREGs.i_Di[13]
i_D[13] => NReg:G_NBit_REG:31:NREGs.i_Di[13]
i_D[14] => NReg:reg0.i_Di[14]
i_D[14] => NReg:G_NBit_REG:1:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:2:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:3:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:4:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:5:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:6:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:7:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:8:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:9:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:10:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:11:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:12:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:13:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:14:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:15:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:16:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:17:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:18:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:19:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:20:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:21:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:22:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:23:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:24:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:25:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:26:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:27:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:28:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:29:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:30:NREGs.i_Di[14]
i_D[14] => NReg:G_NBit_REG:31:NREGs.i_Di[14]
i_D[15] => NReg:reg0.i_Di[15]
i_D[15] => NReg:G_NBit_REG:1:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:2:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:3:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:4:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:5:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:6:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:7:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:8:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:9:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:10:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:11:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:12:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:13:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:14:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:15:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:16:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:17:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:18:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:19:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:20:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:21:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:22:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:23:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:24:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:25:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:26:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:27:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:28:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:29:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:30:NREGs.i_Di[15]
i_D[15] => NReg:G_NBit_REG:31:NREGs.i_Di[15]
i_D[16] => NReg:reg0.i_Di[16]
i_D[16] => NReg:G_NBit_REG:1:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:2:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:3:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:4:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:5:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:6:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:7:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:8:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:9:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:10:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:11:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:12:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:13:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:14:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:15:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:16:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:17:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:18:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:19:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:20:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:21:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:22:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:23:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:24:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:25:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:26:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:27:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:28:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:29:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:30:NREGs.i_Di[16]
i_D[16] => NReg:G_NBit_REG:31:NREGs.i_Di[16]
i_D[17] => NReg:reg0.i_Di[17]
i_D[17] => NReg:G_NBit_REG:1:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:2:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:3:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:4:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:5:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:6:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:7:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:8:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:9:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:10:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:11:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:12:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:13:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:14:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:15:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:16:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:17:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:18:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:19:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:20:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:21:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:22:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:23:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:24:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:25:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:26:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:27:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:28:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:29:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:30:NREGs.i_Di[17]
i_D[17] => NReg:G_NBit_REG:31:NREGs.i_Di[17]
i_D[18] => NReg:reg0.i_Di[18]
i_D[18] => NReg:G_NBit_REG:1:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:2:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:3:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:4:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:5:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:6:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:7:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:8:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:9:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:10:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:11:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:12:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:13:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:14:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:15:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:16:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:17:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:18:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:19:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:20:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:21:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:22:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:23:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:24:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:25:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:26:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:27:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:28:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:29:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:30:NREGs.i_Di[18]
i_D[18] => NReg:G_NBit_REG:31:NREGs.i_Di[18]
i_D[19] => NReg:reg0.i_Di[19]
i_D[19] => NReg:G_NBit_REG:1:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:2:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:3:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:4:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:5:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:6:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:7:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:8:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:9:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:10:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:11:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:12:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:13:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:14:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:15:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:16:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:17:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:18:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:19:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:20:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:21:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:22:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:23:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:24:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:25:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:26:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:27:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:28:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:29:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:30:NREGs.i_Di[19]
i_D[19] => NReg:G_NBit_REG:31:NREGs.i_Di[19]
i_D[20] => NReg:reg0.i_Di[20]
i_D[20] => NReg:G_NBit_REG:1:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:2:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:3:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:4:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:5:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:6:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:7:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:8:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:9:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:10:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:11:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:12:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:13:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:14:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:15:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:16:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:17:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:18:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:19:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:20:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:21:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:22:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:23:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:24:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:25:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:26:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:27:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:28:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:29:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:30:NREGs.i_Di[20]
i_D[20] => NReg:G_NBit_REG:31:NREGs.i_Di[20]
i_D[21] => NReg:reg0.i_Di[21]
i_D[21] => NReg:G_NBit_REG:1:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:2:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:3:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:4:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:5:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:6:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:7:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:8:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:9:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:10:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:11:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:12:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:13:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:14:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:15:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:16:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:17:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:18:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:19:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:20:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:21:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:22:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:23:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:24:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:25:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:26:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:27:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:28:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:29:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:30:NREGs.i_Di[21]
i_D[21] => NReg:G_NBit_REG:31:NREGs.i_Di[21]
i_D[22] => NReg:reg0.i_Di[22]
i_D[22] => NReg:G_NBit_REG:1:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:2:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:3:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:4:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:5:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:6:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:7:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:8:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:9:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:10:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:11:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:12:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:13:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:14:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:15:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:16:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:17:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:18:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:19:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:20:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:21:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:22:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:23:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:24:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:25:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:26:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:27:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:28:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:29:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:30:NREGs.i_Di[22]
i_D[22] => NReg:G_NBit_REG:31:NREGs.i_Di[22]
i_D[23] => NReg:reg0.i_Di[23]
i_D[23] => NReg:G_NBit_REG:1:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:2:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:3:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:4:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:5:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:6:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:7:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:8:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:9:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:10:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:11:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:12:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:13:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:14:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:15:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:16:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:17:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:18:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:19:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:20:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:21:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:22:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:23:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:24:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:25:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:26:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:27:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:28:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:29:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:30:NREGs.i_Di[23]
i_D[23] => NReg:G_NBit_REG:31:NREGs.i_Di[23]
i_D[24] => NReg:reg0.i_Di[24]
i_D[24] => NReg:G_NBit_REG:1:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:2:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:3:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:4:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:5:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:6:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:7:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:8:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:9:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:10:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:11:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:12:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:13:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:14:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:15:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:16:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:17:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:18:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:19:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:20:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:21:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:22:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:23:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:24:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:25:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:26:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:27:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:28:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:29:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:30:NREGs.i_Di[24]
i_D[24] => NReg:G_NBit_REG:31:NREGs.i_Di[24]
i_D[25] => NReg:reg0.i_Di[25]
i_D[25] => NReg:G_NBit_REG:1:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:2:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:3:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:4:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:5:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:6:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:7:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:8:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:9:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:10:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:11:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:12:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:13:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:14:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:15:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:16:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:17:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:18:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:19:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:20:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:21:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:22:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:23:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:24:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:25:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:26:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:27:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:28:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:29:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:30:NREGs.i_Di[25]
i_D[25] => NReg:G_NBit_REG:31:NREGs.i_Di[25]
i_D[26] => NReg:reg0.i_Di[26]
i_D[26] => NReg:G_NBit_REG:1:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:2:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:3:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:4:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:5:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:6:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:7:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:8:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:9:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:10:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:11:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:12:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:13:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:14:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:15:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:16:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:17:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:18:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:19:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:20:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:21:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:22:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:23:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:24:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:25:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:26:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:27:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:28:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:29:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:30:NREGs.i_Di[26]
i_D[26] => NReg:G_NBit_REG:31:NREGs.i_Di[26]
i_D[27] => NReg:reg0.i_Di[27]
i_D[27] => NReg:G_NBit_REG:1:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:2:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:3:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:4:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:5:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:6:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:7:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:8:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:9:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:10:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:11:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:12:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:13:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:14:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:15:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:16:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:17:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:18:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:19:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:20:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:21:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:22:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:23:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:24:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:25:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:26:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:27:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:28:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:29:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:30:NREGs.i_Di[27]
i_D[27] => NReg:G_NBit_REG:31:NREGs.i_Di[27]
i_D[28] => NReg:reg0.i_Di[28]
i_D[28] => NReg:G_NBit_REG:1:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:2:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:3:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:4:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:5:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:6:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:7:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:8:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:9:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:10:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:11:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:12:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:13:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:14:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:15:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:16:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:17:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:18:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:19:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:20:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:21:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:22:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:23:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:24:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:25:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:26:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:27:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:28:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:29:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:30:NREGs.i_Di[28]
i_D[28] => NReg:G_NBit_REG:31:NREGs.i_Di[28]
i_D[29] => NReg:reg0.i_Di[29]
i_D[29] => NReg:G_NBit_REG:1:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:2:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:3:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:4:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:5:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:6:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:7:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:8:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:9:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:10:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:11:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:12:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:13:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:14:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:15:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:16:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:17:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:18:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:19:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:20:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:21:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:22:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:23:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:24:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:25:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:26:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:27:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:28:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:29:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:30:NREGs.i_Di[29]
i_D[29] => NReg:G_NBit_REG:31:NREGs.i_Di[29]
i_D[30] => NReg:reg0.i_Di[30]
i_D[30] => NReg:G_NBit_REG:1:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:2:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:3:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:4:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:5:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:6:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:7:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:8:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:9:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:10:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:11:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:12:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:13:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:14:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:15:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:16:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:17:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:18:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:19:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:20:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:21:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:22:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:23:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:24:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:25:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:26:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:27:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:28:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:29:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:30:NREGs.i_Di[30]
i_D[30] => NReg:G_NBit_REG:31:NREGs.i_Di[30]
i_D[31] => NReg:reg0.i_Di[31]
i_D[31] => NReg:G_NBit_REG:1:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:2:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:3:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:4:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:5:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:6:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:7:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:8:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:9:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:10:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:11:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:12:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:13:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:14:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:15:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:16:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:17:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:18:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:19:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:20:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:21:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:22:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:23:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:24:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:25:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:26:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:27:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:28:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:29:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:30:NREGs.i_Di[31]
i_D[31] => NReg:G_NBit_REG:31:NREGs.i_Di[31]
o_src1[0] <= mux32t1:mux1.o_O[0]
o_src1[1] <= mux32t1:mux1.o_O[1]
o_src1[2] <= mux32t1:mux1.o_O[2]
o_src1[3] <= mux32t1:mux1.o_O[3]
o_src1[4] <= mux32t1:mux1.o_O[4]
o_src1[5] <= mux32t1:mux1.o_O[5]
o_src1[6] <= mux32t1:mux1.o_O[6]
o_src1[7] <= mux32t1:mux1.o_O[7]
o_src1[8] <= mux32t1:mux1.o_O[8]
o_src1[9] <= mux32t1:mux1.o_O[9]
o_src1[10] <= mux32t1:mux1.o_O[10]
o_src1[11] <= mux32t1:mux1.o_O[11]
o_src1[12] <= mux32t1:mux1.o_O[12]
o_src1[13] <= mux32t1:mux1.o_O[13]
o_src1[14] <= mux32t1:mux1.o_O[14]
o_src1[15] <= mux32t1:mux1.o_O[15]
o_src1[16] <= mux32t1:mux1.o_O[16]
o_src1[17] <= mux32t1:mux1.o_O[17]
o_src1[18] <= mux32t1:mux1.o_O[18]
o_src1[19] <= mux32t1:mux1.o_O[19]
o_src1[20] <= mux32t1:mux1.o_O[20]
o_src1[21] <= mux32t1:mux1.o_O[21]
o_src1[22] <= mux32t1:mux1.o_O[22]
o_src1[23] <= mux32t1:mux1.o_O[23]
o_src1[24] <= mux32t1:mux1.o_O[24]
o_src1[25] <= mux32t1:mux1.o_O[25]
o_src1[26] <= mux32t1:mux1.o_O[26]
o_src1[27] <= mux32t1:mux1.o_O[27]
o_src1[28] <= mux32t1:mux1.o_O[28]
o_src1[29] <= mux32t1:mux1.o_O[29]
o_src1[30] <= mux32t1:mux1.o_O[30]
o_src1[31] <= mux32t1:mux1.o_O[31]
o_src2[0] <= mux32t1:mux2.o_O[0]
o_src2[1] <= mux32t1:mux2.o_O[1]
o_src2[2] <= mux32t1:mux2.o_O[2]
o_src2[3] <= mux32t1:mux2.o_O[3]
o_src2[4] <= mux32t1:mux2.o_O[4]
o_src2[5] <= mux32t1:mux2.o_O[5]
o_src2[6] <= mux32t1:mux2.o_O[6]
o_src2[7] <= mux32t1:mux2.o_O[7]
o_src2[8] <= mux32t1:mux2.o_O[8]
o_src2[9] <= mux32t1:mux2.o_O[9]
o_src2[10] <= mux32t1:mux2.o_O[10]
o_src2[11] <= mux32t1:mux2.o_O[11]
o_src2[12] <= mux32t1:mux2.o_O[12]
o_src2[13] <= mux32t1:mux2.o_O[13]
o_src2[14] <= mux32t1:mux2.o_O[14]
o_src2[15] <= mux32t1:mux2.o_O[15]
o_src2[16] <= mux32t1:mux2.o_O[16]
o_src2[17] <= mux32t1:mux2.o_O[17]
o_src2[18] <= mux32t1:mux2.o_O[18]
o_src2[19] <= mux32t1:mux2.o_O[19]
o_src2[20] <= mux32t1:mux2.o_O[20]
o_src2[21] <= mux32t1:mux2.o_O[21]
o_src2[22] <= mux32t1:mux2.o_O[22]
o_src2[23] <= mux32t1:mux2.o_O[23]
o_src2[24] <= mux32t1:mux2.o_O[24]
o_src2[25] <= mux32t1:mux2.o_O[25]
o_src2[26] <= mux32t1:mux2.o_O[26]
o_src2[27] <= mux32t1:mux2.o_O[27]
o_src2[28] <= mux32t1:mux2.o_O[28]
o_src2[29] <= mux32t1:mux2.o_O[29]
o_src2[30] <= mux32t1:mux2.o_O[30]
o_src2[31] <= mux32t1:mux2.o_O[31]


|MIPS_Processor|regFile:RegisterFile|Decoder5t32:decoder
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_WE => o_Do.OUTPUTSELECT
i_D[0] => Mux0.IN36
i_D[0] => Mux1.IN36
i_D[0] => Mux2.IN36
i_D[0] => Mux3.IN36
i_D[0] => Mux4.IN36
i_D[0] => Mux5.IN36
i_D[0] => Mux6.IN36
i_D[0] => Mux7.IN36
i_D[0] => Mux8.IN36
i_D[0] => Mux9.IN36
i_D[0] => Mux10.IN36
i_D[0] => Mux11.IN36
i_D[0] => Mux12.IN36
i_D[0] => Mux13.IN36
i_D[0] => Mux14.IN36
i_D[0] => Mux15.IN36
i_D[0] => Mux16.IN36
i_D[0] => Mux17.IN36
i_D[0] => Mux18.IN36
i_D[0] => Mux19.IN36
i_D[0] => Mux20.IN36
i_D[0] => Mux21.IN36
i_D[0] => Mux22.IN36
i_D[0] => Mux23.IN36
i_D[0] => Mux24.IN36
i_D[0] => Mux25.IN36
i_D[0] => Mux26.IN36
i_D[0] => Mux27.IN36
i_D[0] => Mux28.IN36
i_D[0] => Mux29.IN36
i_D[0] => Mux30.IN36
i_D[0] => Mux31.IN36
i_D[1] => Mux0.IN35
i_D[1] => Mux1.IN35
i_D[1] => Mux2.IN35
i_D[1] => Mux3.IN35
i_D[1] => Mux4.IN35
i_D[1] => Mux5.IN35
i_D[1] => Mux6.IN35
i_D[1] => Mux7.IN35
i_D[1] => Mux8.IN35
i_D[1] => Mux9.IN35
i_D[1] => Mux10.IN35
i_D[1] => Mux11.IN35
i_D[1] => Mux12.IN35
i_D[1] => Mux13.IN35
i_D[1] => Mux14.IN35
i_D[1] => Mux15.IN35
i_D[1] => Mux16.IN35
i_D[1] => Mux17.IN35
i_D[1] => Mux18.IN35
i_D[1] => Mux19.IN35
i_D[1] => Mux20.IN35
i_D[1] => Mux21.IN35
i_D[1] => Mux22.IN35
i_D[1] => Mux23.IN35
i_D[1] => Mux24.IN35
i_D[1] => Mux25.IN35
i_D[1] => Mux26.IN35
i_D[1] => Mux27.IN35
i_D[1] => Mux28.IN35
i_D[1] => Mux29.IN35
i_D[1] => Mux30.IN35
i_D[1] => Mux31.IN35
i_D[2] => Mux0.IN34
i_D[2] => Mux1.IN34
i_D[2] => Mux2.IN34
i_D[2] => Mux3.IN34
i_D[2] => Mux4.IN34
i_D[2] => Mux5.IN34
i_D[2] => Mux6.IN34
i_D[2] => Mux7.IN34
i_D[2] => Mux8.IN34
i_D[2] => Mux9.IN34
i_D[2] => Mux10.IN34
i_D[2] => Mux11.IN34
i_D[2] => Mux12.IN34
i_D[2] => Mux13.IN34
i_D[2] => Mux14.IN34
i_D[2] => Mux15.IN34
i_D[2] => Mux16.IN34
i_D[2] => Mux17.IN34
i_D[2] => Mux18.IN34
i_D[2] => Mux19.IN34
i_D[2] => Mux20.IN34
i_D[2] => Mux21.IN34
i_D[2] => Mux22.IN34
i_D[2] => Mux23.IN34
i_D[2] => Mux24.IN34
i_D[2] => Mux25.IN34
i_D[2] => Mux26.IN34
i_D[2] => Mux27.IN34
i_D[2] => Mux28.IN34
i_D[2] => Mux29.IN34
i_D[2] => Mux30.IN34
i_D[2] => Mux31.IN34
i_D[3] => Mux0.IN33
i_D[3] => Mux1.IN33
i_D[3] => Mux2.IN33
i_D[3] => Mux3.IN33
i_D[3] => Mux4.IN33
i_D[3] => Mux5.IN33
i_D[3] => Mux6.IN33
i_D[3] => Mux7.IN33
i_D[3] => Mux8.IN33
i_D[3] => Mux9.IN33
i_D[3] => Mux10.IN33
i_D[3] => Mux11.IN33
i_D[3] => Mux12.IN33
i_D[3] => Mux13.IN33
i_D[3] => Mux14.IN33
i_D[3] => Mux15.IN33
i_D[3] => Mux16.IN33
i_D[3] => Mux17.IN33
i_D[3] => Mux18.IN33
i_D[3] => Mux19.IN33
i_D[3] => Mux20.IN33
i_D[3] => Mux21.IN33
i_D[3] => Mux22.IN33
i_D[3] => Mux23.IN33
i_D[3] => Mux24.IN33
i_D[3] => Mux25.IN33
i_D[3] => Mux26.IN33
i_D[3] => Mux27.IN33
i_D[3] => Mux28.IN33
i_D[3] => Mux29.IN33
i_D[3] => Mux30.IN33
i_D[3] => Mux31.IN33
i_D[4] => Mux0.IN32
i_D[4] => Mux1.IN32
i_D[4] => Mux2.IN32
i_D[4] => Mux3.IN32
i_D[4] => Mux4.IN32
i_D[4] => Mux5.IN32
i_D[4] => Mux6.IN32
i_D[4] => Mux7.IN32
i_D[4] => Mux8.IN32
i_D[4] => Mux9.IN32
i_D[4] => Mux10.IN32
i_D[4] => Mux11.IN32
i_D[4] => Mux12.IN32
i_D[4] => Mux13.IN32
i_D[4] => Mux14.IN32
i_D[4] => Mux15.IN32
i_D[4] => Mux16.IN32
i_D[4] => Mux17.IN32
i_D[4] => Mux18.IN32
i_D[4] => Mux19.IN32
i_D[4] => Mux20.IN32
i_D[4] => Mux21.IN32
i_D[4] => Mux22.IN32
i_D[4] => Mux23.IN32
i_D[4] => Mux24.IN32
i_D[4] => Mux25.IN32
i_D[4] => Mux26.IN32
i_D[4] => Mux27.IN32
i_D[4] => Mux28.IN32
i_D[4] => Mux29.IN32
i_D[4] => Mux30.IN32
i_D[4] => Mux31.IN32
o_Do[0] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[1] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[2] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[3] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[4] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[5] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[6] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[7] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[8] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[9] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[10] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[11] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[12] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[13] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[14] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[15] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[16] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[17] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[18] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[19] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[20] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[21] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[22] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[23] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[24] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[25] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[26] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[27] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[28] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[29] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[30] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE
o_Do[31] <= o_Do.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:reg0|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:1:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:2:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:3:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:4:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:5:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:6:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:7:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:8:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:9:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:10:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:11:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:12:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:13:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:14:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:15:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:16:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:17:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:18:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:19:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:20:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:21:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:22:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:23:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:24:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:25:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:26:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:27:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:28:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:29:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:30:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs
i_CLKa => dffg:G_NBIT_REG:0:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:1:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:2:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:3:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:4:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:5:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:6:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:7:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:8:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:9:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:10:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:11:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:12:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:13:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:14:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:15:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:16:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:17:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:18:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:19:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:20:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:21:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:22:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:23:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:24:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:25:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:26:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:27:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:28:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:29:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:30:g_dffg.i_CLK
i_CLKa => dffg:G_NBIT_REG:31:g_dffg.i_CLK
i_RS => dffg:G_NBIT_REG:0:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:1:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:2:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:3:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:4:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:5:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:6:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:7:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:8:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:9:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:10:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:11:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:12:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:13:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:14:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:15:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:16:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:17:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:18:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:19:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:20:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:21:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:22:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:23:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:24:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:25:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:26:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:27:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:28:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:29:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:30:g_dffg.i_RST
i_RS => dffg:G_NBIT_REG:31:g_dffg.i_RST
i_E => dffg:G_NBIT_REG:0:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:1:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:2:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:3:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:4:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:5:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:6:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:7:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:8:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:9:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:10:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:11:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:12:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:13:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:14:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:15:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:16:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:17:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:18:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:19:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:20:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:21:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:22:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:23:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:24:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:25:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:26:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:27:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:28:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:29:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:30:g_dffg.i_WE
i_E => dffg:G_NBIT_REG:31:g_dffg.i_WE
i_Di[0] => dffg:G_NBIT_REG:0:g_dffg.i_D
i_Di[1] => dffg:G_NBIT_REG:1:g_dffg.i_D
i_Di[2] => dffg:G_NBIT_REG:2:g_dffg.i_D
i_Di[3] => dffg:G_NBIT_REG:3:g_dffg.i_D
i_Di[4] => dffg:G_NBIT_REG:4:g_dffg.i_D
i_Di[5] => dffg:G_NBIT_REG:5:g_dffg.i_D
i_Di[6] => dffg:G_NBIT_REG:6:g_dffg.i_D
i_Di[7] => dffg:G_NBIT_REG:7:g_dffg.i_D
i_Di[8] => dffg:G_NBIT_REG:8:g_dffg.i_D
i_Di[9] => dffg:G_NBIT_REG:9:g_dffg.i_D
i_Di[10] => dffg:G_NBIT_REG:10:g_dffg.i_D
i_Di[11] => dffg:G_NBIT_REG:11:g_dffg.i_D
i_Di[12] => dffg:G_NBIT_REG:12:g_dffg.i_D
i_Di[13] => dffg:G_NBIT_REG:13:g_dffg.i_D
i_Di[14] => dffg:G_NBIT_REG:14:g_dffg.i_D
i_Di[15] => dffg:G_NBIT_REG:15:g_dffg.i_D
i_Di[16] => dffg:G_NBIT_REG:16:g_dffg.i_D
i_Di[17] => dffg:G_NBIT_REG:17:g_dffg.i_D
i_Di[18] => dffg:G_NBIT_REG:18:g_dffg.i_D
i_Di[19] => dffg:G_NBIT_REG:19:g_dffg.i_D
i_Di[20] => dffg:G_NBIT_REG:20:g_dffg.i_D
i_Di[21] => dffg:G_NBIT_REG:21:g_dffg.i_D
i_Di[22] => dffg:G_NBIT_REG:22:g_dffg.i_D
i_Di[23] => dffg:G_NBIT_REG:23:g_dffg.i_D
i_Di[24] => dffg:G_NBIT_REG:24:g_dffg.i_D
i_Di[25] => dffg:G_NBIT_REG:25:g_dffg.i_D
i_Di[26] => dffg:G_NBIT_REG:26:g_dffg.i_D
i_Di[27] => dffg:G_NBIT_REG:27:g_dffg.i_D
i_Di[28] => dffg:G_NBIT_REG:28:g_dffg.i_D
i_Di[29] => dffg:G_NBIT_REG:29:g_dffg.i_D
i_Di[30] => dffg:G_NBIT_REG:30:g_dffg.i_D
i_Di[31] => dffg:G_NBIT_REG:31:g_dffg.i_D
o_Do[0] <= dffg:G_NBIT_REG:0:g_dffg.o_Q
o_Do[1] <= dffg:G_NBIT_REG:1:g_dffg.o_Q
o_Do[2] <= dffg:G_NBIT_REG:2:g_dffg.o_Q
o_Do[3] <= dffg:G_NBIT_REG:3:g_dffg.o_Q
o_Do[4] <= dffg:G_NBIT_REG:4:g_dffg.o_Q
o_Do[5] <= dffg:G_NBIT_REG:5:g_dffg.o_Q
o_Do[6] <= dffg:G_NBIT_REG:6:g_dffg.o_Q
o_Do[7] <= dffg:G_NBIT_REG:7:g_dffg.o_Q
o_Do[8] <= dffg:G_NBIT_REG:8:g_dffg.o_Q
o_Do[9] <= dffg:G_NBIT_REG:9:g_dffg.o_Q
o_Do[10] <= dffg:G_NBIT_REG:10:g_dffg.o_Q
o_Do[11] <= dffg:G_NBIT_REG:11:g_dffg.o_Q
o_Do[12] <= dffg:G_NBIT_REG:12:g_dffg.o_Q
o_Do[13] <= dffg:G_NBIT_REG:13:g_dffg.o_Q
o_Do[14] <= dffg:G_NBIT_REG:14:g_dffg.o_Q
o_Do[15] <= dffg:G_NBIT_REG:15:g_dffg.o_Q
o_Do[16] <= dffg:G_NBIT_REG:16:g_dffg.o_Q
o_Do[17] <= dffg:G_NBIT_REG:17:g_dffg.o_Q
o_Do[18] <= dffg:G_NBIT_REG:18:g_dffg.o_Q
o_Do[19] <= dffg:G_NBIT_REG:19:g_dffg.o_Q
o_Do[20] <= dffg:G_NBIT_REG:20:g_dffg.o_Q
o_Do[21] <= dffg:G_NBIT_REG:21:g_dffg.o_Q
o_Do[22] <= dffg:G_NBIT_REG:22:g_dffg.o_Q
o_Do[23] <= dffg:G_NBIT_REG:23:g_dffg.o_Q
o_Do[24] <= dffg:G_NBIT_REG:24:g_dffg.o_Q
o_Do[25] <= dffg:G_NBIT_REG:25:g_dffg.o_Q
o_Do[26] <= dffg:G_NBIT_REG:26:g_dffg.o_Q
o_Do[27] <= dffg:G_NBIT_REG:27:g_dffg.o_Q
o_Do[28] <= dffg:G_NBIT_REG:28:g_dffg.o_Q
o_Do[29] <= dffg:G_NBIT_REG:29:g_dffg.o_Q
o_Do[30] <= dffg:G_NBIT_REG:30:g_dffg.o_Q
o_Do[31] <= dffg:G_NBIT_REG:31:g_dffg.o_Q


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:0:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:1:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:2:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:3:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:4:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:5:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:6:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:7:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:8:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:9:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:10:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:11:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:12:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:13:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:14:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:15:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:16:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:17:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:18:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:19:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:20:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:21:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:22:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:23:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:24:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:25:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:26:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:27:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:28:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:29:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:30:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|NReg:\G_NBit_REG:31:NREGs|dffg:\G_NBIT_REG:31:g_dffg
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|mux32t1:mux1
i_S[0] => Mux0.IN4
i_S[0] => Mux1.IN4
i_S[0] => Mux2.IN4
i_S[0] => Mux3.IN4
i_S[0] => Mux4.IN4
i_S[0] => Mux5.IN4
i_S[0] => Mux6.IN4
i_S[0] => Mux7.IN4
i_S[0] => Mux8.IN4
i_S[0] => Mux9.IN4
i_S[0] => Mux10.IN4
i_S[0] => Mux11.IN4
i_S[0] => Mux12.IN4
i_S[0] => Mux13.IN4
i_S[0] => Mux14.IN4
i_S[0] => Mux15.IN4
i_S[0] => Mux16.IN4
i_S[0] => Mux17.IN4
i_S[0] => Mux18.IN4
i_S[0] => Mux19.IN4
i_S[0] => Mux20.IN4
i_S[0] => Mux21.IN4
i_S[0] => Mux22.IN4
i_S[0] => Mux23.IN4
i_S[0] => Mux24.IN4
i_S[0] => Mux25.IN4
i_S[0] => Mux26.IN4
i_S[0] => Mux27.IN4
i_S[0] => Mux28.IN4
i_S[0] => Mux29.IN4
i_S[0] => Mux30.IN4
i_S[0] => Mux31.IN4
i_S[1] => Mux0.IN3
i_S[1] => Mux1.IN3
i_S[1] => Mux2.IN3
i_S[1] => Mux3.IN3
i_S[1] => Mux4.IN3
i_S[1] => Mux5.IN3
i_S[1] => Mux6.IN3
i_S[1] => Mux7.IN3
i_S[1] => Mux8.IN3
i_S[1] => Mux9.IN3
i_S[1] => Mux10.IN3
i_S[1] => Mux11.IN3
i_S[1] => Mux12.IN3
i_S[1] => Mux13.IN3
i_S[1] => Mux14.IN3
i_S[1] => Mux15.IN3
i_S[1] => Mux16.IN3
i_S[1] => Mux17.IN3
i_S[1] => Mux18.IN3
i_S[1] => Mux19.IN3
i_S[1] => Mux20.IN3
i_S[1] => Mux21.IN3
i_S[1] => Mux22.IN3
i_S[1] => Mux23.IN3
i_S[1] => Mux24.IN3
i_S[1] => Mux25.IN3
i_S[1] => Mux26.IN3
i_S[1] => Mux27.IN3
i_S[1] => Mux28.IN3
i_S[1] => Mux29.IN3
i_S[1] => Mux30.IN3
i_S[1] => Mux31.IN3
i_S[2] => Mux0.IN2
i_S[2] => Mux1.IN2
i_S[2] => Mux2.IN2
i_S[2] => Mux3.IN2
i_S[2] => Mux4.IN2
i_S[2] => Mux5.IN2
i_S[2] => Mux6.IN2
i_S[2] => Mux7.IN2
i_S[2] => Mux8.IN2
i_S[2] => Mux9.IN2
i_S[2] => Mux10.IN2
i_S[2] => Mux11.IN2
i_S[2] => Mux12.IN2
i_S[2] => Mux13.IN2
i_S[2] => Mux14.IN2
i_S[2] => Mux15.IN2
i_S[2] => Mux16.IN2
i_S[2] => Mux17.IN2
i_S[2] => Mux18.IN2
i_S[2] => Mux19.IN2
i_S[2] => Mux20.IN2
i_S[2] => Mux21.IN2
i_S[2] => Mux22.IN2
i_S[2] => Mux23.IN2
i_S[2] => Mux24.IN2
i_S[2] => Mux25.IN2
i_S[2] => Mux26.IN2
i_S[2] => Mux27.IN2
i_S[2] => Mux28.IN2
i_S[2] => Mux29.IN2
i_S[2] => Mux30.IN2
i_S[2] => Mux31.IN2
i_S[3] => Mux0.IN1
i_S[3] => Mux1.IN1
i_S[3] => Mux2.IN1
i_S[3] => Mux3.IN1
i_S[3] => Mux4.IN1
i_S[3] => Mux5.IN1
i_S[3] => Mux6.IN1
i_S[3] => Mux7.IN1
i_S[3] => Mux8.IN1
i_S[3] => Mux9.IN1
i_S[3] => Mux10.IN1
i_S[3] => Mux11.IN1
i_S[3] => Mux12.IN1
i_S[3] => Mux13.IN1
i_S[3] => Mux14.IN1
i_S[3] => Mux15.IN1
i_S[3] => Mux16.IN1
i_S[3] => Mux17.IN1
i_S[3] => Mux18.IN1
i_S[3] => Mux19.IN1
i_S[3] => Mux20.IN1
i_S[3] => Mux21.IN1
i_S[3] => Mux22.IN1
i_S[3] => Mux23.IN1
i_S[3] => Mux24.IN1
i_S[3] => Mux25.IN1
i_S[3] => Mux26.IN1
i_S[3] => Mux27.IN1
i_S[3] => Mux28.IN1
i_S[3] => Mux29.IN1
i_S[3] => Mux30.IN1
i_S[3] => Mux31.IN1
i_S[4] => Mux0.IN0
i_S[4] => Mux1.IN0
i_S[4] => Mux2.IN0
i_S[4] => Mux3.IN0
i_S[4] => Mux4.IN0
i_S[4] => Mux5.IN0
i_S[4] => Mux6.IN0
i_S[4] => Mux7.IN0
i_S[4] => Mux8.IN0
i_S[4] => Mux9.IN0
i_S[4] => Mux10.IN0
i_S[4] => Mux11.IN0
i_S[4] => Mux12.IN0
i_S[4] => Mux13.IN0
i_S[4] => Mux14.IN0
i_S[4] => Mux15.IN0
i_S[4] => Mux16.IN0
i_S[4] => Mux17.IN0
i_S[4] => Mux18.IN0
i_S[4] => Mux19.IN0
i_S[4] => Mux20.IN0
i_S[4] => Mux21.IN0
i_S[4] => Mux22.IN0
i_S[4] => Mux23.IN0
i_S[4] => Mux24.IN0
i_S[4] => Mux25.IN0
i_S[4] => Mux26.IN0
i_S[4] => Mux27.IN0
i_S[4] => Mux28.IN0
i_S[4] => Mux29.IN0
i_S[4] => Mux30.IN0
i_S[4] => Mux31.IN0
i_D[31][0] => Mux31.IN36
i_D[31][1] => Mux30.IN36
i_D[31][2] => Mux29.IN36
i_D[31][3] => Mux28.IN36
i_D[31][4] => Mux27.IN36
i_D[31][5] => Mux26.IN36
i_D[31][6] => Mux25.IN36
i_D[31][7] => Mux24.IN36
i_D[31][8] => Mux23.IN36
i_D[31][9] => Mux22.IN36
i_D[31][10] => Mux21.IN36
i_D[31][11] => Mux20.IN36
i_D[31][12] => Mux19.IN36
i_D[31][13] => Mux18.IN36
i_D[31][14] => Mux17.IN36
i_D[31][15] => Mux16.IN36
i_D[31][16] => Mux15.IN36
i_D[31][17] => Mux14.IN36
i_D[31][18] => Mux13.IN36
i_D[31][19] => Mux12.IN36
i_D[31][20] => Mux11.IN36
i_D[31][21] => Mux10.IN36
i_D[31][22] => Mux9.IN36
i_D[31][23] => Mux8.IN36
i_D[31][24] => Mux7.IN36
i_D[31][25] => Mux6.IN36
i_D[31][26] => Mux5.IN36
i_D[31][27] => Mux4.IN36
i_D[31][28] => Mux3.IN36
i_D[31][29] => Mux2.IN36
i_D[31][30] => Mux1.IN36
i_D[31][31] => Mux0.IN36
i_D[30][0] => Mux31.IN35
i_D[30][1] => Mux30.IN35
i_D[30][2] => Mux29.IN35
i_D[30][3] => Mux28.IN35
i_D[30][4] => Mux27.IN35
i_D[30][5] => Mux26.IN35
i_D[30][6] => Mux25.IN35
i_D[30][7] => Mux24.IN35
i_D[30][8] => Mux23.IN35
i_D[30][9] => Mux22.IN35
i_D[30][10] => Mux21.IN35
i_D[30][11] => Mux20.IN35
i_D[30][12] => Mux19.IN35
i_D[30][13] => Mux18.IN35
i_D[30][14] => Mux17.IN35
i_D[30][15] => Mux16.IN35
i_D[30][16] => Mux15.IN35
i_D[30][17] => Mux14.IN35
i_D[30][18] => Mux13.IN35
i_D[30][19] => Mux12.IN35
i_D[30][20] => Mux11.IN35
i_D[30][21] => Mux10.IN35
i_D[30][22] => Mux9.IN35
i_D[30][23] => Mux8.IN35
i_D[30][24] => Mux7.IN35
i_D[30][25] => Mux6.IN35
i_D[30][26] => Mux5.IN35
i_D[30][27] => Mux4.IN35
i_D[30][28] => Mux3.IN35
i_D[30][29] => Mux2.IN35
i_D[30][30] => Mux1.IN35
i_D[30][31] => Mux0.IN35
i_D[29][0] => Mux31.IN34
i_D[29][1] => Mux30.IN34
i_D[29][2] => Mux29.IN34
i_D[29][3] => Mux28.IN34
i_D[29][4] => Mux27.IN34
i_D[29][5] => Mux26.IN34
i_D[29][6] => Mux25.IN34
i_D[29][7] => Mux24.IN34
i_D[29][8] => Mux23.IN34
i_D[29][9] => Mux22.IN34
i_D[29][10] => Mux21.IN34
i_D[29][11] => Mux20.IN34
i_D[29][12] => Mux19.IN34
i_D[29][13] => Mux18.IN34
i_D[29][14] => Mux17.IN34
i_D[29][15] => Mux16.IN34
i_D[29][16] => Mux15.IN34
i_D[29][17] => Mux14.IN34
i_D[29][18] => Mux13.IN34
i_D[29][19] => Mux12.IN34
i_D[29][20] => Mux11.IN34
i_D[29][21] => Mux10.IN34
i_D[29][22] => Mux9.IN34
i_D[29][23] => Mux8.IN34
i_D[29][24] => Mux7.IN34
i_D[29][25] => Mux6.IN34
i_D[29][26] => Mux5.IN34
i_D[29][27] => Mux4.IN34
i_D[29][28] => Mux3.IN34
i_D[29][29] => Mux2.IN34
i_D[29][30] => Mux1.IN34
i_D[29][31] => Mux0.IN34
i_D[28][0] => Mux31.IN33
i_D[28][1] => Mux30.IN33
i_D[28][2] => Mux29.IN33
i_D[28][3] => Mux28.IN33
i_D[28][4] => Mux27.IN33
i_D[28][5] => Mux26.IN33
i_D[28][6] => Mux25.IN33
i_D[28][7] => Mux24.IN33
i_D[28][8] => Mux23.IN33
i_D[28][9] => Mux22.IN33
i_D[28][10] => Mux21.IN33
i_D[28][11] => Mux20.IN33
i_D[28][12] => Mux19.IN33
i_D[28][13] => Mux18.IN33
i_D[28][14] => Mux17.IN33
i_D[28][15] => Mux16.IN33
i_D[28][16] => Mux15.IN33
i_D[28][17] => Mux14.IN33
i_D[28][18] => Mux13.IN33
i_D[28][19] => Mux12.IN33
i_D[28][20] => Mux11.IN33
i_D[28][21] => Mux10.IN33
i_D[28][22] => Mux9.IN33
i_D[28][23] => Mux8.IN33
i_D[28][24] => Mux7.IN33
i_D[28][25] => Mux6.IN33
i_D[28][26] => Mux5.IN33
i_D[28][27] => Mux4.IN33
i_D[28][28] => Mux3.IN33
i_D[28][29] => Mux2.IN33
i_D[28][30] => Mux1.IN33
i_D[28][31] => Mux0.IN33
i_D[27][0] => Mux31.IN32
i_D[27][1] => Mux30.IN32
i_D[27][2] => Mux29.IN32
i_D[27][3] => Mux28.IN32
i_D[27][4] => Mux27.IN32
i_D[27][5] => Mux26.IN32
i_D[27][6] => Mux25.IN32
i_D[27][7] => Mux24.IN32
i_D[27][8] => Mux23.IN32
i_D[27][9] => Mux22.IN32
i_D[27][10] => Mux21.IN32
i_D[27][11] => Mux20.IN32
i_D[27][12] => Mux19.IN32
i_D[27][13] => Mux18.IN32
i_D[27][14] => Mux17.IN32
i_D[27][15] => Mux16.IN32
i_D[27][16] => Mux15.IN32
i_D[27][17] => Mux14.IN32
i_D[27][18] => Mux13.IN32
i_D[27][19] => Mux12.IN32
i_D[27][20] => Mux11.IN32
i_D[27][21] => Mux10.IN32
i_D[27][22] => Mux9.IN32
i_D[27][23] => Mux8.IN32
i_D[27][24] => Mux7.IN32
i_D[27][25] => Mux6.IN32
i_D[27][26] => Mux5.IN32
i_D[27][27] => Mux4.IN32
i_D[27][28] => Mux3.IN32
i_D[27][29] => Mux2.IN32
i_D[27][30] => Mux1.IN32
i_D[27][31] => Mux0.IN32
i_D[26][0] => Mux31.IN31
i_D[26][1] => Mux30.IN31
i_D[26][2] => Mux29.IN31
i_D[26][3] => Mux28.IN31
i_D[26][4] => Mux27.IN31
i_D[26][5] => Mux26.IN31
i_D[26][6] => Mux25.IN31
i_D[26][7] => Mux24.IN31
i_D[26][8] => Mux23.IN31
i_D[26][9] => Mux22.IN31
i_D[26][10] => Mux21.IN31
i_D[26][11] => Mux20.IN31
i_D[26][12] => Mux19.IN31
i_D[26][13] => Mux18.IN31
i_D[26][14] => Mux17.IN31
i_D[26][15] => Mux16.IN31
i_D[26][16] => Mux15.IN31
i_D[26][17] => Mux14.IN31
i_D[26][18] => Mux13.IN31
i_D[26][19] => Mux12.IN31
i_D[26][20] => Mux11.IN31
i_D[26][21] => Mux10.IN31
i_D[26][22] => Mux9.IN31
i_D[26][23] => Mux8.IN31
i_D[26][24] => Mux7.IN31
i_D[26][25] => Mux6.IN31
i_D[26][26] => Mux5.IN31
i_D[26][27] => Mux4.IN31
i_D[26][28] => Mux3.IN31
i_D[26][29] => Mux2.IN31
i_D[26][30] => Mux1.IN31
i_D[26][31] => Mux0.IN31
i_D[25][0] => Mux31.IN30
i_D[25][1] => Mux30.IN30
i_D[25][2] => Mux29.IN30
i_D[25][3] => Mux28.IN30
i_D[25][4] => Mux27.IN30
i_D[25][5] => Mux26.IN30
i_D[25][6] => Mux25.IN30
i_D[25][7] => Mux24.IN30
i_D[25][8] => Mux23.IN30
i_D[25][9] => Mux22.IN30
i_D[25][10] => Mux21.IN30
i_D[25][11] => Mux20.IN30
i_D[25][12] => Mux19.IN30
i_D[25][13] => Mux18.IN30
i_D[25][14] => Mux17.IN30
i_D[25][15] => Mux16.IN30
i_D[25][16] => Mux15.IN30
i_D[25][17] => Mux14.IN30
i_D[25][18] => Mux13.IN30
i_D[25][19] => Mux12.IN30
i_D[25][20] => Mux11.IN30
i_D[25][21] => Mux10.IN30
i_D[25][22] => Mux9.IN30
i_D[25][23] => Mux8.IN30
i_D[25][24] => Mux7.IN30
i_D[25][25] => Mux6.IN30
i_D[25][26] => Mux5.IN30
i_D[25][27] => Mux4.IN30
i_D[25][28] => Mux3.IN30
i_D[25][29] => Mux2.IN30
i_D[25][30] => Mux1.IN30
i_D[25][31] => Mux0.IN30
i_D[24][0] => Mux31.IN29
i_D[24][1] => Mux30.IN29
i_D[24][2] => Mux29.IN29
i_D[24][3] => Mux28.IN29
i_D[24][4] => Mux27.IN29
i_D[24][5] => Mux26.IN29
i_D[24][6] => Mux25.IN29
i_D[24][7] => Mux24.IN29
i_D[24][8] => Mux23.IN29
i_D[24][9] => Mux22.IN29
i_D[24][10] => Mux21.IN29
i_D[24][11] => Mux20.IN29
i_D[24][12] => Mux19.IN29
i_D[24][13] => Mux18.IN29
i_D[24][14] => Mux17.IN29
i_D[24][15] => Mux16.IN29
i_D[24][16] => Mux15.IN29
i_D[24][17] => Mux14.IN29
i_D[24][18] => Mux13.IN29
i_D[24][19] => Mux12.IN29
i_D[24][20] => Mux11.IN29
i_D[24][21] => Mux10.IN29
i_D[24][22] => Mux9.IN29
i_D[24][23] => Mux8.IN29
i_D[24][24] => Mux7.IN29
i_D[24][25] => Mux6.IN29
i_D[24][26] => Mux5.IN29
i_D[24][27] => Mux4.IN29
i_D[24][28] => Mux3.IN29
i_D[24][29] => Mux2.IN29
i_D[24][30] => Mux1.IN29
i_D[24][31] => Mux0.IN29
i_D[23][0] => Mux31.IN28
i_D[23][1] => Mux30.IN28
i_D[23][2] => Mux29.IN28
i_D[23][3] => Mux28.IN28
i_D[23][4] => Mux27.IN28
i_D[23][5] => Mux26.IN28
i_D[23][6] => Mux25.IN28
i_D[23][7] => Mux24.IN28
i_D[23][8] => Mux23.IN28
i_D[23][9] => Mux22.IN28
i_D[23][10] => Mux21.IN28
i_D[23][11] => Mux20.IN28
i_D[23][12] => Mux19.IN28
i_D[23][13] => Mux18.IN28
i_D[23][14] => Mux17.IN28
i_D[23][15] => Mux16.IN28
i_D[23][16] => Mux15.IN28
i_D[23][17] => Mux14.IN28
i_D[23][18] => Mux13.IN28
i_D[23][19] => Mux12.IN28
i_D[23][20] => Mux11.IN28
i_D[23][21] => Mux10.IN28
i_D[23][22] => Mux9.IN28
i_D[23][23] => Mux8.IN28
i_D[23][24] => Mux7.IN28
i_D[23][25] => Mux6.IN28
i_D[23][26] => Mux5.IN28
i_D[23][27] => Mux4.IN28
i_D[23][28] => Mux3.IN28
i_D[23][29] => Mux2.IN28
i_D[23][30] => Mux1.IN28
i_D[23][31] => Mux0.IN28
i_D[22][0] => Mux31.IN27
i_D[22][1] => Mux30.IN27
i_D[22][2] => Mux29.IN27
i_D[22][3] => Mux28.IN27
i_D[22][4] => Mux27.IN27
i_D[22][5] => Mux26.IN27
i_D[22][6] => Mux25.IN27
i_D[22][7] => Mux24.IN27
i_D[22][8] => Mux23.IN27
i_D[22][9] => Mux22.IN27
i_D[22][10] => Mux21.IN27
i_D[22][11] => Mux20.IN27
i_D[22][12] => Mux19.IN27
i_D[22][13] => Mux18.IN27
i_D[22][14] => Mux17.IN27
i_D[22][15] => Mux16.IN27
i_D[22][16] => Mux15.IN27
i_D[22][17] => Mux14.IN27
i_D[22][18] => Mux13.IN27
i_D[22][19] => Mux12.IN27
i_D[22][20] => Mux11.IN27
i_D[22][21] => Mux10.IN27
i_D[22][22] => Mux9.IN27
i_D[22][23] => Mux8.IN27
i_D[22][24] => Mux7.IN27
i_D[22][25] => Mux6.IN27
i_D[22][26] => Mux5.IN27
i_D[22][27] => Mux4.IN27
i_D[22][28] => Mux3.IN27
i_D[22][29] => Mux2.IN27
i_D[22][30] => Mux1.IN27
i_D[22][31] => Mux0.IN27
i_D[21][0] => Mux31.IN26
i_D[21][1] => Mux30.IN26
i_D[21][2] => Mux29.IN26
i_D[21][3] => Mux28.IN26
i_D[21][4] => Mux27.IN26
i_D[21][5] => Mux26.IN26
i_D[21][6] => Mux25.IN26
i_D[21][7] => Mux24.IN26
i_D[21][8] => Mux23.IN26
i_D[21][9] => Mux22.IN26
i_D[21][10] => Mux21.IN26
i_D[21][11] => Mux20.IN26
i_D[21][12] => Mux19.IN26
i_D[21][13] => Mux18.IN26
i_D[21][14] => Mux17.IN26
i_D[21][15] => Mux16.IN26
i_D[21][16] => Mux15.IN26
i_D[21][17] => Mux14.IN26
i_D[21][18] => Mux13.IN26
i_D[21][19] => Mux12.IN26
i_D[21][20] => Mux11.IN26
i_D[21][21] => Mux10.IN26
i_D[21][22] => Mux9.IN26
i_D[21][23] => Mux8.IN26
i_D[21][24] => Mux7.IN26
i_D[21][25] => Mux6.IN26
i_D[21][26] => Mux5.IN26
i_D[21][27] => Mux4.IN26
i_D[21][28] => Mux3.IN26
i_D[21][29] => Mux2.IN26
i_D[21][30] => Mux1.IN26
i_D[21][31] => Mux0.IN26
i_D[20][0] => Mux31.IN25
i_D[20][1] => Mux30.IN25
i_D[20][2] => Mux29.IN25
i_D[20][3] => Mux28.IN25
i_D[20][4] => Mux27.IN25
i_D[20][5] => Mux26.IN25
i_D[20][6] => Mux25.IN25
i_D[20][7] => Mux24.IN25
i_D[20][8] => Mux23.IN25
i_D[20][9] => Mux22.IN25
i_D[20][10] => Mux21.IN25
i_D[20][11] => Mux20.IN25
i_D[20][12] => Mux19.IN25
i_D[20][13] => Mux18.IN25
i_D[20][14] => Mux17.IN25
i_D[20][15] => Mux16.IN25
i_D[20][16] => Mux15.IN25
i_D[20][17] => Mux14.IN25
i_D[20][18] => Mux13.IN25
i_D[20][19] => Mux12.IN25
i_D[20][20] => Mux11.IN25
i_D[20][21] => Mux10.IN25
i_D[20][22] => Mux9.IN25
i_D[20][23] => Mux8.IN25
i_D[20][24] => Mux7.IN25
i_D[20][25] => Mux6.IN25
i_D[20][26] => Mux5.IN25
i_D[20][27] => Mux4.IN25
i_D[20][28] => Mux3.IN25
i_D[20][29] => Mux2.IN25
i_D[20][30] => Mux1.IN25
i_D[20][31] => Mux0.IN25
i_D[19][0] => Mux31.IN24
i_D[19][1] => Mux30.IN24
i_D[19][2] => Mux29.IN24
i_D[19][3] => Mux28.IN24
i_D[19][4] => Mux27.IN24
i_D[19][5] => Mux26.IN24
i_D[19][6] => Mux25.IN24
i_D[19][7] => Mux24.IN24
i_D[19][8] => Mux23.IN24
i_D[19][9] => Mux22.IN24
i_D[19][10] => Mux21.IN24
i_D[19][11] => Mux20.IN24
i_D[19][12] => Mux19.IN24
i_D[19][13] => Mux18.IN24
i_D[19][14] => Mux17.IN24
i_D[19][15] => Mux16.IN24
i_D[19][16] => Mux15.IN24
i_D[19][17] => Mux14.IN24
i_D[19][18] => Mux13.IN24
i_D[19][19] => Mux12.IN24
i_D[19][20] => Mux11.IN24
i_D[19][21] => Mux10.IN24
i_D[19][22] => Mux9.IN24
i_D[19][23] => Mux8.IN24
i_D[19][24] => Mux7.IN24
i_D[19][25] => Mux6.IN24
i_D[19][26] => Mux5.IN24
i_D[19][27] => Mux4.IN24
i_D[19][28] => Mux3.IN24
i_D[19][29] => Mux2.IN24
i_D[19][30] => Mux1.IN24
i_D[19][31] => Mux0.IN24
i_D[18][0] => Mux31.IN23
i_D[18][1] => Mux30.IN23
i_D[18][2] => Mux29.IN23
i_D[18][3] => Mux28.IN23
i_D[18][4] => Mux27.IN23
i_D[18][5] => Mux26.IN23
i_D[18][6] => Mux25.IN23
i_D[18][7] => Mux24.IN23
i_D[18][8] => Mux23.IN23
i_D[18][9] => Mux22.IN23
i_D[18][10] => Mux21.IN23
i_D[18][11] => Mux20.IN23
i_D[18][12] => Mux19.IN23
i_D[18][13] => Mux18.IN23
i_D[18][14] => Mux17.IN23
i_D[18][15] => Mux16.IN23
i_D[18][16] => Mux15.IN23
i_D[18][17] => Mux14.IN23
i_D[18][18] => Mux13.IN23
i_D[18][19] => Mux12.IN23
i_D[18][20] => Mux11.IN23
i_D[18][21] => Mux10.IN23
i_D[18][22] => Mux9.IN23
i_D[18][23] => Mux8.IN23
i_D[18][24] => Mux7.IN23
i_D[18][25] => Mux6.IN23
i_D[18][26] => Mux5.IN23
i_D[18][27] => Mux4.IN23
i_D[18][28] => Mux3.IN23
i_D[18][29] => Mux2.IN23
i_D[18][30] => Mux1.IN23
i_D[18][31] => Mux0.IN23
i_D[17][0] => Mux31.IN22
i_D[17][1] => Mux30.IN22
i_D[17][2] => Mux29.IN22
i_D[17][3] => Mux28.IN22
i_D[17][4] => Mux27.IN22
i_D[17][5] => Mux26.IN22
i_D[17][6] => Mux25.IN22
i_D[17][7] => Mux24.IN22
i_D[17][8] => Mux23.IN22
i_D[17][9] => Mux22.IN22
i_D[17][10] => Mux21.IN22
i_D[17][11] => Mux20.IN22
i_D[17][12] => Mux19.IN22
i_D[17][13] => Mux18.IN22
i_D[17][14] => Mux17.IN22
i_D[17][15] => Mux16.IN22
i_D[17][16] => Mux15.IN22
i_D[17][17] => Mux14.IN22
i_D[17][18] => Mux13.IN22
i_D[17][19] => Mux12.IN22
i_D[17][20] => Mux11.IN22
i_D[17][21] => Mux10.IN22
i_D[17][22] => Mux9.IN22
i_D[17][23] => Mux8.IN22
i_D[17][24] => Mux7.IN22
i_D[17][25] => Mux6.IN22
i_D[17][26] => Mux5.IN22
i_D[17][27] => Mux4.IN22
i_D[17][28] => Mux3.IN22
i_D[17][29] => Mux2.IN22
i_D[17][30] => Mux1.IN22
i_D[17][31] => Mux0.IN22
i_D[16][0] => Mux31.IN21
i_D[16][1] => Mux30.IN21
i_D[16][2] => Mux29.IN21
i_D[16][3] => Mux28.IN21
i_D[16][4] => Mux27.IN21
i_D[16][5] => Mux26.IN21
i_D[16][6] => Mux25.IN21
i_D[16][7] => Mux24.IN21
i_D[16][8] => Mux23.IN21
i_D[16][9] => Mux22.IN21
i_D[16][10] => Mux21.IN21
i_D[16][11] => Mux20.IN21
i_D[16][12] => Mux19.IN21
i_D[16][13] => Mux18.IN21
i_D[16][14] => Mux17.IN21
i_D[16][15] => Mux16.IN21
i_D[16][16] => Mux15.IN21
i_D[16][17] => Mux14.IN21
i_D[16][18] => Mux13.IN21
i_D[16][19] => Mux12.IN21
i_D[16][20] => Mux11.IN21
i_D[16][21] => Mux10.IN21
i_D[16][22] => Mux9.IN21
i_D[16][23] => Mux8.IN21
i_D[16][24] => Mux7.IN21
i_D[16][25] => Mux6.IN21
i_D[16][26] => Mux5.IN21
i_D[16][27] => Mux4.IN21
i_D[16][28] => Mux3.IN21
i_D[16][29] => Mux2.IN21
i_D[16][30] => Mux1.IN21
i_D[16][31] => Mux0.IN21
i_D[15][0] => Mux31.IN20
i_D[15][1] => Mux30.IN20
i_D[15][2] => Mux29.IN20
i_D[15][3] => Mux28.IN20
i_D[15][4] => Mux27.IN20
i_D[15][5] => Mux26.IN20
i_D[15][6] => Mux25.IN20
i_D[15][7] => Mux24.IN20
i_D[15][8] => Mux23.IN20
i_D[15][9] => Mux22.IN20
i_D[15][10] => Mux21.IN20
i_D[15][11] => Mux20.IN20
i_D[15][12] => Mux19.IN20
i_D[15][13] => Mux18.IN20
i_D[15][14] => Mux17.IN20
i_D[15][15] => Mux16.IN20
i_D[15][16] => Mux15.IN20
i_D[15][17] => Mux14.IN20
i_D[15][18] => Mux13.IN20
i_D[15][19] => Mux12.IN20
i_D[15][20] => Mux11.IN20
i_D[15][21] => Mux10.IN20
i_D[15][22] => Mux9.IN20
i_D[15][23] => Mux8.IN20
i_D[15][24] => Mux7.IN20
i_D[15][25] => Mux6.IN20
i_D[15][26] => Mux5.IN20
i_D[15][27] => Mux4.IN20
i_D[15][28] => Mux3.IN20
i_D[15][29] => Mux2.IN20
i_D[15][30] => Mux1.IN20
i_D[15][31] => Mux0.IN20
i_D[14][0] => Mux31.IN19
i_D[14][1] => Mux30.IN19
i_D[14][2] => Mux29.IN19
i_D[14][3] => Mux28.IN19
i_D[14][4] => Mux27.IN19
i_D[14][5] => Mux26.IN19
i_D[14][6] => Mux25.IN19
i_D[14][7] => Mux24.IN19
i_D[14][8] => Mux23.IN19
i_D[14][9] => Mux22.IN19
i_D[14][10] => Mux21.IN19
i_D[14][11] => Mux20.IN19
i_D[14][12] => Mux19.IN19
i_D[14][13] => Mux18.IN19
i_D[14][14] => Mux17.IN19
i_D[14][15] => Mux16.IN19
i_D[14][16] => Mux15.IN19
i_D[14][17] => Mux14.IN19
i_D[14][18] => Mux13.IN19
i_D[14][19] => Mux12.IN19
i_D[14][20] => Mux11.IN19
i_D[14][21] => Mux10.IN19
i_D[14][22] => Mux9.IN19
i_D[14][23] => Mux8.IN19
i_D[14][24] => Mux7.IN19
i_D[14][25] => Mux6.IN19
i_D[14][26] => Mux5.IN19
i_D[14][27] => Mux4.IN19
i_D[14][28] => Mux3.IN19
i_D[14][29] => Mux2.IN19
i_D[14][30] => Mux1.IN19
i_D[14][31] => Mux0.IN19
i_D[13][0] => Mux31.IN18
i_D[13][1] => Mux30.IN18
i_D[13][2] => Mux29.IN18
i_D[13][3] => Mux28.IN18
i_D[13][4] => Mux27.IN18
i_D[13][5] => Mux26.IN18
i_D[13][6] => Mux25.IN18
i_D[13][7] => Mux24.IN18
i_D[13][8] => Mux23.IN18
i_D[13][9] => Mux22.IN18
i_D[13][10] => Mux21.IN18
i_D[13][11] => Mux20.IN18
i_D[13][12] => Mux19.IN18
i_D[13][13] => Mux18.IN18
i_D[13][14] => Mux17.IN18
i_D[13][15] => Mux16.IN18
i_D[13][16] => Mux15.IN18
i_D[13][17] => Mux14.IN18
i_D[13][18] => Mux13.IN18
i_D[13][19] => Mux12.IN18
i_D[13][20] => Mux11.IN18
i_D[13][21] => Mux10.IN18
i_D[13][22] => Mux9.IN18
i_D[13][23] => Mux8.IN18
i_D[13][24] => Mux7.IN18
i_D[13][25] => Mux6.IN18
i_D[13][26] => Mux5.IN18
i_D[13][27] => Mux4.IN18
i_D[13][28] => Mux3.IN18
i_D[13][29] => Mux2.IN18
i_D[13][30] => Mux1.IN18
i_D[13][31] => Mux0.IN18
i_D[12][0] => Mux31.IN17
i_D[12][1] => Mux30.IN17
i_D[12][2] => Mux29.IN17
i_D[12][3] => Mux28.IN17
i_D[12][4] => Mux27.IN17
i_D[12][5] => Mux26.IN17
i_D[12][6] => Mux25.IN17
i_D[12][7] => Mux24.IN17
i_D[12][8] => Mux23.IN17
i_D[12][9] => Mux22.IN17
i_D[12][10] => Mux21.IN17
i_D[12][11] => Mux20.IN17
i_D[12][12] => Mux19.IN17
i_D[12][13] => Mux18.IN17
i_D[12][14] => Mux17.IN17
i_D[12][15] => Mux16.IN17
i_D[12][16] => Mux15.IN17
i_D[12][17] => Mux14.IN17
i_D[12][18] => Mux13.IN17
i_D[12][19] => Mux12.IN17
i_D[12][20] => Mux11.IN17
i_D[12][21] => Mux10.IN17
i_D[12][22] => Mux9.IN17
i_D[12][23] => Mux8.IN17
i_D[12][24] => Mux7.IN17
i_D[12][25] => Mux6.IN17
i_D[12][26] => Mux5.IN17
i_D[12][27] => Mux4.IN17
i_D[12][28] => Mux3.IN17
i_D[12][29] => Mux2.IN17
i_D[12][30] => Mux1.IN17
i_D[12][31] => Mux0.IN17
i_D[11][0] => Mux31.IN16
i_D[11][1] => Mux30.IN16
i_D[11][2] => Mux29.IN16
i_D[11][3] => Mux28.IN16
i_D[11][4] => Mux27.IN16
i_D[11][5] => Mux26.IN16
i_D[11][6] => Mux25.IN16
i_D[11][7] => Mux24.IN16
i_D[11][8] => Mux23.IN16
i_D[11][9] => Mux22.IN16
i_D[11][10] => Mux21.IN16
i_D[11][11] => Mux20.IN16
i_D[11][12] => Mux19.IN16
i_D[11][13] => Mux18.IN16
i_D[11][14] => Mux17.IN16
i_D[11][15] => Mux16.IN16
i_D[11][16] => Mux15.IN16
i_D[11][17] => Mux14.IN16
i_D[11][18] => Mux13.IN16
i_D[11][19] => Mux12.IN16
i_D[11][20] => Mux11.IN16
i_D[11][21] => Mux10.IN16
i_D[11][22] => Mux9.IN16
i_D[11][23] => Mux8.IN16
i_D[11][24] => Mux7.IN16
i_D[11][25] => Mux6.IN16
i_D[11][26] => Mux5.IN16
i_D[11][27] => Mux4.IN16
i_D[11][28] => Mux3.IN16
i_D[11][29] => Mux2.IN16
i_D[11][30] => Mux1.IN16
i_D[11][31] => Mux0.IN16
i_D[10][0] => Mux31.IN15
i_D[10][1] => Mux30.IN15
i_D[10][2] => Mux29.IN15
i_D[10][3] => Mux28.IN15
i_D[10][4] => Mux27.IN15
i_D[10][5] => Mux26.IN15
i_D[10][6] => Mux25.IN15
i_D[10][7] => Mux24.IN15
i_D[10][8] => Mux23.IN15
i_D[10][9] => Mux22.IN15
i_D[10][10] => Mux21.IN15
i_D[10][11] => Mux20.IN15
i_D[10][12] => Mux19.IN15
i_D[10][13] => Mux18.IN15
i_D[10][14] => Mux17.IN15
i_D[10][15] => Mux16.IN15
i_D[10][16] => Mux15.IN15
i_D[10][17] => Mux14.IN15
i_D[10][18] => Mux13.IN15
i_D[10][19] => Mux12.IN15
i_D[10][20] => Mux11.IN15
i_D[10][21] => Mux10.IN15
i_D[10][22] => Mux9.IN15
i_D[10][23] => Mux8.IN15
i_D[10][24] => Mux7.IN15
i_D[10][25] => Mux6.IN15
i_D[10][26] => Mux5.IN15
i_D[10][27] => Mux4.IN15
i_D[10][28] => Mux3.IN15
i_D[10][29] => Mux2.IN15
i_D[10][30] => Mux1.IN15
i_D[10][31] => Mux0.IN15
i_D[9][0] => Mux31.IN14
i_D[9][1] => Mux30.IN14
i_D[9][2] => Mux29.IN14
i_D[9][3] => Mux28.IN14
i_D[9][4] => Mux27.IN14
i_D[9][5] => Mux26.IN14
i_D[9][6] => Mux25.IN14
i_D[9][7] => Mux24.IN14
i_D[9][8] => Mux23.IN14
i_D[9][9] => Mux22.IN14
i_D[9][10] => Mux21.IN14
i_D[9][11] => Mux20.IN14
i_D[9][12] => Mux19.IN14
i_D[9][13] => Mux18.IN14
i_D[9][14] => Mux17.IN14
i_D[9][15] => Mux16.IN14
i_D[9][16] => Mux15.IN14
i_D[9][17] => Mux14.IN14
i_D[9][18] => Mux13.IN14
i_D[9][19] => Mux12.IN14
i_D[9][20] => Mux11.IN14
i_D[9][21] => Mux10.IN14
i_D[9][22] => Mux9.IN14
i_D[9][23] => Mux8.IN14
i_D[9][24] => Mux7.IN14
i_D[9][25] => Mux6.IN14
i_D[9][26] => Mux5.IN14
i_D[9][27] => Mux4.IN14
i_D[9][28] => Mux3.IN14
i_D[9][29] => Mux2.IN14
i_D[9][30] => Mux1.IN14
i_D[9][31] => Mux0.IN14
i_D[8][0] => Mux31.IN13
i_D[8][1] => Mux30.IN13
i_D[8][2] => Mux29.IN13
i_D[8][3] => Mux28.IN13
i_D[8][4] => Mux27.IN13
i_D[8][5] => Mux26.IN13
i_D[8][6] => Mux25.IN13
i_D[8][7] => Mux24.IN13
i_D[8][8] => Mux23.IN13
i_D[8][9] => Mux22.IN13
i_D[8][10] => Mux21.IN13
i_D[8][11] => Mux20.IN13
i_D[8][12] => Mux19.IN13
i_D[8][13] => Mux18.IN13
i_D[8][14] => Mux17.IN13
i_D[8][15] => Mux16.IN13
i_D[8][16] => Mux15.IN13
i_D[8][17] => Mux14.IN13
i_D[8][18] => Mux13.IN13
i_D[8][19] => Mux12.IN13
i_D[8][20] => Mux11.IN13
i_D[8][21] => Mux10.IN13
i_D[8][22] => Mux9.IN13
i_D[8][23] => Mux8.IN13
i_D[8][24] => Mux7.IN13
i_D[8][25] => Mux6.IN13
i_D[8][26] => Mux5.IN13
i_D[8][27] => Mux4.IN13
i_D[8][28] => Mux3.IN13
i_D[8][29] => Mux2.IN13
i_D[8][30] => Mux1.IN13
i_D[8][31] => Mux0.IN13
i_D[7][0] => Mux31.IN12
i_D[7][1] => Mux30.IN12
i_D[7][2] => Mux29.IN12
i_D[7][3] => Mux28.IN12
i_D[7][4] => Mux27.IN12
i_D[7][5] => Mux26.IN12
i_D[7][6] => Mux25.IN12
i_D[7][7] => Mux24.IN12
i_D[7][8] => Mux23.IN12
i_D[7][9] => Mux22.IN12
i_D[7][10] => Mux21.IN12
i_D[7][11] => Mux20.IN12
i_D[7][12] => Mux19.IN12
i_D[7][13] => Mux18.IN12
i_D[7][14] => Mux17.IN12
i_D[7][15] => Mux16.IN12
i_D[7][16] => Mux15.IN12
i_D[7][17] => Mux14.IN12
i_D[7][18] => Mux13.IN12
i_D[7][19] => Mux12.IN12
i_D[7][20] => Mux11.IN12
i_D[7][21] => Mux10.IN12
i_D[7][22] => Mux9.IN12
i_D[7][23] => Mux8.IN12
i_D[7][24] => Mux7.IN12
i_D[7][25] => Mux6.IN12
i_D[7][26] => Mux5.IN12
i_D[7][27] => Mux4.IN12
i_D[7][28] => Mux3.IN12
i_D[7][29] => Mux2.IN12
i_D[7][30] => Mux1.IN12
i_D[7][31] => Mux0.IN12
i_D[6][0] => Mux31.IN11
i_D[6][1] => Mux30.IN11
i_D[6][2] => Mux29.IN11
i_D[6][3] => Mux28.IN11
i_D[6][4] => Mux27.IN11
i_D[6][5] => Mux26.IN11
i_D[6][6] => Mux25.IN11
i_D[6][7] => Mux24.IN11
i_D[6][8] => Mux23.IN11
i_D[6][9] => Mux22.IN11
i_D[6][10] => Mux21.IN11
i_D[6][11] => Mux20.IN11
i_D[6][12] => Mux19.IN11
i_D[6][13] => Mux18.IN11
i_D[6][14] => Mux17.IN11
i_D[6][15] => Mux16.IN11
i_D[6][16] => Mux15.IN11
i_D[6][17] => Mux14.IN11
i_D[6][18] => Mux13.IN11
i_D[6][19] => Mux12.IN11
i_D[6][20] => Mux11.IN11
i_D[6][21] => Mux10.IN11
i_D[6][22] => Mux9.IN11
i_D[6][23] => Mux8.IN11
i_D[6][24] => Mux7.IN11
i_D[6][25] => Mux6.IN11
i_D[6][26] => Mux5.IN11
i_D[6][27] => Mux4.IN11
i_D[6][28] => Mux3.IN11
i_D[6][29] => Mux2.IN11
i_D[6][30] => Mux1.IN11
i_D[6][31] => Mux0.IN11
i_D[5][0] => Mux31.IN10
i_D[5][1] => Mux30.IN10
i_D[5][2] => Mux29.IN10
i_D[5][3] => Mux28.IN10
i_D[5][4] => Mux27.IN10
i_D[5][5] => Mux26.IN10
i_D[5][6] => Mux25.IN10
i_D[5][7] => Mux24.IN10
i_D[5][8] => Mux23.IN10
i_D[5][9] => Mux22.IN10
i_D[5][10] => Mux21.IN10
i_D[5][11] => Mux20.IN10
i_D[5][12] => Mux19.IN10
i_D[5][13] => Mux18.IN10
i_D[5][14] => Mux17.IN10
i_D[5][15] => Mux16.IN10
i_D[5][16] => Mux15.IN10
i_D[5][17] => Mux14.IN10
i_D[5][18] => Mux13.IN10
i_D[5][19] => Mux12.IN10
i_D[5][20] => Mux11.IN10
i_D[5][21] => Mux10.IN10
i_D[5][22] => Mux9.IN10
i_D[5][23] => Mux8.IN10
i_D[5][24] => Mux7.IN10
i_D[5][25] => Mux6.IN10
i_D[5][26] => Mux5.IN10
i_D[5][27] => Mux4.IN10
i_D[5][28] => Mux3.IN10
i_D[5][29] => Mux2.IN10
i_D[5][30] => Mux1.IN10
i_D[5][31] => Mux0.IN10
i_D[4][0] => Mux31.IN9
i_D[4][1] => Mux30.IN9
i_D[4][2] => Mux29.IN9
i_D[4][3] => Mux28.IN9
i_D[4][4] => Mux27.IN9
i_D[4][5] => Mux26.IN9
i_D[4][6] => Mux25.IN9
i_D[4][7] => Mux24.IN9
i_D[4][8] => Mux23.IN9
i_D[4][9] => Mux22.IN9
i_D[4][10] => Mux21.IN9
i_D[4][11] => Mux20.IN9
i_D[4][12] => Mux19.IN9
i_D[4][13] => Mux18.IN9
i_D[4][14] => Mux17.IN9
i_D[4][15] => Mux16.IN9
i_D[4][16] => Mux15.IN9
i_D[4][17] => Mux14.IN9
i_D[4][18] => Mux13.IN9
i_D[4][19] => Mux12.IN9
i_D[4][20] => Mux11.IN9
i_D[4][21] => Mux10.IN9
i_D[4][22] => Mux9.IN9
i_D[4][23] => Mux8.IN9
i_D[4][24] => Mux7.IN9
i_D[4][25] => Mux6.IN9
i_D[4][26] => Mux5.IN9
i_D[4][27] => Mux4.IN9
i_D[4][28] => Mux3.IN9
i_D[4][29] => Mux2.IN9
i_D[4][30] => Mux1.IN9
i_D[4][31] => Mux0.IN9
i_D[3][0] => Mux31.IN8
i_D[3][1] => Mux30.IN8
i_D[3][2] => Mux29.IN8
i_D[3][3] => Mux28.IN8
i_D[3][4] => Mux27.IN8
i_D[3][5] => Mux26.IN8
i_D[3][6] => Mux25.IN8
i_D[3][7] => Mux24.IN8
i_D[3][8] => Mux23.IN8
i_D[3][9] => Mux22.IN8
i_D[3][10] => Mux21.IN8
i_D[3][11] => Mux20.IN8
i_D[3][12] => Mux19.IN8
i_D[3][13] => Mux18.IN8
i_D[3][14] => Mux17.IN8
i_D[3][15] => Mux16.IN8
i_D[3][16] => Mux15.IN8
i_D[3][17] => Mux14.IN8
i_D[3][18] => Mux13.IN8
i_D[3][19] => Mux12.IN8
i_D[3][20] => Mux11.IN8
i_D[3][21] => Mux10.IN8
i_D[3][22] => Mux9.IN8
i_D[3][23] => Mux8.IN8
i_D[3][24] => Mux7.IN8
i_D[3][25] => Mux6.IN8
i_D[3][26] => Mux5.IN8
i_D[3][27] => Mux4.IN8
i_D[3][28] => Mux3.IN8
i_D[3][29] => Mux2.IN8
i_D[3][30] => Mux1.IN8
i_D[3][31] => Mux0.IN8
i_D[2][0] => Mux31.IN7
i_D[2][1] => Mux30.IN7
i_D[2][2] => Mux29.IN7
i_D[2][3] => Mux28.IN7
i_D[2][4] => Mux27.IN7
i_D[2][5] => Mux26.IN7
i_D[2][6] => Mux25.IN7
i_D[2][7] => Mux24.IN7
i_D[2][8] => Mux23.IN7
i_D[2][9] => Mux22.IN7
i_D[2][10] => Mux21.IN7
i_D[2][11] => Mux20.IN7
i_D[2][12] => Mux19.IN7
i_D[2][13] => Mux18.IN7
i_D[2][14] => Mux17.IN7
i_D[2][15] => Mux16.IN7
i_D[2][16] => Mux15.IN7
i_D[2][17] => Mux14.IN7
i_D[2][18] => Mux13.IN7
i_D[2][19] => Mux12.IN7
i_D[2][20] => Mux11.IN7
i_D[2][21] => Mux10.IN7
i_D[2][22] => Mux9.IN7
i_D[2][23] => Mux8.IN7
i_D[2][24] => Mux7.IN7
i_D[2][25] => Mux6.IN7
i_D[2][26] => Mux5.IN7
i_D[2][27] => Mux4.IN7
i_D[2][28] => Mux3.IN7
i_D[2][29] => Mux2.IN7
i_D[2][30] => Mux1.IN7
i_D[2][31] => Mux0.IN7
i_D[1][0] => Mux31.IN6
i_D[1][1] => Mux30.IN6
i_D[1][2] => Mux29.IN6
i_D[1][3] => Mux28.IN6
i_D[1][4] => Mux27.IN6
i_D[1][5] => Mux26.IN6
i_D[1][6] => Mux25.IN6
i_D[1][7] => Mux24.IN6
i_D[1][8] => Mux23.IN6
i_D[1][9] => Mux22.IN6
i_D[1][10] => Mux21.IN6
i_D[1][11] => Mux20.IN6
i_D[1][12] => Mux19.IN6
i_D[1][13] => Mux18.IN6
i_D[1][14] => Mux17.IN6
i_D[1][15] => Mux16.IN6
i_D[1][16] => Mux15.IN6
i_D[1][17] => Mux14.IN6
i_D[1][18] => Mux13.IN6
i_D[1][19] => Mux12.IN6
i_D[1][20] => Mux11.IN6
i_D[1][21] => Mux10.IN6
i_D[1][22] => Mux9.IN6
i_D[1][23] => Mux8.IN6
i_D[1][24] => Mux7.IN6
i_D[1][25] => Mux6.IN6
i_D[1][26] => Mux5.IN6
i_D[1][27] => Mux4.IN6
i_D[1][28] => Mux3.IN6
i_D[1][29] => Mux2.IN6
i_D[1][30] => Mux1.IN6
i_D[1][31] => Mux0.IN6
i_D[0][0] => Mux31.IN5
i_D[0][1] => Mux30.IN5
i_D[0][2] => Mux29.IN5
i_D[0][3] => Mux28.IN5
i_D[0][4] => Mux27.IN5
i_D[0][5] => Mux26.IN5
i_D[0][6] => Mux25.IN5
i_D[0][7] => Mux24.IN5
i_D[0][8] => Mux23.IN5
i_D[0][9] => Mux22.IN5
i_D[0][10] => Mux21.IN5
i_D[0][11] => Mux20.IN5
i_D[0][12] => Mux19.IN5
i_D[0][13] => Mux18.IN5
i_D[0][14] => Mux17.IN5
i_D[0][15] => Mux16.IN5
i_D[0][16] => Mux15.IN5
i_D[0][17] => Mux14.IN5
i_D[0][18] => Mux13.IN5
i_D[0][19] => Mux12.IN5
i_D[0][20] => Mux11.IN5
i_D[0][21] => Mux10.IN5
i_D[0][22] => Mux9.IN5
i_D[0][23] => Mux8.IN5
i_D[0][24] => Mux7.IN5
i_D[0][25] => Mux6.IN5
i_D[0][26] => Mux5.IN5
i_D[0][27] => Mux4.IN5
i_D[0][28] => Mux3.IN5
i_D[0][29] => Mux2.IN5
i_D[0][30] => Mux1.IN5
i_D[0][31] => Mux0.IN5
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regFile:RegisterFile|mux32t1:mux2
i_S[0] => Mux0.IN4
i_S[0] => Mux1.IN4
i_S[0] => Mux2.IN4
i_S[0] => Mux3.IN4
i_S[0] => Mux4.IN4
i_S[0] => Mux5.IN4
i_S[0] => Mux6.IN4
i_S[0] => Mux7.IN4
i_S[0] => Mux8.IN4
i_S[0] => Mux9.IN4
i_S[0] => Mux10.IN4
i_S[0] => Mux11.IN4
i_S[0] => Mux12.IN4
i_S[0] => Mux13.IN4
i_S[0] => Mux14.IN4
i_S[0] => Mux15.IN4
i_S[0] => Mux16.IN4
i_S[0] => Mux17.IN4
i_S[0] => Mux18.IN4
i_S[0] => Mux19.IN4
i_S[0] => Mux20.IN4
i_S[0] => Mux21.IN4
i_S[0] => Mux22.IN4
i_S[0] => Mux23.IN4
i_S[0] => Mux24.IN4
i_S[0] => Mux25.IN4
i_S[0] => Mux26.IN4
i_S[0] => Mux27.IN4
i_S[0] => Mux28.IN4
i_S[0] => Mux29.IN4
i_S[0] => Mux30.IN4
i_S[0] => Mux31.IN4
i_S[1] => Mux0.IN3
i_S[1] => Mux1.IN3
i_S[1] => Mux2.IN3
i_S[1] => Mux3.IN3
i_S[1] => Mux4.IN3
i_S[1] => Mux5.IN3
i_S[1] => Mux6.IN3
i_S[1] => Mux7.IN3
i_S[1] => Mux8.IN3
i_S[1] => Mux9.IN3
i_S[1] => Mux10.IN3
i_S[1] => Mux11.IN3
i_S[1] => Mux12.IN3
i_S[1] => Mux13.IN3
i_S[1] => Mux14.IN3
i_S[1] => Mux15.IN3
i_S[1] => Mux16.IN3
i_S[1] => Mux17.IN3
i_S[1] => Mux18.IN3
i_S[1] => Mux19.IN3
i_S[1] => Mux20.IN3
i_S[1] => Mux21.IN3
i_S[1] => Mux22.IN3
i_S[1] => Mux23.IN3
i_S[1] => Mux24.IN3
i_S[1] => Mux25.IN3
i_S[1] => Mux26.IN3
i_S[1] => Mux27.IN3
i_S[1] => Mux28.IN3
i_S[1] => Mux29.IN3
i_S[1] => Mux30.IN3
i_S[1] => Mux31.IN3
i_S[2] => Mux0.IN2
i_S[2] => Mux1.IN2
i_S[2] => Mux2.IN2
i_S[2] => Mux3.IN2
i_S[2] => Mux4.IN2
i_S[2] => Mux5.IN2
i_S[2] => Mux6.IN2
i_S[2] => Mux7.IN2
i_S[2] => Mux8.IN2
i_S[2] => Mux9.IN2
i_S[2] => Mux10.IN2
i_S[2] => Mux11.IN2
i_S[2] => Mux12.IN2
i_S[2] => Mux13.IN2
i_S[2] => Mux14.IN2
i_S[2] => Mux15.IN2
i_S[2] => Mux16.IN2
i_S[2] => Mux17.IN2
i_S[2] => Mux18.IN2
i_S[2] => Mux19.IN2
i_S[2] => Mux20.IN2
i_S[2] => Mux21.IN2
i_S[2] => Mux22.IN2
i_S[2] => Mux23.IN2
i_S[2] => Mux24.IN2
i_S[2] => Mux25.IN2
i_S[2] => Mux26.IN2
i_S[2] => Mux27.IN2
i_S[2] => Mux28.IN2
i_S[2] => Mux29.IN2
i_S[2] => Mux30.IN2
i_S[2] => Mux31.IN2
i_S[3] => Mux0.IN1
i_S[3] => Mux1.IN1
i_S[3] => Mux2.IN1
i_S[3] => Mux3.IN1
i_S[3] => Mux4.IN1
i_S[3] => Mux5.IN1
i_S[3] => Mux6.IN1
i_S[3] => Mux7.IN1
i_S[3] => Mux8.IN1
i_S[3] => Mux9.IN1
i_S[3] => Mux10.IN1
i_S[3] => Mux11.IN1
i_S[3] => Mux12.IN1
i_S[3] => Mux13.IN1
i_S[3] => Mux14.IN1
i_S[3] => Mux15.IN1
i_S[3] => Mux16.IN1
i_S[3] => Mux17.IN1
i_S[3] => Mux18.IN1
i_S[3] => Mux19.IN1
i_S[3] => Mux20.IN1
i_S[3] => Mux21.IN1
i_S[3] => Mux22.IN1
i_S[3] => Mux23.IN1
i_S[3] => Mux24.IN1
i_S[3] => Mux25.IN1
i_S[3] => Mux26.IN1
i_S[3] => Mux27.IN1
i_S[3] => Mux28.IN1
i_S[3] => Mux29.IN1
i_S[3] => Mux30.IN1
i_S[3] => Mux31.IN1
i_S[4] => Mux0.IN0
i_S[4] => Mux1.IN0
i_S[4] => Mux2.IN0
i_S[4] => Mux3.IN0
i_S[4] => Mux4.IN0
i_S[4] => Mux5.IN0
i_S[4] => Mux6.IN0
i_S[4] => Mux7.IN0
i_S[4] => Mux8.IN0
i_S[4] => Mux9.IN0
i_S[4] => Mux10.IN0
i_S[4] => Mux11.IN0
i_S[4] => Mux12.IN0
i_S[4] => Mux13.IN0
i_S[4] => Mux14.IN0
i_S[4] => Mux15.IN0
i_S[4] => Mux16.IN0
i_S[4] => Mux17.IN0
i_S[4] => Mux18.IN0
i_S[4] => Mux19.IN0
i_S[4] => Mux20.IN0
i_S[4] => Mux21.IN0
i_S[4] => Mux22.IN0
i_S[4] => Mux23.IN0
i_S[4] => Mux24.IN0
i_S[4] => Mux25.IN0
i_S[4] => Mux26.IN0
i_S[4] => Mux27.IN0
i_S[4] => Mux28.IN0
i_S[4] => Mux29.IN0
i_S[4] => Mux30.IN0
i_S[4] => Mux31.IN0
i_D[31][0] => Mux31.IN36
i_D[31][1] => Mux30.IN36
i_D[31][2] => Mux29.IN36
i_D[31][3] => Mux28.IN36
i_D[31][4] => Mux27.IN36
i_D[31][5] => Mux26.IN36
i_D[31][6] => Mux25.IN36
i_D[31][7] => Mux24.IN36
i_D[31][8] => Mux23.IN36
i_D[31][9] => Mux22.IN36
i_D[31][10] => Mux21.IN36
i_D[31][11] => Mux20.IN36
i_D[31][12] => Mux19.IN36
i_D[31][13] => Mux18.IN36
i_D[31][14] => Mux17.IN36
i_D[31][15] => Mux16.IN36
i_D[31][16] => Mux15.IN36
i_D[31][17] => Mux14.IN36
i_D[31][18] => Mux13.IN36
i_D[31][19] => Mux12.IN36
i_D[31][20] => Mux11.IN36
i_D[31][21] => Mux10.IN36
i_D[31][22] => Mux9.IN36
i_D[31][23] => Mux8.IN36
i_D[31][24] => Mux7.IN36
i_D[31][25] => Mux6.IN36
i_D[31][26] => Mux5.IN36
i_D[31][27] => Mux4.IN36
i_D[31][28] => Mux3.IN36
i_D[31][29] => Mux2.IN36
i_D[31][30] => Mux1.IN36
i_D[31][31] => Mux0.IN36
i_D[30][0] => Mux31.IN35
i_D[30][1] => Mux30.IN35
i_D[30][2] => Mux29.IN35
i_D[30][3] => Mux28.IN35
i_D[30][4] => Mux27.IN35
i_D[30][5] => Mux26.IN35
i_D[30][6] => Mux25.IN35
i_D[30][7] => Mux24.IN35
i_D[30][8] => Mux23.IN35
i_D[30][9] => Mux22.IN35
i_D[30][10] => Mux21.IN35
i_D[30][11] => Mux20.IN35
i_D[30][12] => Mux19.IN35
i_D[30][13] => Mux18.IN35
i_D[30][14] => Mux17.IN35
i_D[30][15] => Mux16.IN35
i_D[30][16] => Mux15.IN35
i_D[30][17] => Mux14.IN35
i_D[30][18] => Mux13.IN35
i_D[30][19] => Mux12.IN35
i_D[30][20] => Mux11.IN35
i_D[30][21] => Mux10.IN35
i_D[30][22] => Mux9.IN35
i_D[30][23] => Mux8.IN35
i_D[30][24] => Mux7.IN35
i_D[30][25] => Mux6.IN35
i_D[30][26] => Mux5.IN35
i_D[30][27] => Mux4.IN35
i_D[30][28] => Mux3.IN35
i_D[30][29] => Mux2.IN35
i_D[30][30] => Mux1.IN35
i_D[30][31] => Mux0.IN35
i_D[29][0] => Mux31.IN34
i_D[29][1] => Mux30.IN34
i_D[29][2] => Mux29.IN34
i_D[29][3] => Mux28.IN34
i_D[29][4] => Mux27.IN34
i_D[29][5] => Mux26.IN34
i_D[29][6] => Mux25.IN34
i_D[29][7] => Mux24.IN34
i_D[29][8] => Mux23.IN34
i_D[29][9] => Mux22.IN34
i_D[29][10] => Mux21.IN34
i_D[29][11] => Mux20.IN34
i_D[29][12] => Mux19.IN34
i_D[29][13] => Mux18.IN34
i_D[29][14] => Mux17.IN34
i_D[29][15] => Mux16.IN34
i_D[29][16] => Mux15.IN34
i_D[29][17] => Mux14.IN34
i_D[29][18] => Mux13.IN34
i_D[29][19] => Mux12.IN34
i_D[29][20] => Mux11.IN34
i_D[29][21] => Mux10.IN34
i_D[29][22] => Mux9.IN34
i_D[29][23] => Mux8.IN34
i_D[29][24] => Mux7.IN34
i_D[29][25] => Mux6.IN34
i_D[29][26] => Mux5.IN34
i_D[29][27] => Mux4.IN34
i_D[29][28] => Mux3.IN34
i_D[29][29] => Mux2.IN34
i_D[29][30] => Mux1.IN34
i_D[29][31] => Mux0.IN34
i_D[28][0] => Mux31.IN33
i_D[28][1] => Mux30.IN33
i_D[28][2] => Mux29.IN33
i_D[28][3] => Mux28.IN33
i_D[28][4] => Mux27.IN33
i_D[28][5] => Mux26.IN33
i_D[28][6] => Mux25.IN33
i_D[28][7] => Mux24.IN33
i_D[28][8] => Mux23.IN33
i_D[28][9] => Mux22.IN33
i_D[28][10] => Mux21.IN33
i_D[28][11] => Mux20.IN33
i_D[28][12] => Mux19.IN33
i_D[28][13] => Mux18.IN33
i_D[28][14] => Mux17.IN33
i_D[28][15] => Mux16.IN33
i_D[28][16] => Mux15.IN33
i_D[28][17] => Mux14.IN33
i_D[28][18] => Mux13.IN33
i_D[28][19] => Mux12.IN33
i_D[28][20] => Mux11.IN33
i_D[28][21] => Mux10.IN33
i_D[28][22] => Mux9.IN33
i_D[28][23] => Mux8.IN33
i_D[28][24] => Mux7.IN33
i_D[28][25] => Mux6.IN33
i_D[28][26] => Mux5.IN33
i_D[28][27] => Mux4.IN33
i_D[28][28] => Mux3.IN33
i_D[28][29] => Mux2.IN33
i_D[28][30] => Mux1.IN33
i_D[28][31] => Mux0.IN33
i_D[27][0] => Mux31.IN32
i_D[27][1] => Mux30.IN32
i_D[27][2] => Mux29.IN32
i_D[27][3] => Mux28.IN32
i_D[27][4] => Mux27.IN32
i_D[27][5] => Mux26.IN32
i_D[27][6] => Mux25.IN32
i_D[27][7] => Mux24.IN32
i_D[27][8] => Mux23.IN32
i_D[27][9] => Mux22.IN32
i_D[27][10] => Mux21.IN32
i_D[27][11] => Mux20.IN32
i_D[27][12] => Mux19.IN32
i_D[27][13] => Mux18.IN32
i_D[27][14] => Mux17.IN32
i_D[27][15] => Mux16.IN32
i_D[27][16] => Mux15.IN32
i_D[27][17] => Mux14.IN32
i_D[27][18] => Mux13.IN32
i_D[27][19] => Mux12.IN32
i_D[27][20] => Mux11.IN32
i_D[27][21] => Mux10.IN32
i_D[27][22] => Mux9.IN32
i_D[27][23] => Mux8.IN32
i_D[27][24] => Mux7.IN32
i_D[27][25] => Mux6.IN32
i_D[27][26] => Mux5.IN32
i_D[27][27] => Mux4.IN32
i_D[27][28] => Mux3.IN32
i_D[27][29] => Mux2.IN32
i_D[27][30] => Mux1.IN32
i_D[27][31] => Mux0.IN32
i_D[26][0] => Mux31.IN31
i_D[26][1] => Mux30.IN31
i_D[26][2] => Mux29.IN31
i_D[26][3] => Mux28.IN31
i_D[26][4] => Mux27.IN31
i_D[26][5] => Mux26.IN31
i_D[26][6] => Mux25.IN31
i_D[26][7] => Mux24.IN31
i_D[26][8] => Mux23.IN31
i_D[26][9] => Mux22.IN31
i_D[26][10] => Mux21.IN31
i_D[26][11] => Mux20.IN31
i_D[26][12] => Mux19.IN31
i_D[26][13] => Mux18.IN31
i_D[26][14] => Mux17.IN31
i_D[26][15] => Mux16.IN31
i_D[26][16] => Mux15.IN31
i_D[26][17] => Mux14.IN31
i_D[26][18] => Mux13.IN31
i_D[26][19] => Mux12.IN31
i_D[26][20] => Mux11.IN31
i_D[26][21] => Mux10.IN31
i_D[26][22] => Mux9.IN31
i_D[26][23] => Mux8.IN31
i_D[26][24] => Mux7.IN31
i_D[26][25] => Mux6.IN31
i_D[26][26] => Mux5.IN31
i_D[26][27] => Mux4.IN31
i_D[26][28] => Mux3.IN31
i_D[26][29] => Mux2.IN31
i_D[26][30] => Mux1.IN31
i_D[26][31] => Mux0.IN31
i_D[25][0] => Mux31.IN30
i_D[25][1] => Mux30.IN30
i_D[25][2] => Mux29.IN30
i_D[25][3] => Mux28.IN30
i_D[25][4] => Mux27.IN30
i_D[25][5] => Mux26.IN30
i_D[25][6] => Mux25.IN30
i_D[25][7] => Mux24.IN30
i_D[25][8] => Mux23.IN30
i_D[25][9] => Mux22.IN30
i_D[25][10] => Mux21.IN30
i_D[25][11] => Mux20.IN30
i_D[25][12] => Mux19.IN30
i_D[25][13] => Mux18.IN30
i_D[25][14] => Mux17.IN30
i_D[25][15] => Mux16.IN30
i_D[25][16] => Mux15.IN30
i_D[25][17] => Mux14.IN30
i_D[25][18] => Mux13.IN30
i_D[25][19] => Mux12.IN30
i_D[25][20] => Mux11.IN30
i_D[25][21] => Mux10.IN30
i_D[25][22] => Mux9.IN30
i_D[25][23] => Mux8.IN30
i_D[25][24] => Mux7.IN30
i_D[25][25] => Mux6.IN30
i_D[25][26] => Mux5.IN30
i_D[25][27] => Mux4.IN30
i_D[25][28] => Mux3.IN30
i_D[25][29] => Mux2.IN30
i_D[25][30] => Mux1.IN30
i_D[25][31] => Mux0.IN30
i_D[24][0] => Mux31.IN29
i_D[24][1] => Mux30.IN29
i_D[24][2] => Mux29.IN29
i_D[24][3] => Mux28.IN29
i_D[24][4] => Mux27.IN29
i_D[24][5] => Mux26.IN29
i_D[24][6] => Mux25.IN29
i_D[24][7] => Mux24.IN29
i_D[24][8] => Mux23.IN29
i_D[24][9] => Mux22.IN29
i_D[24][10] => Mux21.IN29
i_D[24][11] => Mux20.IN29
i_D[24][12] => Mux19.IN29
i_D[24][13] => Mux18.IN29
i_D[24][14] => Mux17.IN29
i_D[24][15] => Mux16.IN29
i_D[24][16] => Mux15.IN29
i_D[24][17] => Mux14.IN29
i_D[24][18] => Mux13.IN29
i_D[24][19] => Mux12.IN29
i_D[24][20] => Mux11.IN29
i_D[24][21] => Mux10.IN29
i_D[24][22] => Mux9.IN29
i_D[24][23] => Mux8.IN29
i_D[24][24] => Mux7.IN29
i_D[24][25] => Mux6.IN29
i_D[24][26] => Mux5.IN29
i_D[24][27] => Mux4.IN29
i_D[24][28] => Mux3.IN29
i_D[24][29] => Mux2.IN29
i_D[24][30] => Mux1.IN29
i_D[24][31] => Mux0.IN29
i_D[23][0] => Mux31.IN28
i_D[23][1] => Mux30.IN28
i_D[23][2] => Mux29.IN28
i_D[23][3] => Mux28.IN28
i_D[23][4] => Mux27.IN28
i_D[23][5] => Mux26.IN28
i_D[23][6] => Mux25.IN28
i_D[23][7] => Mux24.IN28
i_D[23][8] => Mux23.IN28
i_D[23][9] => Mux22.IN28
i_D[23][10] => Mux21.IN28
i_D[23][11] => Mux20.IN28
i_D[23][12] => Mux19.IN28
i_D[23][13] => Mux18.IN28
i_D[23][14] => Mux17.IN28
i_D[23][15] => Mux16.IN28
i_D[23][16] => Mux15.IN28
i_D[23][17] => Mux14.IN28
i_D[23][18] => Mux13.IN28
i_D[23][19] => Mux12.IN28
i_D[23][20] => Mux11.IN28
i_D[23][21] => Mux10.IN28
i_D[23][22] => Mux9.IN28
i_D[23][23] => Mux8.IN28
i_D[23][24] => Mux7.IN28
i_D[23][25] => Mux6.IN28
i_D[23][26] => Mux5.IN28
i_D[23][27] => Mux4.IN28
i_D[23][28] => Mux3.IN28
i_D[23][29] => Mux2.IN28
i_D[23][30] => Mux1.IN28
i_D[23][31] => Mux0.IN28
i_D[22][0] => Mux31.IN27
i_D[22][1] => Mux30.IN27
i_D[22][2] => Mux29.IN27
i_D[22][3] => Mux28.IN27
i_D[22][4] => Mux27.IN27
i_D[22][5] => Mux26.IN27
i_D[22][6] => Mux25.IN27
i_D[22][7] => Mux24.IN27
i_D[22][8] => Mux23.IN27
i_D[22][9] => Mux22.IN27
i_D[22][10] => Mux21.IN27
i_D[22][11] => Mux20.IN27
i_D[22][12] => Mux19.IN27
i_D[22][13] => Mux18.IN27
i_D[22][14] => Mux17.IN27
i_D[22][15] => Mux16.IN27
i_D[22][16] => Mux15.IN27
i_D[22][17] => Mux14.IN27
i_D[22][18] => Mux13.IN27
i_D[22][19] => Mux12.IN27
i_D[22][20] => Mux11.IN27
i_D[22][21] => Mux10.IN27
i_D[22][22] => Mux9.IN27
i_D[22][23] => Mux8.IN27
i_D[22][24] => Mux7.IN27
i_D[22][25] => Mux6.IN27
i_D[22][26] => Mux5.IN27
i_D[22][27] => Mux4.IN27
i_D[22][28] => Mux3.IN27
i_D[22][29] => Mux2.IN27
i_D[22][30] => Mux1.IN27
i_D[22][31] => Mux0.IN27
i_D[21][0] => Mux31.IN26
i_D[21][1] => Mux30.IN26
i_D[21][2] => Mux29.IN26
i_D[21][3] => Mux28.IN26
i_D[21][4] => Mux27.IN26
i_D[21][5] => Mux26.IN26
i_D[21][6] => Mux25.IN26
i_D[21][7] => Mux24.IN26
i_D[21][8] => Mux23.IN26
i_D[21][9] => Mux22.IN26
i_D[21][10] => Mux21.IN26
i_D[21][11] => Mux20.IN26
i_D[21][12] => Mux19.IN26
i_D[21][13] => Mux18.IN26
i_D[21][14] => Mux17.IN26
i_D[21][15] => Mux16.IN26
i_D[21][16] => Mux15.IN26
i_D[21][17] => Mux14.IN26
i_D[21][18] => Mux13.IN26
i_D[21][19] => Mux12.IN26
i_D[21][20] => Mux11.IN26
i_D[21][21] => Mux10.IN26
i_D[21][22] => Mux9.IN26
i_D[21][23] => Mux8.IN26
i_D[21][24] => Mux7.IN26
i_D[21][25] => Mux6.IN26
i_D[21][26] => Mux5.IN26
i_D[21][27] => Mux4.IN26
i_D[21][28] => Mux3.IN26
i_D[21][29] => Mux2.IN26
i_D[21][30] => Mux1.IN26
i_D[21][31] => Mux0.IN26
i_D[20][0] => Mux31.IN25
i_D[20][1] => Mux30.IN25
i_D[20][2] => Mux29.IN25
i_D[20][3] => Mux28.IN25
i_D[20][4] => Mux27.IN25
i_D[20][5] => Mux26.IN25
i_D[20][6] => Mux25.IN25
i_D[20][7] => Mux24.IN25
i_D[20][8] => Mux23.IN25
i_D[20][9] => Mux22.IN25
i_D[20][10] => Mux21.IN25
i_D[20][11] => Mux20.IN25
i_D[20][12] => Mux19.IN25
i_D[20][13] => Mux18.IN25
i_D[20][14] => Mux17.IN25
i_D[20][15] => Mux16.IN25
i_D[20][16] => Mux15.IN25
i_D[20][17] => Mux14.IN25
i_D[20][18] => Mux13.IN25
i_D[20][19] => Mux12.IN25
i_D[20][20] => Mux11.IN25
i_D[20][21] => Mux10.IN25
i_D[20][22] => Mux9.IN25
i_D[20][23] => Mux8.IN25
i_D[20][24] => Mux7.IN25
i_D[20][25] => Mux6.IN25
i_D[20][26] => Mux5.IN25
i_D[20][27] => Mux4.IN25
i_D[20][28] => Mux3.IN25
i_D[20][29] => Mux2.IN25
i_D[20][30] => Mux1.IN25
i_D[20][31] => Mux0.IN25
i_D[19][0] => Mux31.IN24
i_D[19][1] => Mux30.IN24
i_D[19][2] => Mux29.IN24
i_D[19][3] => Mux28.IN24
i_D[19][4] => Mux27.IN24
i_D[19][5] => Mux26.IN24
i_D[19][6] => Mux25.IN24
i_D[19][7] => Mux24.IN24
i_D[19][8] => Mux23.IN24
i_D[19][9] => Mux22.IN24
i_D[19][10] => Mux21.IN24
i_D[19][11] => Mux20.IN24
i_D[19][12] => Mux19.IN24
i_D[19][13] => Mux18.IN24
i_D[19][14] => Mux17.IN24
i_D[19][15] => Mux16.IN24
i_D[19][16] => Mux15.IN24
i_D[19][17] => Mux14.IN24
i_D[19][18] => Mux13.IN24
i_D[19][19] => Mux12.IN24
i_D[19][20] => Mux11.IN24
i_D[19][21] => Mux10.IN24
i_D[19][22] => Mux9.IN24
i_D[19][23] => Mux8.IN24
i_D[19][24] => Mux7.IN24
i_D[19][25] => Mux6.IN24
i_D[19][26] => Mux5.IN24
i_D[19][27] => Mux4.IN24
i_D[19][28] => Mux3.IN24
i_D[19][29] => Mux2.IN24
i_D[19][30] => Mux1.IN24
i_D[19][31] => Mux0.IN24
i_D[18][0] => Mux31.IN23
i_D[18][1] => Mux30.IN23
i_D[18][2] => Mux29.IN23
i_D[18][3] => Mux28.IN23
i_D[18][4] => Mux27.IN23
i_D[18][5] => Mux26.IN23
i_D[18][6] => Mux25.IN23
i_D[18][7] => Mux24.IN23
i_D[18][8] => Mux23.IN23
i_D[18][9] => Mux22.IN23
i_D[18][10] => Mux21.IN23
i_D[18][11] => Mux20.IN23
i_D[18][12] => Mux19.IN23
i_D[18][13] => Mux18.IN23
i_D[18][14] => Mux17.IN23
i_D[18][15] => Mux16.IN23
i_D[18][16] => Mux15.IN23
i_D[18][17] => Mux14.IN23
i_D[18][18] => Mux13.IN23
i_D[18][19] => Mux12.IN23
i_D[18][20] => Mux11.IN23
i_D[18][21] => Mux10.IN23
i_D[18][22] => Mux9.IN23
i_D[18][23] => Mux8.IN23
i_D[18][24] => Mux7.IN23
i_D[18][25] => Mux6.IN23
i_D[18][26] => Mux5.IN23
i_D[18][27] => Mux4.IN23
i_D[18][28] => Mux3.IN23
i_D[18][29] => Mux2.IN23
i_D[18][30] => Mux1.IN23
i_D[18][31] => Mux0.IN23
i_D[17][0] => Mux31.IN22
i_D[17][1] => Mux30.IN22
i_D[17][2] => Mux29.IN22
i_D[17][3] => Mux28.IN22
i_D[17][4] => Mux27.IN22
i_D[17][5] => Mux26.IN22
i_D[17][6] => Mux25.IN22
i_D[17][7] => Mux24.IN22
i_D[17][8] => Mux23.IN22
i_D[17][9] => Mux22.IN22
i_D[17][10] => Mux21.IN22
i_D[17][11] => Mux20.IN22
i_D[17][12] => Mux19.IN22
i_D[17][13] => Mux18.IN22
i_D[17][14] => Mux17.IN22
i_D[17][15] => Mux16.IN22
i_D[17][16] => Mux15.IN22
i_D[17][17] => Mux14.IN22
i_D[17][18] => Mux13.IN22
i_D[17][19] => Mux12.IN22
i_D[17][20] => Mux11.IN22
i_D[17][21] => Mux10.IN22
i_D[17][22] => Mux9.IN22
i_D[17][23] => Mux8.IN22
i_D[17][24] => Mux7.IN22
i_D[17][25] => Mux6.IN22
i_D[17][26] => Mux5.IN22
i_D[17][27] => Mux4.IN22
i_D[17][28] => Mux3.IN22
i_D[17][29] => Mux2.IN22
i_D[17][30] => Mux1.IN22
i_D[17][31] => Mux0.IN22
i_D[16][0] => Mux31.IN21
i_D[16][1] => Mux30.IN21
i_D[16][2] => Mux29.IN21
i_D[16][3] => Mux28.IN21
i_D[16][4] => Mux27.IN21
i_D[16][5] => Mux26.IN21
i_D[16][6] => Mux25.IN21
i_D[16][7] => Mux24.IN21
i_D[16][8] => Mux23.IN21
i_D[16][9] => Mux22.IN21
i_D[16][10] => Mux21.IN21
i_D[16][11] => Mux20.IN21
i_D[16][12] => Mux19.IN21
i_D[16][13] => Mux18.IN21
i_D[16][14] => Mux17.IN21
i_D[16][15] => Mux16.IN21
i_D[16][16] => Mux15.IN21
i_D[16][17] => Mux14.IN21
i_D[16][18] => Mux13.IN21
i_D[16][19] => Mux12.IN21
i_D[16][20] => Mux11.IN21
i_D[16][21] => Mux10.IN21
i_D[16][22] => Mux9.IN21
i_D[16][23] => Mux8.IN21
i_D[16][24] => Mux7.IN21
i_D[16][25] => Mux6.IN21
i_D[16][26] => Mux5.IN21
i_D[16][27] => Mux4.IN21
i_D[16][28] => Mux3.IN21
i_D[16][29] => Mux2.IN21
i_D[16][30] => Mux1.IN21
i_D[16][31] => Mux0.IN21
i_D[15][0] => Mux31.IN20
i_D[15][1] => Mux30.IN20
i_D[15][2] => Mux29.IN20
i_D[15][3] => Mux28.IN20
i_D[15][4] => Mux27.IN20
i_D[15][5] => Mux26.IN20
i_D[15][6] => Mux25.IN20
i_D[15][7] => Mux24.IN20
i_D[15][8] => Mux23.IN20
i_D[15][9] => Mux22.IN20
i_D[15][10] => Mux21.IN20
i_D[15][11] => Mux20.IN20
i_D[15][12] => Mux19.IN20
i_D[15][13] => Mux18.IN20
i_D[15][14] => Mux17.IN20
i_D[15][15] => Mux16.IN20
i_D[15][16] => Mux15.IN20
i_D[15][17] => Mux14.IN20
i_D[15][18] => Mux13.IN20
i_D[15][19] => Mux12.IN20
i_D[15][20] => Mux11.IN20
i_D[15][21] => Mux10.IN20
i_D[15][22] => Mux9.IN20
i_D[15][23] => Mux8.IN20
i_D[15][24] => Mux7.IN20
i_D[15][25] => Mux6.IN20
i_D[15][26] => Mux5.IN20
i_D[15][27] => Mux4.IN20
i_D[15][28] => Mux3.IN20
i_D[15][29] => Mux2.IN20
i_D[15][30] => Mux1.IN20
i_D[15][31] => Mux0.IN20
i_D[14][0] => Mux31.IN19
i_D[14][1] => Mux30.IN19
i_D[14][2] => Mux29.IN19
i_D[14][3] => Mux28.IN19
i_D[14][4] => Mux27.IN19
i_D[14][5] => Mux26.IN19
i_D[14][6] => Mux25.IN19
i_D[14][7] => Mux24.IN19
i_D[14][8] => Mux23.IN19
i_D[14][9] => Mux22.IN19
i_D[14][10] => Mux21.IN19
i_D[14][11] => Mux20.IN19
i_D[14][12] => Mux19.IN19
i_D[14][13] => Mux18.IN19
i_D[14][14] => Mux17.IN19
i_D[14][15] => Mux16.IN19
i_D[14][16] => Mux15.IN19
i_D[14][17] => Mux14.IN19
i_D[14][18] => Mux13.IN19
i_D[14][19] => Mux12.IN19
i_D[14][20] => Mux11.IN19
i_D[14][21] => Mux10.IN19
i_D[14][22] => Mux9.IN19
i_D[14][23] => Mux8.IN19
i_D[14][24] => Mux7.IN19
i_D[14][25] => Mux6.IN19
i_D[14][26] => Mux5.IN19
i_D[14][27] => Mux4.IN19
i_D[14][28] => Mux3.IN19
i_D[14][29] => Mux2.IN19
i_D[14][30] => Mux1.IN19
i_D[14][31] => Mux0.IN19
i_D[13][0] => Mux31.IN18
i_D[13][1] => Mux30.IN18
i_D[13][2] => Mux29.IN18
i_D[13][3] => Mux28.IN18
i_D[13][4] => Mux27.IN18
i_D[13][5] => Mux26.IN18
i_D[13][6] => Mux25.IN18
i_D[13][7] => Mux24.IN18
i_D[13][8] => Mux23.IN18
i_D[13][9] => Mux22.IN18
i_D[13][10] => Mux21.IN18
i_D[13][11] => Mux20.IN18
i_D[13][12] => Mux19.IN18
i_D[13][13] => Mux18.IN18
i_D[13][14] => Mux17.IN18
i_D[13][15] => Mux16.IN18
i_D[13][16] => Mux15.IN18
i_D[13][17] => Mux14.IN18
i_D[13][18] => Mux13.IN18
i_D[13][19] => Mux12.IN18
i_D[13][20] => Mux11.IN18
i_D[13][21] => Mux10.IN18
i_D[13][22] => Mux9.IN18
i_D[13][23] => Mux8.IN18
i_D[13][24] => Mux7.IN18
i_D[13][25] => Mux6.IN18
i_D[13][26] => Mux5.IN18
i_D[13][27] => Mux4.IN18
i_D[13][28] => Mux3.IN18
i_D[13][29] => Mux2.IN18
i_D[13][30] => Mux1.IN18
i_D[13][31] => Mux0.IN18
i_D[12][0] => Mux31.IN17
i_D[12][1] => Mux30.IN17
i_D[12][2] => Mux29.IN17
i_D[12][3] => Mux28.IN17
i_D[12][4] => Mux27.IN17
i_D[12][5] => Mux26.IN17
i_D[12][6] => Mux25.IN17
i_D[12][7] => Mux24.IN17
i_D[12][8] => Mux23.IN17
i_D[12][9] => Mux22.IN17
i_D[12][10] => Mux21.IN17
i_D[12][11] => Mux20.IN17
i_D[12][12] => Mux19.IN17
i_D[12][13] => Mux18.IN17
i_D[12][14] => Mux17.IN17
i_D[12][15] => Mux16.IN17
i_D[12][16] => Mux15.IN17
i_D[12][17] => Mux14.IN17
i_D[12][18] => Mux13.IN17
i_D[12][19] => Mux12.IN17
i_D[12][20] => Mux11.IN17
i_D[12][21] => Mux10.IN17
i_D[12][22] => Mux9.IN17
i_D[12][23] => Mux8.IN17
i_D[12][24] => Mux7.IN17
i_D[12][25] => Mux6.IN17
i_D[12][26] => Mux5.IN17
i_D[12][27] => Mux4.IN17
i_D[12][28] => Mux3.IN17
i_D[12][29] => Mux2.IN17
i_D[12][30] => Mux1.IN17
i_D[12][31] => Mux0.IN17
i_D[11][0] => Mux31.IN16
i_D[11][1] => Mux30.IN16
i_D[11][2] => Mux29.IN16
i_D[11][3] => Mux28.IN16
i_D[11][4] => Mux27.IN16
i_D[11][5] => Mux26.IN16
i_D[11][6] => Mux25.IN16
i_D[11][7] => Mux24.IN16
i_D[11][8] => Mux23.IN16
i_D[11][9] => Mux22.IN16
i_D[11][10] => Mux21.IN16
i_D[11][11] => Mux20.IN16
i_D[11][12] => Mux19.IN16
i_D[11][13] => Mux18.IN16
i_D[11][14] => Mux17.IN16
i_D[11][15] => Mux16.IN16
i_D[11][16] => Mux15.IN16
i_D[11][17] => Mux14.IN16
i_D[11][18] => Mux13.IN16
i_D[11][19] => Mux12.IN16
i_D[11][20] => Mux11.IN16
i_D[11][21] => Mux10.IN16
i_D[11][22] => Mux9.IN16
i_D[11][23] => Mux8.IN16
i_D[11][24] => Mux7.IN16
i_D[11][25] => Mux6.IN16
i_D[11][26] => Mux5.IN16
i_D[11][27] => Mux4.IN16
i_D[11][28] => Mux3.IN16
i_D[11][29] => Mux2.IN16
i_D[11][30] => Mux1.IN16
i_D[11][31] => Mux0.IN16
i_D[10][0] => Mux31.IN15
i_D[10][1] => Mux30.IN15
i_D[10][2] => Mux29.IN15
i_D[10][3] => Mux28.IN15
i_D[10][4] => Mux27.IN15
i_D[10][5] => Mux26.IN15
i_D[10][6] => Mux25.IN15
i_D[10][7] => Mux24.IN15
i_D[10][8] => Mux23.IN15
i_D[10][9] => Mux22.IN15
i_D[10][10] => Mux21.IN15
i_D[10][11] => Mux20.IN15
i_D[10][12] => Mux19.IN15
i_D[10][13] => Mux18.IN15
i_D[10][14] => Mux17.IN15
i_D[10][15] => Mux16.IN15
i_D[10][16] => Mux15.IN15
i_D[10][17] => Mux14.IN15
i_D[10][18] => Mux13.IN15
i_D[10][19] => Mux12.IN15
i_D[10][20] => Mux11.IN15
i_D[10][21] => Mux10.IN15
i_D[10][22] => Mux9.IN15
i_D[10][23] => Mux8.IN15
i_D[10][24] => Mux7.IN15
i_D[10][25] => Mux6.IN15
i_D[10][26] => Mux5.IN15
i_D[10][27] => Mux4.IN15
i_D[10][28] => Mux3.IN15
i_D[10][29] => Mux2.IN15
i_D[10][30] => Mux1.IN15
i_D[10][31] => Mux0.IN15
i_D[9][0] => Mux31.IN14
i_D[9][1] => Mux30.IN14
i_D[9][2] => Mux29.IN14
i_D[9][3] => Mux28.IN14
i_D[9][4] => Mux27.IN14
i_D[9][5] => Mux26.IN14
i_D[9][6] => Mux25.IN14
i_D[9][7] => Mux24.IN14
i_D[9][8] => Mux23.IN14
i_D[9][9] => Mux22.IN14
i_D[9][10] => Mux21.IN14
i_D[9][11] => Mux20.IN14
i_D[9][12] => Mux19.IN14
i_D[9][13] => Mux18.IN14
i_D[9][14] => Mux17.IN14
i_D[9][15] => Mux16.IN14
i_D[9][16] => Mux15.IN14
i_D[9][17] => Mux14.IN14
i_D[9][18] => Mux13.IN14
i_D[9][19] => Mux12.IN14
i_D[9][20] => Mux11.IN14
i_D[9][21] => Mux10.IN14
i_D[9][22] => Mux9.IN14
i_D[9][23] => Mux8.IN14
i_D[9][24] => Mux7.IN14
i_D[9][25] => Mux6.IN14
i_D[9][26] => Mux5.IN14
i_D[9][27] => Mux4.IN14
i_D[9][28] => Mux3.IN14
i_D[9][29] => Mux2.IN14
i_D[9][30] => Mux1.IN14
i_D[9][31] => Mux0.IN14
i_D[8][0] => Mux31.IN13
i_D[8][1] => Mux30.IN13
i_D[8][2] => Mux29.IN13
i_D[8][3] => Mux28.IN13
i_D[8][4] => Mux27.IN13
i_D[8][5] => Mux26.IN13
i_D[8][6] => Mux25.IN13
i_D[8][7] => Mux24.IN13
i_D[8][8] => Mux23.IN13
i_D[8][9] => Mux22.IN13
i_D[8][10] => Mux21.IN13
i_D[8][11] => Mux20.IN13
i_D[8][12] => Mux19.IN13
i_D[8][13] => Mux18.IN13
i_D[8][14] => Mux17.IN13
i_D[8][15] => Mux16.IN13
i_D[8][16] => Mux15.IN13
i_D[8][17] => Mux14.IN13
i_D[8][18] => Mux13.IN13
i_D[8][19] => Mux12.IN13
i_D[8][20] => Mux11.IN13
i_D[8][21] => Mux10.IN13
i_D[8][22] => Mux9.IN13
i_D[8][23] => Mux8.IN13
i_D[8][24] => Mux7.IN13
i_D[8][25] => Mux6.IN13
i_D[8][26] => Mux5.IN13
i_D[8][27] => Mux4.IN13
i_D[8][28] => Mux3.IN13
i_D[8][29] => Mux2.IN13
i_D[8][30] => Mux1.IN13
i_D[8][31] => Mux0.IN13
i_D[7][0] => Mux31.IN12
i_D[7][1] => Mux30.IN12
i_D[7][2] => Mux29.IN12
i_D[7][3] => Mux28.IN12
i_D[7][4] => Mux27.IN12
i_D[7][5] => Mux26.IN12
i_D[7][6] => Mux25.IN12
i_D[7][7] => Mux24.IN12
i_D[7][8] => Mux23.IN12
i_D[7][9] => Mux22.IN12
i_D[7][10] => Mux21.IN12
i_D[7][11] => Mux20.IN12
i_D[7][12] => Mux19.IN12
i_D[7][13] => Mux18.IN12
i_D[7][14] => Mux17.IN12
i_D[7][15] => Mux16.IN12
i_D[7][16] => Mux15.IN12
i_D[7][17] => Mux14.IN12
i_D[7][18] => Mux13.IN12
i_D[7][19] => Mux12.IN12
i_D[7][20] => Mux11.IN12
i_D[7][21] => Mux10.IN12
i_D[7][22] => Mux9.IN12
i_D[7][23] => Mux8.IN12
i_D[7][24] => Mux7.IN12
i_D[7][25] => Mux6.IN12
i_D[7][26] => Mux5.IN12
i_D[7][27] => Mux4.IN12
i_D[7][28] => Mux3.IN12
i_D[7][29] => Mux2.IN12
i_D[7][30] => Mux1.IN12
i_D[7][31] => Mux0.IN12
i_D[6][0] => Mux31.IN11
i_D[6][1] => Mux30.IN11
i_D[6][2] => Mux29.IN11
i_D[6][3] => Mux28.IN11
i_D[6][4] => Mux27.IN11
i_D[6][5] => Mux26.IN11
i_D[6][6] => Mux25.IN11
i_D[6][7] => Mux24.IN11
i_D[6][8] => Mux23.IN11
i_D[6][9] => Mux22.IN11
i_D[6][10] => Mux21.IN11
i_D[6][11] => Mux20.IN11
i_D[6][12] => Mux19.IN11
i_D[6][13] => Mux18.IN11
i_D[6][14] => Mux17.IN11
i_D[6][15] => Mux16.IN11
i_D[6][16] => Mux15.IN11
i_D[6][17] => Mux14.IN11
i_D[6][18] => Mux13.IN11
i_D[6][19] => Mux12.IN11
i_D[6][20] => Mux11.IN11
i_D[6][21] => Mux10.IN11
i_D[6][22] => Mux9.IN11
i_D[6][23] => Mux8.IN11
i_D[6][24] => Mux7.IN11
i_D[6][25] => Mux6.IN11
i_D[6][26] => Mux5.IN11
i_D[6][27] => Mux4.IN11
i_D[6][28] => Mux3.IN11
i_D[6][29] => Mux2.IN11
i_D[6][30] => Mux1.IN11
i_D[6][31] => Mux0.IN11
i_D[5][0] => Mux31.IN10
i_D[5][1] => Mux30.IN10
i_D[5][2] => Mux29.IN10
i_D[5][3] => Mux28.IN10
i_D[5][4] => Mux27.IN10
i_D[5][5] => Mux26.IN10
i_D[5][6] => Mux25.IN10
i_D[5][7] => Mux24.IN10
i_D[5][8] => Mux23.IN10
i_D[5][9] => Mux22.IN10
i_D[5][10] => Mux21.IN10
i_D[5][11] => Mux20.IN10
i_D[5][12] => Mux19.IN10
i_D[5][13] => Mux18.IN10
i_D[5][14] => Mux17.IN10
i_D[5][15] => Mux16.IN10
i_D[5][16] => Mux15.IN10
i_D[5][17] => Mux14.IN10
i_D[5][18] => Mux13.IN10
i_D[5][19] => Mux12.IN10
i_D[5][20] => Mux11.IN10
i_D[5][21] => Mux10.IN10
i_D[5][22] => Mux9.IN10
i_D[5][23] => Mux8.IN10
i_D[5][24] => Mux7.IN10
i_D[5][25] => Mux6.IN10
i_D[5][26] => Mux5.IN10
i_D[5][27] => Mux4.IN10
i_D[5][28] => Mux3.IN10
i_D[5][29] => Mux2.IN10
i_D[5][30] => Mux1.IN10
i_D[5][31] => Mux0.IN10
i_D[4][0] => Mux31.IN9
i_D[4][1] => Mux30.IN9
i_D[4][2] => Mux29.IN9
i_D[4][3] => Mux28.IN9
i_D[4][4] => Mux27.IN9
i_D[4][5] => Mux26.IN9
i_D[4][6] => Mux25.IN9
i_D[4][7] => Mux24.IN9
i_D[4][8] => Mux23.IN9
i_D[4][9] => Mux22.IN9
i_D[4][10] => Mux21.IN9
i_D[4][11] => Mux20.IN9
i_D[4][12] => Mux19.IN9
i_D[4][13] => Mux18.IN9
i_D[4][14] => Mux17.IN9
i_D[4][15] => Mux16.IN9
i_D[4][16] => Mux15.IN9
i_D[4][17] => Mux14.IN9
i_D[4][18] => Mux13.IN9
i_D[4][19] => Mux12.IN9
i_D[4][20] => Mux11.IN9
i_D[4][21] => Mux10.IN9
i_D[4][22] => Mux9.IN9
i_D[4][23] => Mux8.IN9
i_D[4][24] => Mux7.IN9
i_D[4][25] => Mux6.IN9
i_D[4][26] => Mux5.IN9
i_D[4][27] => Mux4.IN9
i_D[4][28] => Mux3.IN9
i_D[4][29] => Mux2.IN9
i_D[4][30] => Mux1.IN9
i_D[4][31] => Mux0.IN9
i_D[3][0] => Mux31.IN8
i_D[3][1] => Mux30.IN8
i_D[3][2] => Mux29.IN8
i_D[3][3] => Mux28.IN8
i_D[3][4] => Mux27.IN8
i_D[3][5] => Mux26.IN8
i_D[3][6] => Mux25.IN8
i_D[3][7] => Mux24.IN8
i_D[3][8] => Mux23.IN8
i_D[3][9] => Mux22.IN8
i_D[3][10] => Mux21.IN8
i_D[3][11] => Mux20.IN8
i_D[3][12] => Mux19.IN8
i_D[3][13] => Mux18.IN8
i_D[3][14] => Mux17.IN8
i_D[3][15] => Mux16.IN8
i_D[3][16] => Mux15.IN8
i_D[3][17] => Mux14.IN8
i_D[3][18] => Mux13.IN8
i_D[3][19] => Mux12.IN8
i_D[3][20] => Mux11.IN8
i_D[3][21] => Mux10.IN8
i_D[3][22] => Mux9.IN8
i_D[3][23] => Mux8.IN8
i_D[3][24] => Mux7.IN8
i_D[3][25] => Mux6.IN8
i_D[3][26] => Mux5.IN8
i_D[3][27] => Mux4.IN8
i_D[3][28] => Mux3.IN8
i_D[3][29] => Mux2.IN8
i_D[3][30] => Mux1.IN8
i_D[3][31] => Mux0.IN8
i_D[2][0] => Mux31.IN7
i_D[2][1] => Mux30.IN7
i_D[2][2] => Mux29.IN7
i_D[2][3] => Mux28.IN7
i_D[2][4] => Mux27.IN7
i_D[2][5] => Mux26.IN7
i_D[2][6] => Mux25.IN7
i_D[2][7] => Mux24.IN7
i_D[2][8] => Mux23.IN7
i_D[2][9] => Mux22.IN7
i_D[2][10] => Mux21.IN7
i_D[2][11] => Mux20.IN7
i_D[2][12] => Mux19.IN7
i_D[2][13] => Mux18.IN7
i_D[2][14] => Mux17.IN7
i_D[2][15] => Mux16.IN7
i_D[2][16] => Mux15.IN7
i_D[2][17] => Mux14.IN7
i_D[2][18] => Mux13.IN7
i_D[2][19] => Mux12.IN7
i_D[2][20] => Mux11.IN7
i_D[2][21] => Mux10.IN7
i_D[2][22] => Mux9.IN7
i_D[2][23] => Mux8.IN7
i_D[2][24] => Mux7.IN7
i_D[2][25] => Mux6.IN7
i_D[2][26] => Mux5.IN7
i_D[2][27] => Mux4.IN7
i_D[2][28] => Mux3.IN7
i_D[2][29] => Mux2.IN7
i_D[2][30] => Mux1.IN7
i_D[2][31] => Mux0.IN7
i_D[1][0] => Mux31.IN6
i_D[1][1] => Mux30.IN6
i_D[1][2] => Mux29.IN6
i_D[1][3] => Mux28.IN6
i_D[1][4] => Mux27.IN6
i_D[1][5] => Mux26.IN6
i_D[1][6] => Mux25.IN6
i_D[1][7] => Mux24.IN6
i_D[1][8] => Mux23.IN6
i_D[1][9] => Mux22.IN6
i_D[1][10] => Mux21.IN6
i_D[1][11] => Mux20.IN6
i_D[1][12] => Mux19.IN6
i_D[1][13] => Mux18.IN6
i_D[1][14] => Mux17.IN6
i_D[1][15] => Mux16.IN6
i_D[1][16] => Mux15.IN6
i_D[1][17] => Mux14.IN6
i_D[1][18] => Mux13.IN6
i_D[1][19] => Mux12.IN6
i_D[1][20] => Mux11.IN6
i_D[1][21] => Mux10.IN6
i_D[1][22] => Mux9.IN6
i_D[1][23] => Mux8.IN6
i_D[1][24] => Mux7.IN6
i_D[1][25] => Mux6.IN6
i_D[1][26] => Mux5.IN6
i_D[1][27] => Mux4.IN6
i_D[1][28] => Mux3.IN6
i_D[1][29] => Mux2.IN6
i_D[1][30] => Mux1.IN6
i_D[1][31] => Mux0.IN6
i_D[0][0] => Mux31.IN5
i_D[0][1] => Mux30.IN5
i_D[0][2] => Mux29.IN5
i_D[0][3] => Mux28.IN5
i_D[0][4] => Mux27.IN5
i_D[0][5] => Mux26.IN5
i_D[0][6] => Mux25.IN5
i_D[0][7] => Mux24.IN5
i_D[0][8] => Mux23.IN5
i_D[0][9] => Mux22.IN5
i_D[0][10] => Mux21.IN5
i_D[0][11] => Mux20.IN5
i_D[0][12] => Mux19.IN5
i_D[0][13] => Mux18.IN5
i_D[0][14] => Mux17.IN5
i_D[0][15] => Mux16.IN5
i_D[0][16] => Mux15.IN5
i_D[0][17] => Mux14.IN5
i_D[0][18] => Mux13.IN5
i_D[0][19] => Mux12.IN5
i_D[0][20] => Mux11.IN5
i_D[0][21] => Mux10.IN5
i_D[0][22] => Mux9.IN5
i_D[0][23] => Mux8.IN5
i_D[0][24] => Mux7.IN5
i_D[0][25] => Mux6.IN5
i_D[0][26] => Mux5.IN5
i_D[0][27] => Mux4.IN5
i_D[0][28] => Mux3.IN5
i_D[0][29] => Mux2.IN5
i_D[0][30] => Mux1.IN5
i_D[0][31] => Mux0.IN5
o_O[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_O[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_O[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_O[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_O[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_O[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_O[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_O[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_O[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_O[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_O[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_O[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_O[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_O[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_O[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_O[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_O[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_O[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_O[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_O[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_O[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_O[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_O[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:Move_mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux
i_S => mux2t1:G_NBit_MUX:0:MUXI.S
i_S => mux2t1:G_NBit_MUX:1:MUXI.S
i_S => mux2t1:G_NBit_MUX:2:MUXI.S
i_S => mux2t1:G_NBit_MUX:3:MUXI.S
i_S => mux2t1:G_NBit_MUX:4:MUXI.S
i_S => mux2t1:G_NBit_MUX:5:MUXI.S
i_S => mux2t1:G_NBit_MUX:6:MUXI.S
i_S => mux2t1:G_NBit_MUX:7:MUXI.S
i_S => mux2t1:G_NBit_MUX:8:MUXI.S
i_S => mux2t1:G_NBit_MUX:9:MUXI.S
i_S => mux2t1:G_NBit_MUX:10:MUXI.S
i_S => mux2t1:G_NBit_MUX:11:MUXI.S
i_S => mux2t1:G_NBit_MUX:12:MUXI.S
i_S => mux2t1:G_NBit_MUX:13:MUXI.S
i_S => mux2t1:G_NBit_MUX:14:MUXI.S
i_S => mux2t1:G_NBit_MUX:15:MUXI.S
i_S => mux2t1:G_NBit_MUX:16:MUXI.S
i_S => mux2t1:G_NBit_MUX:17:MUXI.S
i_S => mux2t1:G_NBit_MUX:18:MUXI.S
i_S => mux2t1:G_NBit_MUX:19:MUXI.S
i_S => mux2t1:G_NBit_MUX:20:MUXI.S
i_S => mux2t1:G_NBit_MUX:21:MUXI.S
i_S => mux2t1:G_NBit_MUX:22:MUXI.S
i_S => mux2t1:G_NBit_MUX:23:MUXI.S
i_S => mux2t1:G_NBit_MUX:24:MUXI.S
i_S => mux2t1:G_NBit_MUX:25:MUXI.S
i_S => mux2t1:G_NBit_MUX:26:MUXI.S
i_S => mux2t1:G_NBit_MUX:27:MUXI.S
i_S => mux2t1:G_NBit_MUX:28:MUXI.S
i_S => mux2t1:G_NBit_MUX:29:MUXI.S
i_S => mux2t1:G_NBit_MUX:30:MUXI.S
i_S => mux2t1:G_NBit_MUX:31:MUXI.S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.X
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.X
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.X
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.X
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.X
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.X
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.X
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.X
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.X
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.X
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.X
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.X
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.X
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.X
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.X
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.X
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.X
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.X
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.X
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.X
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.X
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.X
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.X
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.X
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.X
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.X
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.X
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.X
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.X
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.X
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.X
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.X
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.Y
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.Y
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.Y
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.Y
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.Y
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.Y
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.Y
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.Y
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.Y
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.Y
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.Y
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.Y
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.Y
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.Y
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.Y
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.Y
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.Y
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.Y
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.Y
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.Y
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.Y
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.Y
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.Y
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.Y
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.Y
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.Y
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.Y
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.Y
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.Y
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.Y
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.Y
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.Y
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.O


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:0:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:0:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:0:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:1:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:1:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:1:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:2:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:2:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:2:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:3:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:3:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:3:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:4:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:4:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:4:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:5:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:5:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:5:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:6:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:6:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:6:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:7:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:7:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:7:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:8:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:8:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:8:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:9:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:9:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:9:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:10:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:10:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:10:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:11:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:11:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:11:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:12:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:12:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:12:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:13:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:13:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:13:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:14:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:14:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:14:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:15:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:15:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:15:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:16:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:16:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:16:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:17:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:17:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:17:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:18:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:18:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:18:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:19:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:19:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:19:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:20:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:20:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:20:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:21:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:21:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:21:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:22:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:22:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:22:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:23:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:23:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:23:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:24:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:24:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:24:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:25:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:25:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:25:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:26:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:26:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:26:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:27:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:27:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:27:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:28:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:28:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:28:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:29:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:29:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:29:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:30:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:30:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:30:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:31:MUXI
X => andg2:g_And1.i_A
Y => andg2:g_And2.i_A
S => invg:g_Not.i_A
S => andg2:g_And2.i_B
O <= org2:g_Or.o_F


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:31:MUXI|invg:g_Not
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:g_And2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:DataMemMux|mux2t1:\G_NBit_MUX:31:MUXI|org2:g_Or
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mem:IMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


