pins:
  S2: reset
  S3: clock_clock
  S5: jtag_TCK
  S6: jtag_TMS
  S7: jtag_TDI
  S8: jtag_TDO
  E1: custom_boot
  W10: uart_0_txd
  W11: uart_0_rxd
  E20: serial_tl_clock
  W19: serial_tl_bits_in_valid
  W18: serial_tl_bits_out_bits
  W17: serial_tl_bits_in_bits
  W16: serial_tl_bits_in_ready
  W15: serial_tl_bits_out_valid
  W14: serial_tl_bits_out_ready
  E19: spi_0_sck
  E18: spi_0_cs_0
  E17: spi_0_dq_3
  E16: spi_0_dq_2
  E15: spi_0_dq_1
  E14: spi_0_dq_0
  W1: sram_bist_sramSaeClk
  W5: sram_bist_sramScanIn
  W6: sram_bist_sramScanOut
  W7: sram_bist_sramScanEn
  N1: sram_bist_bistStart
  N2: sram_bist_sramScanMode
  N3: sram_bist_sramEn
  N4: sram_bist_bistEn
  N5: sram_bist_sramExtEn
  W8: sram_bist_bistDone
  N7: pll_arstb
  N8: pll_scan_out
  N9: pll_div_out
  N11: pll_ref_in
  E3: pll_clk_out
  E5: pll_scan_in
  E6: pll_scan_clk
  E7: pll_scan_rst
  E8: pll_scan_en
  E9: pll_sel
  S9: clksel_0
  E10: clksel_1
