2018-07-09 15:11:58,254 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-07-09 15:11:58,270 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-07-09 15:11:58,273 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:11:58,274 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleEventsConstraints.xml is valid with the provided xsd schema
2018-07-09 15:11:58,274 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:11:58,275 WARNING The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-07-09 15:11:58,275 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:11:58,276 WARNING The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-09 15:11:58,276 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:11:58,276 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
