
*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git/vimanic/refSoM/refCC2/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1130.590 ; gain = 0.000
Command: link_design -top system_top -part xc7z035ifbg676-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z035ifbg676-2L
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'i_system_wrapper/system_i/LVDS_LoopBack'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.dcp' for cell 'i_system_wrapper/system_i/RSSI_IF'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_amModulator_0_1/system_amModulator_0_1.dcp' for cell 'i_system_wrapper/system_i/amModulator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_attenuatorController_0_0/system_attenuatorController_0_0.dcp' for cell 'i_system_wrapper/system_i/attenuatorController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.dcp' for cell 'i_system_wrapper/system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_mux_0_0/system_mux_0_0.dcp' for cell 'i_system_wrapper/system_i/mux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_vio_1_0/system_vio_1_0.dcp' for cell 'i_system_wrapper/system_i/vio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_average_0_1/system_average_0_1.dcp' for cell 'i_system_wrapper/system_i/AMDemodulate/DCLevelDetector'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_envelopDetector_0_0/system_envelopDetector_0_0.dcp' for cell 'i_system_wrapper/system_i/AMDemodulate/envelopDetector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_average_0_0/system_average_0_0.dcp' for cell 'i_system_wrapper/system_i/AMDemodulate/lowPassFilter'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_subtractor_0_0/system_subtractor_0_0.dcp' for cell 'i_system_wrapper/system_i/AMDemodulate/subtractor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_audio_codec_i2c_0_0/system_audio_codec_i2c_0_0.dcp' for cell 'i_system_wrapper/system_i/I2SSystem/Audio_Amplifier_I2C'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'i_system_wrapper/system_i/I2SSystem/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'i_system_wrapper/system_i/I2SSystem/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_dataGen_0_0/system_dataGen_0_0.dcp' for cell 'i_system_wrapper/system_i/I2SSystem/dataGen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_i2sController_1_0/system_i2sController_1_0.dcp' for cell 'i_system_wrapper/system_i/I2SSystem/i2sController_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_levelShift_0_0/system_levelShift_0_0.dcp' for cell 'i_system_wrapper/system_i/I2SSystem/levelShift_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_dataPackager_0_0/system_dataPackager_0_0.dcp' for cell 'i_system_wrapper/system_i/LVDSIF/dataPackager_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_selectio_wiz_0_0/system_selectio_wiz_0_0.dcp' for cell 'i_system_wrapper/system_i/LVDSIF/selectio_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.dcp' for cell 'i_system_wrapper/system_i/ProcessorSystem/sys_ps7'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/ProcessorSystem/sys_rstgen'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'i_system_wrapper/system_i/ProcessorSystem/sys_ps7_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1130.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 266 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_system_wrapper/system_i/I2SSystem/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_system_wrapper/system_i/I2SSystem/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: i_system_wrapper/system_i/vio_1 UUID: 36c9138c-3238-5f10-9dbb-82b139625c0c 
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/ProcessorSystem/sys_ps7/inst'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/ProcessorSystem/sys_rstgen/U0'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/ProcessorSystem/sys_rstgen/U0'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/ProcessorSystem/sys_rstgen/U0'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/ProcessorSystem/sys_rstgen/U0'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_selectio_wiz_0_0/system_selectio_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_selectio_wiz_0_0/system_selectio_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/LVDSIF/selectio_wiz_0/inst'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'i_system_wrapper/system_i/I2SSystem/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'i_system_wrapper/system_i/I2SSystem/axi_gpio_0/U0'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'i_system_wrapper/system_i/I2SSystem/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'i_system_wrapper/system_i/I2SSystem/axi_gpio_0/U0'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/I2SSystem/clk_wiz_0/inst'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'i_system_wrapper/system_i/I2SSystem/clk_wiz_0/inst'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/I2SSystem/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1347.629 ; gain = 217.039
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'i_system_wrapper/system_i/I2SSystem/clk_wiz_0/inst'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'i_system_wrapper/system_i/RSSI_IF/U0'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2_board.xdc] for cell 'i_system_wrapper/system_i/RSSI_IF/U0'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'i_system_wrapper/system_i/RSSI_IF/U0'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_2/system_axi_gpio_0_2.xdc] for cell 'i_system_wrapper/system_i/RSSI_IF/U0'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_vio_1_0/system_vio_1_0.xdc] for cell 'i_system_wrapper/system_i/vio_1'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_vio_1_0/system_vio_1_0.xdc] for cell 'i_system_wrapper/system_i/vio_1'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_0_5/system_axi_gpio_0_5.xdc] for cell 'i_system_wrapper/system_i/axi_gpio_0/U0'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'i_system_wrapper/system_i/LVDS_LoopBack/U0'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'i_system_wrapper/system_i/LVDS_LoopBack/U0'
Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'i_system_wrapper/system_i/LVDS_LoopBack/U0'
Finished Parsing XDC File [c:/git/vimanic/refSoM/refCC2/hw/adrv9361z7035_ccfmc_lvds.gen/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'i_system_wrapper/system_i/LVDS_LoopBack/U0'
Parsing XDC File [C:/git/vimanic/refSoM/refCC2/hw/vhfSystem.srcs/sources_1/constraints/adrv9361z7035_constr.xdc]
Finished Parsing XDC File [C:/git/vimanic/refSoM/refCC2/hw/vhfSystem.srcs/sources_1/constraints/adrv9361z7035_constr.xdc]
Parsing XDC File [C:/git/vimanic/refSoM/refCC2/hw/vhfSystem.srcs/sources_1/constraints/adrv9361z7035_constr_lvds.xdc]
Finished Parsing XDC File [C:/git/vimanic/refSoM/refCC2/hw/vhfSystem.srcs/sources_1/constraints/adrv9361z7035_constr_lvds.xdc]
Parsing XDC File [C:/git/vimanic/refSoM/refCC2/hw/vhfSystem.srcs/sources_1/constraints/ccfmc_constr.xdc]
Finished Parsing XDC File [C:/git/vimanic/refSoM/refCC2/hw/vhfSystem.srcs/sources_1/constraints/ccfmc_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1347.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances

36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1347.629 ; gain = 217.039
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035i'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1347.629 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a995e38d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1366.645 ; gain = 19.016

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 5d42a2aba464a2b1.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1627.688 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 21a383b06

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1627.688 ; gain = 47.199

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2c3be254a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1627.688 ; gain = 47.199
INFO: [Opt 31-389] Phase Retarget created 20 cells and removed 110 cells
INFO: [Opt 31-1021] In phase Retarget, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 281fe0e83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1627.688 ; gain = 47.199
INFO: [Opt 31-389] Phase Constant propagation created 33 cells and removed 154 cells
INFO: [Opt 31-1021] In phase Constant propagation, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 260abd2a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.688 ; gain = 47.199
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 911 cells
INFO: [Opt 31-1021] In phase Sweep, 864 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 260abd2a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.688 ; gain = 47.199
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 260abd2a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.688 ; gain = 47.199
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 260abd2a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.688 ; gain = 47.199
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              20  |             110  |                                             47  |
|  Constant propagation         |              33  |             154  |                                             46  |
|  Sweep                        |               0  |             911  |                                            864  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             54  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1627.688 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f53b8bf7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.688 ; gain = 47.199

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f53b8bf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1627.688 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f53b8bf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1627.688 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1627.688 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f53b8bf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1627.688 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1627.688 ; gain = 280.059
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1627.688 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/vimanic/refSoM/refCC2/hw/vhfSystem.runs/impl_1/system_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/git/vimanic/refSoM/refCC2/hw/vhfSystem.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1639.828 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1833b5e80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1639.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1639.828 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1447a17ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1639.828 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19c49d98c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1639.828 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19c49d98c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1639.828 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19c49d98c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1639.828 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c7cce577

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1639.828 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1aca83695

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1639.828 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 135a38cb2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1639.828 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 17 LUTNM shape to break, 216 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 17, total 17, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 104 nets or LUTs. Breaked 17 LUTs, combined 87 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1667.652 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           17  |             87  |                   104  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           17  |             87  |                   104  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1237a98f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1667.652 ; gain = 27.824
Phase 2.4 Global Placement Core | Checksum: f915f359

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1667.652 ; gain = 27.824
Phase 2 Global Placement | Checksum: f915f359

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1667.652 ; gain = 27.824

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 4db77cb2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1667.652 ; gain = 27.824

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11666aa75

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.652 ; gain = 27.824

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c1bd2207

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.652 ; gain = 27.824

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 143329091

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1667.652 ; gain = 27.824

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 188ce7a65

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 1667.652 ; gain = 27.824

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 136f3423e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 1667.652 ; gain = 27.824

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11f62a55d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.652 ; gain = 27.824

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 135fc40de

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1667.652 ; gain = 27.824

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: fddeb178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1667.652 ; gain = 27.824
Phase 3 Detail Placement | Checksum: fddeb178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 1667.652 ; gain = 27.824

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 942bf3f2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.641 | TNS=-97.120 |
Phase 1 Physical Synthesis Initialization | Checksum: e4235d4a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1696.617 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d174440a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1696.617 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 942bf3f2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1696.617 ; gain = 56.789

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.517. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d5d57b8e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1696.617 ; gain = 56.789

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1696.617 ; gain = 56.789
Phase 4.1 Post Commit Optimization | Checksum: d5d57b8e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1696.617 ; gain = 56.789

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d5d57b8e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1696.617 ; gain = 56.789

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d5d57b8e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1696.617 ; gain = 56.789
Phase 4.3 Placer Reporting | Checksum: d5d57b8e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1696.617 ; gain = 56.789

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1696.617 ; gain = 0.000

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1696.617 ; gain = 56.789
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13095c581

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1696.617 ; gain = 56.789
Ending Placer Task | Checksum: 10c0fa979

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1696.617 ; gain = 56.789
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 1696.617 ; gain = 63.805
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1696.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/vimanic/refSoM/refCC2/hw/vhfSystem.runs/impl_1/system_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1696.617 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1696.617 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035i'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 73e40d12 ConstDB: 0 ShapeSum: 982b9c67 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 168198337

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 1944.223 ; gain = 241.473
Post Restoration Checksum: NetGraph: b9ef47d6 NumContArr: ae2a3b61 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 168198337

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 1944.223 ; gain = 241.473

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 168198337

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 1951.020 ; gain = 248.270

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 168198337

Time (s): cpu = 00:01:27 ; elapsed = 00:01:13 . Memory (MB): peak = 1951.020 ; gain = 248.270
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2acadef20

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 2078.316 ; gain = 375.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.494 | TNS=-89.311| WHS=-0.270 | THS=-229.801|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 23c48cf13

Time (s): cpu = 00:01:32 ; elapsed = 00:01:17 . Memory (MB): peak = 2078.316 ; gain = 375.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.494 | TNS=-89.209| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 246063937

Time (s): cpu = 00:01:32 ; elapsed = 00:01:17 . Memory (MB): peak = 2078.316 ; gain = 375.566
Phase 2 Router Initialization | Checksum: 2b0ea2332

Time (s): cpu = 00:01:32 ; elapsed = 00:01:17 . Memory (MB): peak = 2078.316 ; gain = 375.566

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000303378 %
  Global Horizontal Routing Utilization  = 0.000215313 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4332
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4329
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2b0ea2332

Time (s): cpu = 00:01:33 ; elapsed = 00:01:18 . Memory (MB): peak = 2078.316 ; gain = 375.566
Phase 3 Initial Routing | Checksum: 152b8ff9d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 2078.316 ; gain = 375.566

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.411 | TNS=-97.924| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bc675ac5

Time (s): cpu = 00:01:36 ; elapsed = 00:01:20 . Memory (MB): peak = 2078.316 ; gain = 375.566

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.422 | TNS=-93.221| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 177885d83

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 2078.316 ; gain = 375.566
Phase 4 Rip-up And Reroute | Checksum: 177885d83

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 2078.316 ; gain = 375.566

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16978574a

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 2078.316 ; gain = 375.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.411 | TNS=-97.924| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e673931b

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 2078.316 ; gain = 375.566

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e673931b

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 2078.316 ; gain = 375.566
Phase 5 Delay and Skew Optimization | Checksum: e673931b

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 2078.316 ; gain = 375.566

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 155c2e9be

Time (s): cpu = 00:01:38 ; elapsed = 00:01:21 . Memory (MB): peak = 2078.316 ; gain = 375.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.411 | TNS=-93.629| WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13c01813d

Time (s): cpu = 00:01:38 ; elapsed = 00:01:21 . Memory (MB): peak = 2078.316 ; gain = 375.566
Phase 6 Post Hold Fix | Checksum: 13c01813d

Time (s): cpu = 00:01:38 ; elapsed = 00:01:21 . Memory (MB): peak = 2078.316 ; gain = 375.566

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.196365 %
  Global Horizontal Routing Utilization  = 0.349798 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: eebc54c3

Time (s): cpu = 00:01:38 ; elapsed = 00:01:21 . Memory (MB): peak = 2078.316 ; gain = 375.566

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: eebc54c3

Time (s): cpu = 00:01:38 ; elapsed = 00:01:21 . Memory (MB): peak = 2078.316 ; gain = 375.566

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11af48a4a

Time (s): cpu = 00:01:39 ; elapsed = 00:01:22 . Memory (MB): peak = 2078.316 ; gain = 375.566

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.411 | TNS=-93.629| WHS=0.062  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11af48a4a

Time (s): cpu = 00:01:39 ; elapsed = 00:01:22 . Memory (MB): peak = 2078.316 ; gain = 375.566
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:39 ; elapsed = 00:01:22 . Memory (MB): peak = 2078.316 ; gain = 375.566

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 2078.316 ; gain = 381.699
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.591 . Memory (MB): peak = 2078.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/vimanic/refSoM/refCC2/hw/vhfSystem.runs/impl_1/system_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/git/vimanic/refSoM/refCC2/hw/vhfSystem.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/git/vimanic/refSoM/refCC2/hw/vhfSystem.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
135 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035i'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035i'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer amp2_scl_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer amp2_sda_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/amModulator_0/inst/amModulator_v1_0_S00_AXI_inst/mod/tmp3 input i_system_wrapper/system_i/amModulator_0/inst/amModulator_v1_0_S00_AXI_inst/mod/tmp3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/amModulator_0/inst/amModulator_v1_0_S00_AXI_inst/mod/tmp3 input i_system_wrapper/system_i/amModulator_0/inst/amModulator_v1_0_S00_AXI_inst/mod/tmp3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP i_system_wrapper/system_i/amModulator_0/inst/amModulator_v1_0_S00_AXI_inst/mod/tmp3 input i_system_wrapper/system_i/amModulator_0/inst/amModulator_v1_0_S00_AXI_inst/mod/tmp3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP i_system_wrapper/system_i/amModulator_0/inst/amModulator_v1_0_S00_AXI_inst/mod/tmp3 output i_system_wrapper/system_i/amModulator_0/inst/amModulator_v1_0_S00_AXI_inst/mod/tmp3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP i_system_wrapper/system_i/amModulator_0/inst/amModulator_v1_0_S00_AXI_inst/mod/tmp3 multiplier stage i_system_wrapper/system_i/amModulator_0/inst/amModulator_v1_0_S00_AXI_inst/mod/tmp3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A4)+(A5*(~A4)*(~A2))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A4)+(A5*(~A4)*(~A2))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow... and (the first 15 of 17 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 11 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2532.199 ; gain = 453.883
INFO: [Common 17-206] Exiting Vivado at Tue Apr  4 21:31:59 2023...
