# ğŸ‘‹ Hi, I'm Mounika

ğŸ“ Iâ€™m a 2nd-year B.Tech ECE student passionate about **VLSI design**, especially the **analog layout** and **digital RTL design** side using open-source tools.

ğŸ”¬ Currently exploring the **Skywater 130nm PDK** through hands-on projects involving layout design and simulation, alongside digital design fundamentals learned in the HCL Tech course.

ğŸ’» Interested in RTL to GDSII, STA, DRC/LVS, TCL Scripting

---
## ğŸ“ˆ GitHub Stats

![Mounika's GitHub Stats](https://github-readme-stats.vercel.app/api?username=492-Mounika&show_icons=true&theme=tokyonight)

## ğŸ› ï¸ Skills

### ğŸ”§ VLSI Design (Analog Layout & Simulation)

- Designed passive components like **resistors and capacitors** using `Magic VLSI`
- Simulated analog circuits (e.g., RC circuits, transient analysis) using `NGSpice`
- Used `Sky130 PDK` for layout and simulation with open-source tools
- Basic understanding of the analog flow: schematic â†’ layout â†’ simulation â†’ verification

### ğŸ› ï¸ Tools Used

- `Magic VLSI` â€“ Layout design, DRC checks  
- `NGSpice` â€“ Transient and basic analog simulations  
- `Skywater 130nm PDK` â€“ Technology used for designs  
- `Linux Terminal` â€“ Running tools, file management, and scripting

### ğŸ’» Programming & Scripting

- `SPICE Netlists` â€“ Simulating analog circuits  
- `Python` â€“ Beginner level (data and automation tasks)  
- `Shell` â€“ Basic scripting for Linux workflows

---

## ğŸŒ± Learning in Progress

- Developing strong skills in **physical design flow** including floorplanning, placement, clock tree synthesis (CTS), routing, and static timing analysis (STA)  
- Gaining proficiency with **open-source physical design tools** like OpenROAD and related TCL scripting for automation  
- Improving understanding of **timing constraints**, **power optimization**, and **design rule checks (DRC)**  
- Expanding knowledge of **Verilog RTL coding**, **testbench creation**, and **functional simulation** to better integrate digital and physical design steps  
- Learning to analyze and debug physical design issues such as congestion, IR drop, and timing violations

---

## ğŸ“š Academic Knowledge

- Digital Logic Design: Combinational & Sequential circuits  
- Circuit Theory: RC time constants, KVL/KCL  
- CMOS Basics: Layout concepts, parasitics, design rules  
- DRC & LVS: Layout verification understanding

---

## ğŸ“Œ Goal

ğŸ¯ To become a skilled **VLSI Physical Design Engineer** who can efficiently execute and optimize the full physical implementation flow, leveraging both open-source and commercial EDA tools, contributing to high-quality, low-power, and timing-optimized chip designs.

---

## ğŸ“« Contact Me

- ğŸ“§ Email: imadabathunim@gmail.com  
- ğŸ’¼ LinkedIn: [Mounika Imadabathuni](https://www.linkedin.com/in/mounika-imadabathuni-12070228a/?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app)

---

_Always learning. Always building._ âš¡
