# Computer-Architecture
This project implements the pipelined architecture. It shows the timing diagram for a given instruction sequence with stalls. The instructions are limited to add,sub,mul,div,ld(load),sd(store)
