/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [13:0] _00_;
  reg [4:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_0z + celloutsig_1_0z;
  assign celloutsig_0_6z = celloutsig_0_3z + { celloutsig_0_3z[5:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, _00_[5:0] };
  assign celloutsig_0_14z = { in_data[57:55], celloutsig_0_11z, celloutsig_0_0z } + _01_;
  assign celloutsig_0_25z = { in_data[34:30], celloutsig_0_9z } + { celloutsig_0_1z, celloutsig_0_14z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { in_data[81:79], celloutsig_0_11z, celloutsig_0_11z };
  reg [5:0] _07_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 6'h00;
    else _07_ <= in_data[63:58];
  assign _00_[5:0] = _07_;
  assign celloutsig_1_8z = { in_data[107:96], celloutsig_1_5z } >= in_data[117:105];
  assign celloutsig_1_19z = { celloutsig_1_14z[4:1], celloutsig_1_6z, celloutsig_1_6z } >= { celloutsig_1_0z[6:2], celloutsig_1_9z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_3z } > { celloutsig_1_2z[12:8], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z[6:2], celloutsig_0_5z } > celloutsig_0_6z[6:1];
  assign celloutsig_1_4z = celloutsig_1_2z[13:8] <= celloutsig_1_3z[6:1];
  assign celloutsig_0_11z = celloutsig_0_3z[13:4] <= in_data[91:82];
  assign celloutsig_0_16z = { in_data[76:68], celloutsig_0_1z } <= { in_data[86:78], celloutsig_0_0z };
  assign celloutsig_0_36z = celloutsig_0_14z[3:0] || { _01_[4:3], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_9z = { in_data[103:101], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z } || { in_data[148:137], celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_3z[7:1], celloutsig_1_7z } || { celloutsig_1_0z[6:0], celloutsig_1_7z };
  assign celloutsig_0_4z = in_data[48:46] || celloutsig_0_3z[5:3];
  assign celloutsig_0_35z = celloutsig_0_16z & ~(celloutsig_0_25z[1]);
  assign celloutsig_0_8z = celloutsig_0_4z & ~(celloutsig_0_0z);
  assign celloutsig_0_9z = celloutsig_0_5z & ~(celloutsig_0_8z);
  assign celloutsig_1_0z = in_data[151:144] % { 1'h1, in_data[104:98] };
  assign celloutsig_1_1z = { celloutsig_1_0z[6:1], celloutsig_1_0z } % { 1'h1, in_data[111:107], celloutsig_1_0z[7:1], in_data[96] };
  assign celloutsig_0_3z = { _00_[5:0], _00_[5:0], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[45:33] };
  assign celloutsig_1_2z = in_data[176:160] % { 1'h1, in_data[131:124], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_1z[7:3], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_9z } % { 1'h1, in_data[115:112], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_1_7z = & celloutsig_1_2z[14:12];
  assign celloutsig_1_18z = & { celloutsig_1_4z, in_data[169:150] };
  assign celloutsig_0_5z = & { _00_[5:0], celloutsig_0_3z[13:7], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[86] & in_data[82];
  assign celloutsig_1_6z = celloutsig_1_4z & celloutsig_1_3z[2];
  assign celloutsig_0_1z = in_data[6] & celloutsig_0_0z;
  assign _00_[13:6] = { celloutsig_0_3z[5:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
