// Seed: 899622704
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  always @(1 or negedge 1) begin
    forever begin
      id_3 <= 1'b0;
    end
  end
endmodule
