ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on Nov 14, 2018 at 19:59:27 CST
ncverilog
	+access+r
	seri2para_tb.sv
	Seri2Para.sv
Recompiling... reason: file './seri2para_tb.sv' is newer than expected.
	expected: Wed Nov 14 19:52:50 2018
	actual:   Wed Nov 14 19:59:21 2018
file: seri2para_tb.sv
	module worklib.tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.tb:sv <0x7386c4af>
			streams:  10, words: 13754
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   2       2
		Registers:                15      15
		Scalar wires:              6       -
		Vectored wires:            2       -
		Always blocks:             3       3
		Initial blocks:            3       3
		Cont. assignments:         0       2
		Pseudo assignments:        3       3
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.tb:sv
Loading snapshot worklib.tb:sv .................... Done
*Verdi3* Loading libsscore_ius122.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /opt/CAD/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi3_2013.07, Linux x86_64/64bit, 07/04/2013
(C) 1996 - 2013 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'lab3_s2p.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
Simulation complete via $finish(1) at time 1245 NS + 0
./seri2para_tb.sv:59         #(100*CLK) $finish;
ncsim> exit
TOOL:	ncverilog	12.20-s012: Exiting on Nov 14, 2018 at 20:00:14 CST  (total: 00:00:47)
