{"vcs1":{"timestamp_begin":1747903465.705405512, "rt":9.35, "ut":9.53, "st":0.63}}
{"vcselab":{"timestamp_begin":1747903475.132101550, "rt":0.40, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1747903475.600437085, "rt":0.42, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747903464.914324145}
{"VCS_COMP_START_TIME": 1747903464.914324145}
{"VCS_COMP_END_TIME": 1747903476.153658676}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488648}}
{"vcselab": {"peak_mem": 183892}}
