From ad37498ca253d073964e1b44fb6ac91911321536 Mon Sep 17 00:00:00 2001
From: zhangmeng <zhangmeng.kevin@spacemit.com>
Date: Wed, 24 Jul 2024 14:50:10 +0800
Subject: [PATCH 0834/1206] pinctrl: modify some pins pull configurations

Change-Id: Ib775a45ec46b4a722d7adcc780796aee45bdee38
---
 .../riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi | 442 +++++++++---------
 1 file changed, 221 insertions(+), 221 deletions(-)

diff --git a/arch/riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi b/arch/riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi
index 424ab0dd7e6d..c1a007b281ae 100644
--- a/arch/riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi
+++ b/arch/riscv/boot/dts/spacemit/k1-x_pinctrl.dtsi
@@ -15,23 +15,23 @@ K1X_PADCONF(MMC1_DAT2, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart0_r
 	pinctrl_uart0_1: uart0_1_grp {
 		pinctrl-single,pins = <
 			K1X_PADCONF(MMC1_CMD, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart0_txd */
-			K1X_PADCONF(GPIO_80,  MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* uart0_rxd */
+			K1X_PADCONF(GPIO_80,  MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart0_rxd */
 		>;
 	};
 
 	pinctrl_uart0_2: uart0_2_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_68, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart0_txd */
+			K1X_PADCONF(GPIO_68, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart0_txd */
 			K1X_PADCONF(GPIO_69, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart0_rxd */
 		>;
 	};
 
 	pinctrl_uart2: uart2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_21, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* uart2_txd */
-			K1X_PADCONF(GPIO_22, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* uart2_rxd */
-			K1X_PADCONF(GPIO_23, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* uart2_cts_n */
-			K1X_PADCONF(GPIO_24, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* uart2_rts_n */
+			K1X_PADCONF(GPIO_21, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart2_txd */
+			K1X_PADCONF(GPIO_22, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart2_rxd */
+			K1X_PADCONF(GPIO_23, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart2_cts_n */
+			K1X_PADCONF(GPIO_24, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart2_rts_n */
 		>;
 	};
 
@@ -49,13 +49,13 @@ pinctrl_uart3_1: uart3_1_grp {
 			K1X_PADCONF(GPIO_18, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_txd */
 			K1X_PADCONF(GPIO_19, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_rxd */
 			K1X_PADCONF(GPIO_20, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_cts_n */
-			K1X_PADCONF(GPIO_21, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart3_rts_n */
+			K1X_PADCONF(GPIO_21, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_rts_n */
 		>;
 	};
 
 	pinctrl_uart3_2: uart3_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_53, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart3_txd */
+			K1X_PADCONF(GPIO_53, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_txd */
 			K1X_PADCONF(GPIO_54, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_rxd */
 			K1X_PADCONF(GPIO_55, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_cts_n */
 			K1X_PADCONF(GPIO_56, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_rts_n */
@@ -64,8 +64,8 @@ K1X_PADCONF(GPIO_56, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart3_rt
 
 	pinctrl_uart4_0: uart4_0_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(QSPI_DAT1, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* uart4_txd */
-			K1X_PADCONF(QSPI_DAT0, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* uart4_rxd */
+			K1X_PADCONF(QSPI_DAT1, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart4_txd */
+			K1X_PADCONF(QSPI_DAT0, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart4_rxd */
 		>;
 	};
 
@@ -80,51 +80,51 @@ K1X_PADCONF(GPIO_84, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_rx
 
 	pinctrl_uart4_2: uart4_2_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_23, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_txd */
-			K1X_PADCONF(GPIO_24, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_rxd */
+			K1X_PADCONF(GPIO_23, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_txd */
+			K1X_PADCONF(GPIO_24, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_rxd */
 		>;
 	};
 
 	pinctrl_uart4_3: uart4_3_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_33, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_txd */
-			K1X_PADCONF(GPIO_34, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_rxd */
-			K1X_PADCONF(GPIO_35, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_cts_n */
-			K1X_PADCONF(GPIO_36, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_rts_n */
+			K1X_PADCONF(GPIO_33, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_txd */
+			K1X_PADCONF(GPIO_34, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_rxd */
+			K1X_PADCONF(GPIO_35, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_cts_n */
+			K1X_PADCONF(GPIO_36, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_rts_n */
 		>;
 	};
 
 	pinctrl_uart4_4: uart4_4_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_111, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_txd */
-			K1X_PADCONF(GPIO_112, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_rxd */
-			K1X_PADCONF(GPIO_113, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_cts_n */
-			K1X_PADCONF(GPIO_114, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart4_rts_n */
+			K1X_PADCONF(GPIO_111, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_txd */
+			K1X_PADCONF(GPIO_112, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_rxd */
+			K1X_PADCONF(GPIO_113, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_cts_n */
+			K1X_PADCONF(GPIO_114, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart4_rts_n */
 		>;
 	};
 
 	pinctrl_uart5_0: uart5_0_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(QSPI_CLK, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* uart5_txd */
-			K1X_PADCONF(QSPI_CSI, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* uart5_rxd */
+			K1X_PADCONF(QSPI_CLK, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart5_txd */
+			K1X_PADCONF(QSPI_CSI, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart5_rxd */
 		>;
 	};
 
 	pinctrl_uart5_1: uart5_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_25, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_txd */
-			K1X_PADCONF(GPIO_26, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_rxd */
-			K1X_PADCONF(GPIO_27, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_cts_n */
-			K1X_PADCONF(GPIO_28, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_rts_n */
+			K1X_PADCONF(GPIO_25, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_txd */
+			K1X_PADCONF(GPIO_26, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_rxd */
+			K1X_PADCONF(GPIO_27, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_cts_n */
+			K1X_PADCONF(GPIO_28, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_rts_n */
 		>;
 	};
 
 	pinctrl_uart5_2: uart5_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_42, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_txd */
-			K1X_PADCONF(GPIO_43, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_rxd */
-			K1X_PADCONF(GPIO_44, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_cts_n */
-			K1X_PADCONF(GPIO_45, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_rts_n */
+			K1X_PADCONF(GPIO_42, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_txd */
+			K1X_PADCONF(GPIO_43, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_rxd */
+			K1X_PADCONF(GPIO_44, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_cts_n */
+			K1X_PADCONF(GPIO_45, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_rts_n */
 		>;
 	};
 
@@ -132,7 +132,7 @@ pinctrl_uart5_3: uart5_3_grp {
 		pinctrl-single,pins =<
 			K1X_PADCONF(PRI_TDI, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_txd */
 			K1X_PADCONF(PRI_TMS, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_rxd */
-			K1X_PADCONF(PRI_TCK, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart5_cts_n */
+			K1X_PADCONF(PRI_TCK, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_cts_n */
 			K1X_PADCONF(PRI_TDO, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart5_rts_n */
 		>;
 	};
@@ -142,16 +142,16 @@ pinctrl_uart6_0: uart6_0_grp {
 			K1X_PADCONF(GPIO_85, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_cts_n */
 			K1X_PADCONF(GPIO_86, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_txd */
 			K1X_PADCONF(GPIO_87, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_rxd */
-			K1X_PADCONF(GPIO_90, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart6_rts_n */
+			K1X_PADCONF(GPIO_90, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_rts_n */
 		>;
 	};
 
 	pinctrl_uart6_1: uart6_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_00, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart6_txd */
-			K1X_PADCONF(GPIO_01, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart6_rxd */
-			K1X_PADCONF(GPIO_02, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart6_cts_n */
-			K1X_PADCONF(GPIO_03, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart6_rts_n */
+			K1X_PADCONF(GPIO_00, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_txd */
+			K1X_PADCONF(GPIO_01, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_rxd */
+			K1X_PADCONF(GPIO_02, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_cts_n */
+			K1X_PADCONF(GPIO_03, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_rts_n */
 		>;
 	};
 
@@ -164,17 +164,17 @@ K1X_PADCONF(GPIO_57, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart6_rx
 
 	pinctrl_uart7_0: uart7_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_88, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart7_txd */
-			K1X_PADCONF(GPIO_89, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart7_rxd */
+			K1X_PADCONF(GPIO_88, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart7_txd */
+			K1X_PADCONF(GPIO_89, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart7_rxd */
 		>;
 	};
 
 	pinctrl_uart7_1: uart7_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_04, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart7_txd */
-			K1X_PADCONF(GPIO_05, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart7_rxd */
-			K1X_PADCONF(GPIO_06, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart7_cts_n */
-			K1X_PADCONF(GPIO_07, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart7_rts_n */
+			K1X_PADCONF(GPIO_04, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart7_txd */
+			K1X_PADCONF(GPIO_05, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart7_rxd */
+			K1X_PADCONF(GPIO_06, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart7_cts_n */
+			K1X_PADCONF(GPIO_07, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart7_rts_n */
 		>;
 	};
 
@@ -187,10 +187,10 @@ K1X_PADCONF(GPIO_83, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart8_rx
 
 	pinctrl_uart8_1: uart8_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_08, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart8_txd */
-			K1X_PADCONF(GPIO_09, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart8_rxd */
-			K1X_PADCONF(GPIO_10, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart8_cts_n */
-			K1X_PADCONF(GPIO_11, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart8_rts_n */
+			K1X_PADCONF(GPIO_08, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart8_txd */
+			K1X_PADCONF(GPIO_09, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart8_rxd */
+			K1X_PADCONF(GPIO_10, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart8_cts_n */
+			K1X_PADCONF(GPIO_11, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart8_rts_n */
 		>;
 	};
 
@@ -205,23 +205,23 @@ K1X_PADCONF(GPIO_78, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* uart8_rts
 
 	pinctrl_uart9_0: uart9_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_12, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_txd */
-			K1X_PADCONF(GPIO_13, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_rxd */
+			K1X_PADCONF(GPIO_12, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart9_txd */
+			K1X_PADCONF(GPIO_13, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart9_rxd */
 		>;
 	};
 
 	pinctrl_uart9_1: uart9_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_110, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_cts_n */
-			K1X_PADCONF(GPIO_115, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_rts_n */
-			K1X_PADCONF(GPIO_116, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_txd */
-			K1X_PADCONF(GPIO_117, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_rxd */
+			K1X_PADCONF(GPIO_110, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart9_cts_n */
+			K1X_PADCONF(GPIO_115, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart9_rts_n */
+			K1X_PADCONF(GPIO_116, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart9_txd */
+			K1X_PADCONF(GPIO_117, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart9_rxd */
 		>;
 	};
 
 	pinctrl_uart9_2: uart9_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(PRI_TCK, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* uart9_txd */
+			K1X_PADCONF(PRI_TCK, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart9_txd */
 			K1X_PADCONF(PRI_TDO, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* uart9_rxd */
 		>;
 	};
@@ -320,7 +320,7 @@ K1X_PADCONF(GPIO_55, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c5_sda
 	pinctrl_i2c6_0: i2c6_0_grp {
 		pinctrl-single,pins =<
 			K1X_PADCONF(GPIO_83, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_scl */
-			K1X_PADCONF(GPIO_90, MUX_MODE5, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* i2c6_sda */
+			K1X_PADCONF(GPIO_90, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_sda */
 		>;
 	};
 
@@ -341,7 +341,7 @@ K1X_PADCONF(GPIO_57, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_sda
 	pinctrl_i2c7: i2c7_grp {
 		pinctrl-single,pins =<
 			K1X_PADCONF(GPIO_118, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_scl */
-			K1X_PADCONF(GPIO_119, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* i2c6_sda */
+			K1X_PADCONF(GPIO_119, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* i2c6_sda */
 		>;
 	};
 
@@ -354,31 +354,31 @@ K1X_PADCONF(PWR_SDA, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* pwr_sda
 
 	pinctrl_one_wire_0: one_wire_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_110, MUX_MODE5, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* one_wire */
+			K1X_PADCONF(GPIO_110, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* one_wire */
 		>;
 	};
 
 	pinctrl_one_wire_1: one_wire_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_47, MUX_MODE5, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* one_wire */
+			K1X_PADCONF(GPIO_47, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* one_wire */
 		>;
 	};
 
 	pinctrl_ir_rx_0: ir_rx_0_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(DVL1, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* ir_rx */
+			K1X_PADCONF(DVL1, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* ir_rx */
 		>;
 	};
 
 	pinctrl_ir_rx_1: ir_rx_1_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_79, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* ir_rx */
+			K1X_PADCONF(GPIO_79, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ir_rx */
 		>;
 	};
 
 	pinctrl_ir_rx_2: ir_rx_2_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_58, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* ir_rx */
+			K1X_PADCONF(GPIO_58, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* ir_rx */
 		>;
 	};
 
@@ -390,13 +390,13 @@ K1X_PADCONF(MMC1_DAT3, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* pwm0 */
 
 	pinctrl_pwm0_1: pwm0_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_14, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm0 */
+			K1X_PADCONF(GPIO_14, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm0 */
 		>;
 	};
 
 	pinctrl_pwm0_2: pwm0_2_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_22, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm0 */
+			K1X_PADCONF(GPIO_22, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm0 */
 		>;
 	};
 
@@ -408,13 +408,13 @@ K1X_PADCONF(MMC1_DAT2, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* pwm1 */
 
 	pinctrl_pwm1_1: pwm1_1_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_29, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm1 */
+			K1X_PADCONF(GPIO_29, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm1 */
 		>;
 	};
 
 	pinctrl_pwm1_2: pwm1_2_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_23, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm1 */
+			K1X_PADCONF(GPIO_23, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm1 */
 		>;
 	};
 
@@ -426,19 +426,19 @@ K1X_PADCONF(MMC1_DAT1, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* pwm2 */
 
 	pinctrl_pwm2_1: pwm2_1_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_22, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm2 */
+			K1X_PADCONF(GPIO_22, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm2 */
 		>;
 	};
 
 	pinctrl_pwm2_2: pwm2_2_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_30, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm2 */
+			K1X_PADCONF(GPIO_30, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm2 */
 		>;
 	};
 
 	pinctrl_pwm2_3: pwm2_3_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_24, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm2 */
+			K1X_PADCONF(GPIO_24, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm2 */
 		>;
 	};
 
@@ -450,13 +450,13 @@ K1X_PADCONF(MMC1_DAT0, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* pwm3 */
 
 	pinctrl_pwm3_1: pwm3_1_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_33, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm3 */
+			K1X_PADCONF(GPIO_33, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm3 */
 		>;
 	};
 
 	pinctrl_pwm3_2: pwm3_2_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_25, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm3 */
+			K1X_PADCONF(GPIO_25, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm3 */
 		>;
 	};
 
@@ -468,7 +468,7 @@ K1X_PADCONF(MMC1_CMD, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* pwm4 */
 
 	pinctrl_pwm4_1: pwm4_1_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_34, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm4 */
+			K1X_PADCONF(GPIO_34, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm4 */
 		>;
 	};
 
@@ -480,19 +480,19 @@ K1X_PADCONF(MMC1_CLK, MUX_MODE5, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* pwm5 */
 
 	pinctrl_pwm5_1: pwm5_1_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_35, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm5 */
+			K1X_PADCONF(GPIO_35, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm5 */
 		>;
 	};
 
 	pinctrl_pwm6_0: pwm6_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_88, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm6 */
+			K1X_PADCONF(GPIO_88, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm6 */
 		>;
 	};
 
 	pinctrl_pwm6_1: pwm6_1_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_36, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm6 */
+			K1X_PADCONF(GPIO_36, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm6 */
 		>;
 	};
 
@@ -504,13 +504,13 @@ K1X_PADCONF(GPIO_92, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm7 */
 
 	pinctrl_pwm7_1: pwm7_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_37, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm7 */
+			K1X_PADCONF(GPIO_37, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm7 */
 		>;
 	};
 
 	pinctrl_pwm8_0: pwm8_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_00, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm8 */
+			K1X_PADCONF(GPIO_00, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm8 */
 		>;
 	};
 
@@ -522,7 +522,7 @@ K1X_PADCONF(GPIO_38, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm8 */
 
 	pinctrl_pwm9_0: pwm9_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_01, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm9 */
+			K1X_PADCONF(GPIO_01, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm9 */
 		>;
 	};
 
@@ -540,7 +540,7 @@ K1X_PADCONF(GPIO_74, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm9 */
 
 	pinctrl_pwm10_0: pwm10_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_02, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm10 */
+			K1X_PADCONF(GPIO_02, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm10 */
 		>;
 	};
 
@@ -552,7 +552,7 @@ K1X_PADCONF(GPIO_40, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm10 */
 
 	pinctrl_pwm11_0: pwm11_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_03, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm11 */
+			K1X_PADCONF(GPIO_03, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm11 */
 		>;
 	};
 
@@ -564,79 +564,79 @@ K1X_PADCONF(GPIO_41, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm11 */
 
 	pinctrl_pwm12_0: pwm12_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_04, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm12 */
+			K1X_PADCONF(GPIO_04, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm12 */
 		>;
 	};
 
 	pinctrl_pwm12_1: pwm12_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_42, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm12 */
+			K1X_PADCONF(GPIO_42, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm12 */
 		>;
 	};
 
 	pinctrl_pwm13_0: pwm13_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_05, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm13 */
+			K1X_PADCONF(GPIO_05, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm13 */
 		>;
 	};
 
 	pinctrl_pwm13_1: pwm13_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_43, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm13 */
+			K1X_PADCONF(GPIO_43, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm13 */
 		>;
 	};
 
 	pinctrl_pwm14_0: pwm14_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_06, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm14 */
+			K1X_PADCONF(GPIO_06, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm14 */
 		>;
 	};
 
 	pinctrl_pwm14_1: pwm14_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_44, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm14 */
+			K1X_PADCONF(GPIO_44, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm14 */
 		>;
 	};
 
 	pinctrl_pwm15_0: pwm15_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_07, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm15 */
+			K1X_PADCONF(GPIO_07, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm15 */
 		>;
 	};
 
 	pinctrl_pwm15_1: pwm15_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_45, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm15 */
+			K1X_PADCONF(GPIO_45, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm15 */
 		>;
 	};
 
 	pinctrl_pwm16_0: pwm16_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_09, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm16 */
+			K1X_PADCONF(GPIO_09, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm16 */
 		>;
 	};
 
 	pinctrl_pwm16_1: pwm16_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_46, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm16 */
+			K1X_PADCONF(GPIO_46, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm16 */
 		>;
 	};
 
 	pinctrl_pwm17_0: pwm17_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_10, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm17 */
+			K1X_PADCONF(GPIO_10, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm17 */
 		>;
 	};
 
 	pinctrl_pwm17_1: pwm17_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_53, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm17 */
+			K1X_PADCONF(GPIO_53, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm17 */
 		>;
 	};
 
 	pinctrl_pwm18_0: pwm18_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_11, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm18 */
+			K1X_PADCONF(GPIO_11, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm18 */
 		>;
 	};
 
@@ -648,19 +648,19 @@ K1X_PADCONF(GPIO_57, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm18 */
 
 	pinctrl_pwm19_0: pwm19_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_13, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm19 */
+			K1X_PADCONF(GPIO_13, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm19 */
 		>;
 	};
 
 	pinctrl_pwm19_1: pwm19_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_63, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pwm19 */
+			K1X_PADCONF(GPIO_63, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pwm19 */
 		>;
 	};
 
 	pinctrl_rpwm2_0: rpwm2_0_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_79, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* rcpu_pwm2 */
+			K1X_PADCONF(GPIO_79, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* rcpu_pwm2 */
 		>;
 	};
 
@@ -668,97 +668,97 @@ pinctrl_sspa0_0: sspa0_0_grp {
 		pinctrl-single,pins =<
 			K1X_PADCONF(GPIO_118, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa0_clk */
 			K1X_PADCONF(GPIO_119, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa0_frm */
-			K1X_PADCONF(GPIO_120, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_txd */
-			K1X_PADCONF(GPIO_121, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_rxd */
-			K1X_PADCONF(GPIO_122, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_sysclk */
+			K1X_PADCONF(GPIO_120, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa0_txd */
+			K1X_PADCONF(GPIO_121, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa0_rxd */
+			K1X_PADCONF(GPIO_122, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa0_sysclk */
 		>;
 	};
 
 	pinctrl_sspa0_1: sspa0_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_58,  MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_sysclk */
-			K1X_PADCONF(GPIO_111, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_clk */
-			K1X_PADCONF(GPIO_112, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_frm */
-			K1X_PADCONF(GPIO_113, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_txd */
-			K1X_PADCONF(GPIO_114, MUX_MODE2, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa0_rxd */
+			K1X_PADCONF(GPIO_58,  MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa0_sysclk */
+			K1X_PADCONF(GPIO_111, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa0_clk */
+			K1X_PADCONF(GPIO_112, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa0_frm */
+			K1X_PADCONF(GPIO_113, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa0_txd */
+			K1X_PADCONF(GPIO_114, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa0_rxd */
 		>;
 	};
 
 	pinctrl_sspa1: sspa1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_24, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa1_sysclk */
-			K1X_PADCONF(GPIO_25, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa1_sclk */
-			K1X_PADCONF(GPIO_26, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa1_frm */
-			K1X_PADCONF(GPIO_27, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa1_txd */
-			K1X_PADCONF(GPIO_28, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS0))	/* sspa1_rxd */
+			K1X_PADCONF(GPIO_24, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa1_sysclk */
+			K1X_PADCONF(GPIO_25, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa1_sclk */
+			K1X_PADCONF(GPIO_26, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa1_frm */
+			K1X_PADCONF(GPIO_27, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa1_txd */
+			K1X_PADCONF(GPIO_28, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS0))	/* sspa1_rxd */
 		>;
 	};
 
 	pinctrl_ssp2_0: ssp2_0_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_75, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_sclk */
-			K1X_PADCONF(GPIO_76, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_frm */
-			K1X_PADCONF(GPIO_77, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_txd */
-			K1X_PADCONF(GPIO_78, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_rxd */
+			K1X_PADCONF(GPIO_75, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* ssp2_sclk */
+			K1X_PADCONF(GPIO_76, MUX_MODE1, (EDGE_NONE | PULL_UP  | PAD_3V_DS4))	/* ssp2_frm */
+			K1X_PADCONF(GPIO_77, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* ssp2_txd */
+			K1X_PADCONF(GPIO_78, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* ssp2_rxd */
 		>;
 	};
 
 	pinctrl_ssp2_1: ssp2_1_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_64, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_sclk */
-			K1X_PADCONF(GPIO_65, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_frm */
-			K1X_PADCONF(GPIO_66, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_txd */
-			K1X_PADCONF(GPIO_67, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp2_rxd */
+			K1X_PADCONF(GPIO_64, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* ssp2_sclk */
+			K1X_PADCONF(GPIO_65, MUX_MODE3, (EDGE_NONE | PULL_UP  | PAD_3V_DS4))	/* ssp2_frm */
+			K1X_PADCONF(GPIO_66, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* ssp2_txd */
+			K1X_PADCONF(GPIO_67, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* ssp2_rxd */
 		>;
 	};
 
 	pinctrl_ssp3_0: ssp3_0_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_75, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp3_sclk */
-			K1X_PADCONF(GPIO_76, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp3_frm */
-			K1X_PADCONF(GPIO_77, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp3_txd */
-			K1X_PADCONF(GPIO_78, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* ssp3_rxd */
+			K1X_PADCONF(GPIO_75, MUX_MODE2, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* ssp3_sclk */
+			K1X_PADCONF(GPIO_76, MUX_MODE2, (EDGE_NONE | PULL_UP  | PAD_3V_DS4))	/* ssp3_frm */
+			K1X_PADCONF(GPIO_77, MUX_MODE2, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* ssp3_txd */
+			K1X_PADCONF(GPIO_78, MUX_MODE2, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* ssp3_rxd */
 		>;
 	};
 
 	pinctrl_ssp3_1: ssp3_1_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_59, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* ssp3_sclk */
-			K1X_PADCONF(GPIO_60, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* ssp3_frm */
-			K1X_PADCONF(GPIO_61, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* ssp3_txd */
-			K1X_PADCONF(GPIO_62, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* ssp3_rxd */
+			K1X_PADCONF(GPIO_59, MUX_MODE2, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* ssp3_sclk */
+			K1X_PADCONF(GPIO_60, MUX_MODE2, (EDGE_NONE | PULL_UP  | PAD_1V8_DS2))	/* ssp3_frm */
+			K1X_PADCONF(GPIO_61, MUX_MODE2, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* ssp3_txd */
+			K1X_PADCONF(GPIO_62, MUX_MODE2, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* ssp3_rxd */
 		>;
 	};
 
 	pinctrl_qspi: qspi_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(QSPI_DAT3, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* qspi_d3 */
-			K1X_PADCONF(QSPI_DAT2, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* qspi_d2 */
-			K1X_PADCONF(QSPI_DAT1, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* qspi_d1 */
-			K1X_PADCONF(QSPI_DAT0, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* qspi_d1 */
-			K1X_PADCONF(QSPI_CLK,  MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* qspi_clk */
-			K1X_PADCONF(QSPI_CSI,  MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* qspi_csi */
+			K1X_PADCONF(QSPI_DAT3, MUX_MODE0, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* qspi_d3 */
+			K1X_PADCONF(QSPI_DAT2, MUX_MODE0, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* qspi_d2 */
+			K1X_PADCONF(QSPI_DAT1, MUX_MODE0, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* qspi_d1 */
+			K1X_PADCONF(QSPI_DAT0, MUX_MODE0, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* qspi_d1 */
+			K1X_PADCONF(QSPI_CLK,  MUX_MODE0, (EDGE_NONE | PULL_DIS | PAD_3V_DS4))	/* qspi_clk */
+			K1X_PADCONF(QSPI_CSI,  MUX_MODE0, (EDGE_NONE | PULL_UP  | PAD_3V_DS4))	/* qspi_cs */
 		>;
 	};
 
 	pinctrl_mmc1: mmc1_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(MMC1_DAT3, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* mmc1_d3 */
-			K1X_PADCONF(MMC1_DAT2, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* mmc1_d2 */
-			K1X_PADCONF(MMC1_DAT1, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* mmc1_d1 */
-			K1X_PADCONF(MMC1_DAT0, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* mmc1_d0 */
-			K1X_PADCONF(MMC1_CMD,  MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_3V_DS4))	/* mmc1_cmd */
+			K1X_PADCONF(MMC1_DAT3, MUX_MODE0, (EDGE_NONE | PULL_UP   | PAD_3V_DS4))	/* mmc1_d3 */
+			K1X_PADCONF(MMC1_DAT2, MUX_MODE0, (EDGE_NONE | PULL_UP   | PAD_3V_DS4))	/* mmc1_d2 */
+			K1X_PADCONF(MMC1_DAT1, MUX_MODE0, (EDGE_NONE | PULL_UP   | PAD_3V_DS4))	/* mmc1_d1 */
+			K1X_PADCONF(MMC1_DAT0, MUX_MODE0, (EDGE_NONE | PULL_UP   | PAD_3V_DS4))	/* mmc1_d0 */
+			K1X_PADCONF(MMC1_CMD,  MUX_MODE0, (EDGE_NONE | PULL_UP   | PAD_3V_DS4))	/* mmc1_cmd */
 			K1X_PADCONF(MMC1_CLK,  MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_3V_DS4))	/* mmc1_clk */
 		>;
 	};
 
 	pinctrl_mmc1_fast: mmc1_fast_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(MMC1_DAT3, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))	/* mmc1_d3 */
-			K1X_PADCONF(MMC1_DAT2, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))	/* mmc1_d2 */
-			K1X_PADCONF(MMC1_DAT1, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))	/* mmc1_d1 */
-			K1X_PADCONF(MMC1_DAT0, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))	/* mmc1_d0 */
-			K1X_PADCONF(MMC1_CMD,  MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS3))	/* mmc1_cmd */
+			K1X_PADCONF(MMC1_DAT3, MUX_MODE0, (EDGE_NONE | PULL_UP   | PAD_1V8_DS3))	/* mmc1_d3 */
+			K1X_PADCONF(MMC1_DAT2, MUX_MODE0, (EDGE_NONE | PULL_UP   | PAD_1V8_DS3))	/* mmc1_d2 */
+			K1X_PADCONF(MMC1_DAT1, MUX_MODE0, (EDGE_NONE | PULL_UP   | PAD_1V8_DS3))	/* mmc1_d1 */
+			K1X_PADCONF(MMC1_DAT0, MUX_MODE0, (EDGE_NONE | PULL_UP   | PAD_1V8_DS3))	/* mmc1_d0 */
+			K1X_PADCONF(MMC1_CMD,  MUX_MODE0, (EDGE_NONE | PULL_UP   | PAD_1V8_DS3))	/* mmc1_cmd */
 			K1X_PADCONF(MMC1_CLK,  MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS3))	/* mmc1_clk */
 		>;
 	};
@@ -785,7 +785,7 @@ K1X_PADCONF(GPIO_127, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* drive
 	pinctrl_usb0_1: usb0_1_grp {
 		pinctrl-single,pins =<
 			K1X_PADCONF(GPIO_64, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vbus_on0 */
-			K1X_PADCONF(GPIO_65, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* usb_id0 */
+			K1X_PADCONF(GPIO_65, MUX_MODE1, (EDGE_NONE | PULL_UP   | PAD_1V8_DS2))	/* usb_id0 */
 			K1X_PADCONF(GPIO_63, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* drive_vbus0_iso */
 		>;
 	};
@@ -813,40 +813,40 @@ K1X_PADCONF(GPIO_123, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* drive
 	pinctrl_usb2_1: usb2_1_grp {
 		pinctrl-single,pins =<
 			K1X_PADCONF(GPIO_68, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vbus_on2 */
-			K1X_PADCONF(GPIO_69, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* usb_id2 */
+			K1X_PADCONF(GPIO_69, MUX_MODE1, (EDGE_NONE | PULL_UP   | PAD_1V8_DS2))	/* usb_id2 */
 			K1X_PADCONF(GPIO_67, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* drive_vbus2_iso */
 		>;
 	};
 
 	pinctrl_pcie0_0: pcie0_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_15, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe0_perstn */
-			K1X_PADCONF(GPIO_16, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe0_waken */
-			K1X_PADCONF(GPIO_17, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe0_clkreqn */
+			K1X_PADCONF(GPIO_15, MUX_MODE2, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe0_perstn */
+			K1X_PADCONF(GPIO_16, MUX_MODE2, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe0_waken */
+			K1X_PADCONF(GPIO_17, MUX_MODE2, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe0_clkreqn */
 		>;
 	};
 
 	pinctrl_pcie0_1: pcie0_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_29, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_perstn */
-			K1X_PADCONF(GPIO_30, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_waken */
-			K1X_PADCONF(GPIO_31, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_clkreqn */
+			K1X_PADCONF(GPIO_29, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe0_perstn */
+			K1X_PADCONF(GPIO_30, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe0_waken */
+			K1X_PADCONF(GPIO_31, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe0_clkreqn */
 		>;
 	};
 
 	pinctrl_pcie0_2: pcie0_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_110, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_perstn */
-			K1X_PADCONF(GPIO_115, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_waken */
-			K1X_PADCONF(GPIO_116, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_clkreqn */
+			K1X_PADCONF(GPIO_110, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe0_perstn */
+			K1X_PADCONF(GPIO_115, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe0_waken */
+			K1X_PADCONF(GPIO_116, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe0_clkreqn */
 		>;
 	};
 
 	pinctrl_pcie0_3: pcie0_3_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_53, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe0_perstn */
-			K1X_PADCONF(GPIO_54, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe0_waken */
-			K1X_PADCONF(GPIO_55, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe0_clkreqn */
+			K1X_PADCONF(GPIO_53, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe0_perstn */
+			K1X_PADCONF(GPIO_54, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe0_waken */
+			K1X_PADCONF(GPIO_55, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe0_clkreqn */
 		>;
 	};
 
@@ -860,65 +860,65 @@ K1X_PADCONF(GPIO_17, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_c
 
 	pinctrl_pcie1_1: pcie1_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_32, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe1_perstn */
-			K1X_PADCONF(GPIO_33, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe1_waken */
-			K1X_PADCONF(GPIO_34, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe1_clkreqn */
+			K1X_PADCONF(GPIO_32, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_perstn */
+			K1X_PADCONF(GPIO_33, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_waken */
+			K1X_PADCONF(GPIO_34, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_clkreqn */
 		>;
 	};
 
 	pinctrl_pcie1_2: pcie1_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_56, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe1_perstn */
-			K1X_PADCONF(GPIO_57, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe1_waken */
-			K1X_PADCONF(GPIO_58, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe1_clkreqn */
+			K1X_PADCONF(GPIO_56, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_perstn */
+			K1X_PADCONF(GPIO_57, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_waken */
+			K1X_PADCONF(GPIO_58, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_clkreqn */
 		>;
 	};
 
 	pinctrl_pcie1_3: pcie1_3_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_59, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe1_perstn */
-			K1X_PADCONF(GPIO_60, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe1_waken */
-			K1X_PADCONF(GPIO_61, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe1_clkreqn */
+			K1X_PADCONF(GPIO_59, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_perstn */
+			K1X_PADCONF(GPIO_60, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_waken */
+			K1X_PADCONF(GPIO_61, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe1_clkreqn */
 		>;
 	};
 
 	pinctrl_pcie2_0: pcie2_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_18, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_perstn */
-			K1X_PADCONF(GPIO_19, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_waken */
-			K1X_PADCONF(GPIO_20, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_clkreqn */
+			K1X_PADCONF(GPIO_18, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_perstn */
+			K1X_PADCONF(GPIO_19, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_waken */
+			K1X_PADCONF(GPIO_20, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_clkreqn */
 		>;
 	};
 
 	pinctrl_pcie2_1: pcie2_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_35, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_perstn */
-			K1X_PADCONF(GPIO_36, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_waken */
-			K1X_PADCONF(GPIO_37, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_clkreqn */
+			K1X_PADCONF(GPIO_35, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_perstn */
+			K1X_PADCONF(GPIO_36, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_waken */
+			K1X_PADCONF(GPIO_37, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_clkreqn */
 		>;
 	};
 
 	pinctrl_pcie2_2: pcie2_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_62,  MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_perstn */
-			K1X_PADCONF(GPIO_74,  MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_waken */
-			K1X_PADCONF(GPIO_117, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_clkreqn */
+			K1X_PADCONF(GPIO_62,  MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_perstn */
+			K1X_PADCONF(GPIO_74,  MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_waken */
+			K1X_PADCONF(GPIO_117, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_clkreqn */
 		>;
 	};
 
 	pinctrl_pcie2_3: pcie2_3_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_111, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_perstn */
-			K1X_PADCONF(GPIO_112, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_waken */
-			K1X_PADCONF(GPIO_113, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_clkreqn */
+			K1X_PADCONF(GPIO_111, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_perstn */
+			K1X_PADCONF(GPIO_112, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_waken */
+			K1X_PADCONF(GPIO_113, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_clkreqn */
 		>;
 	};
 
 	pinctrl_pcie2_4: pcie2_4_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_62,  MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_perstn */
-			K1X_PADCONF(GPIO_112, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* PCIe2_waken */
-			K1X_PADCONF(GPIO_117, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* PCIe2_clkreqn */
+			K1X_PADCONF(GPIO_62,  MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_perstn */
+			K1X_PADCONF(GPIO_112, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_waken */
+			K1X_PADCONF(GPIO_117, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* PCIe2_clkreqn */
 		>;
 	};
 
@@ -980,8 +980,8 @@ K1X_PADCONF(GPIO_55, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* can_rx0
 
 	pinctrl_hdmi_0: hdmi_0_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_86, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* hdmi_tx_hscl */
-			K1X_PADCONF(GPIO_87, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* hdmi_tx_hsda */
+			K1X_PADCONF(GPIO_86, MUX_MODE1, (EDGE_NONE | PULL_UP   | PAD_1V8_DS2))	/* hdmi_tx_hscl */
+			K1X_PADCONF(GPIO_87, MUX_MODE1, (EDGE_NONE | PULL_UP   | PAD_1V8_DS2))	/* hdmi_tx_hsda */
 			K1X_PADCONF(GPIO_88, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* hdmi_tx_hcec */
 			K1X_PADCONF(GPIO_89, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* hdmi_tx_pdp */
 		>;
@@ -989,58 +989,58 @@ K1X_PADCONF(GPIO_89, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* hdmi_t
 
 	pinctrl_hdmi_1: hdmi_1_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_59, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* hdmi_tx_hscl */
-			K1X_PADCONF(GPIO_60, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* hdmi_tx_hsda */
-			K1X_PADCONF(GPIO_61, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* hdmi_tx_hcec */
-			K1X_PADCONF(GPIO_62, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* hdmi_tx_pdp */
+			K1X_PADCONF(GPIO_59, MUX_MODE1, (EDGE_NONE | PULL_UP   | PAD_1V8_DS2))	/* hdmi_tx_hscl */
+			K1X_PADCONF(GPIO_60, MUX_MODE1, (EDGE_NONE | PULL_UP   | PAD_1V8_DS2))	/* hdmi_tx_hsda */
+			K1X_PADCONF(GPIO_61, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* hdmi_tx_hcec */
+			K1X_PADCONF(GPIO_62, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* hdmi_tx_pdp */
 		>;
 	};
 
 	pinctrl_spi_lcd_0: spi_lcd_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_86, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dclk */
-			K1X_PADCONF(GPIO_87, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dcx */
-			K1X_PADCONF(GPIO_88, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* din */
-			K1X_PADCONF(GPIO_89, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* dout0 */
-			K1X_PADCONF(GPIO_90, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* dout1 */
-			K1X_PADCONF(GPIO_91, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dsi_te */
-			K1X_PADCONF(GPIO_92, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* smpn_rstb */
+			K1X_PADCONF(GPIO_86, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* dclk */
+			K1X_PADCONF(GPIO_87, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* dcx */
+			K1X_PADCONF(GPIO_88, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* din */
+			K1X_PADCONF(GPIO_89, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* dout0 */
+			K1X_PADCONF(GPIO_90, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* dout1 */
+			K1X_PADCONF(GPIO_91, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* dsi_te */
+			K1X_PADCONF(GPIO_92, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* smpn_rstb */
 		>;
 	};
 
 	pinctrl_spi_lcd_1: spi_lcd_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(PRI_TDI,  MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dclk */
-			K1X_PADCONF(PRI_TMS,  MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dcx */
-			K1X_PADCONF(PRI_TCK,  MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* din */
-			K1X_PADCONF(PRI_TDO,  MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dout0 */
-			K1X_PADCONF(GPIO_74,  MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* dout1 */
-			K1X_PADCONF(GPIO_114, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* dsi_te */
-			K1X_PADCONF(GPIO_63,  MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* smpn_rstb */
+			K1X_PADCONF(PRI_TDI,  MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* dclk */
+			K1X_PADCONF(PRI_TMS,  MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* dcx */
+			K1X_PADCONF(PRI_TCK,  MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* din */
+			K1X_PADCONF(PRI_TDO,  MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* dout0 */
+			K1X_PADCONF(GPIO_74,  MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* dout1 */
+			K1X_PADCONF(GPIO_114, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* dsi_te */
+			K1X_PADCONF(GPIO_63,  MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* smpn_rstb */
 		>;
 	};
 
 	pinctrl_camera0: camera0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_53, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* cam_mclk0 */
+			K1X_PADCONF(GPIO_53, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* cam_mclk0 */
 		>;
 	};
 
 	pinctrl_camera1: camera1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_58, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* cam_mclk1 */
+			K1X_PADCONF(GPIO_58, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* cam_mclk1 */
 		>;
 	};
 
 	pinctrl_camera2: camera2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_120, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* cam_mclk2 */
+			K1X_PADCONF(GPIO_120, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* cam_mclk2 */
 		>;
 	};
 
 	pinctrl_pmic: pmic_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(VCXO_EN, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* vcxo_en */
+			K1X_PADCONF(VCXO_EN, MUX_MODE0, (EDGE_NONE | PULL_UP   | PAD_1V8_DS2))	/* vcxo_en */
 			K1X_PADCONF(DVL0,    MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* dvl0 */
 			K1X_PADCONF(DVL1,    MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* dvl1 */
 		>;
@@ -1048,100 +1048,100 @@ K1X_PADCONF(DVL1,    MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* dvl1 *
 
 	pinctrl_mn_clk_0: mn_clk_0_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_92, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mn_clk */
+			K1X_PADCONF(GPIO_92, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* mn_clk */
 		>;
 	};
 
 	pinctrl_mn_clk_1: mn_clk_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_81, MUX_MODE4, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mn_clk */
+			K1X_PADCONF(GPIO_81, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* mn_clk */
 		>;
 	};
 
 	pinctrl_mn_clk_2: mn_clk_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_44, MUX_MODE1, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* mn_clk */
+			K1X_PADCONF(GPIO_44, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* mn_clk */
 		>;
 	};
 
 	pinctrl_mn_clk_3: mn_clk_3_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_20, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mn_clk */
+			K1X_PADCONF(GPIO_20, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* mn_clk */
 		>;
 	};
 
 	pinctrl_mn_clk_4: mn_clk_4_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_23, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* mn_clk */
+			K1X_PADCONF(GPIO_23, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* mn_clk */
 		>;
 	};
 
 	pinctrl_mn_clk_5: mn_clk_5_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_32, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* mn_clk */
+			K1X_PADCONF(GPIO_32, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* mn_clk */
 		>;
 	};
 
 	pinctrl_mn_clk2_0: mn_clk2_0_grp {
 		pinctrl-single,pins = <
-			K1X_PADCONF(GPIO_91, MUX_MODE1, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mn_clk2 */
+			K1X_PADCONF(GPIO_91, MUX_MODE1, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* mn_clk2 */
 		>;
 	};
 
 	pinctrl_mn_clk2_1: mn_clk2_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_85, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* mn_clk2 */
+			K1X_PADCONF(GPIO_85, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* mn_clk2 */
 		>;
 	};
 
 	pinctrl_vcxo_0: vcxo_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(DVL0, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vcxo_req */
-			K1X_PADCONF(DVL1, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vcxo_out */
+			K1X_PADCONF(DVL0, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* vcxo_req */
+			K1X_PADCONF(DVL1, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* vcxo_out */
 		>;
 	};
 
 	pinctrl_vcxo_1: vcxo_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_16, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* vcxo_req */
-			K1X_PADCONF(GPIO_17, MUX_MODE3, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* vcxo_out */
+			K1X_PADCONF(GPIO_16, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* vcxo_req */
+			K1X_PADCONF(GPIO_17, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* vcxo_out */
 		>;
 	};
 
 	pinctrl_vcxo_2: vcxo_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_89, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vcxo_req */
-			K1X_PADCONF(GPIO_90, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vcxo_out */
+			K1X_PADCONF(GPIO_89, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* vcxo_req */
+			K1X_PADCONF(GPIO_90, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* vcxo_out */
 		>;
 	};
 
 	pinctrl_vcxo_out_0: vcxo_out_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_91, MUX_MODE2, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* vcxo_out_0 */
+			K1X_PADCONF(GPIO_91, MUX_MODE2, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* vcxo_out_0 */
 		>;
 	};
 
 	pinctrl_vcxo_out_1: vcxo_out_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_12, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* vcxo_out */
+			K1X_PADCONF(GPIO_12, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* vcxo_out */
 		>;
 	};
 
 	pinctrl_32k_out_0: 32k_out_0_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_21, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* 32k_out */
+			K1X_PADCONF(GPIO_21, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* 32k_out */
 		>;
 	};
 
 	pinctrl_32k_out_1: 32k_out_1_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_31, MUX_MODE3, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* 32k_out */
+			K1X_PADCONF(GPIO_31, MUX_MODE3, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* 32k_out */
 		>;
 	};
 
 	pinctrl_32k_out_2: 32k_out_2_grp {
 		pinctrl-single,pins =<
-			K1X_PADCONF(GPIO_28, MUX_MODE4, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* 32k_out */
+			K1X_PADCONF(GPIO_28, MUX_MODE4, (EDGE_NONE | PULL_DIS | PAD_1V8_DS2))	/* 32k_out */
 		>;
 	};
 
@@ -1149,7 +1149,7 @@ pinctrl_pri: pri_grp {
 		pinctrl-single,pins =<
 			K1X_PADCONF(PRI_TDI, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pri_tdi */
 			K1X_PADCONF(PRI_TMS, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pri_tms */
-			K1X_PADCONF(PRI_TCK, MUX_MODE0, (EDGE_NONE | PULL_DOWN | PAD_1V8_DS2))	/* pri_tck */
+			K1X_PADCONF(PRI_TCK, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pri_tck */
 			K1X_PADCONF(PRI_TDO, MUX_MODE0, (EDGE_NONE | PULL_UP | PAD_1V8_DS2))	/* pri_tck */
 		>;
 	};
-- 
2.47.0

