module memory_2KB (
  input wire clk,
  input wire write_enable,
  input wire [10:0] address,
  input wire [7:0] write_data,
  output reg [7:0] read_data
);

  reg [7:0] mem [0:2047]; // 2KB memory array byte addressable

  always @(posedge clk) begin
    if (write_enable) begin
      mem[address] <= write_data;
    end
    read_data <= mem[address];
  end

endmodule
