$date
     Oct 31, 2025       17:20:08
$end

$version
 SystemC 3.0.2-Accellera --- Oct 31 2025 14:39:38
$end

$timescale
     1 ns
$end

$scope module SystemC $end
$var wire    1  aaaaa  clk       $end
$var wire    1  aaaab  reset       $end
$var wire    1  aaaac  start       $end
$var wire    1  aaaad  done       $end
$var wire   32  aaaae  K1 [31:0]  $end
$var wire   32  aaaaf  K2 [31:0]  $end
$var wire   32  aaaag  K3 [31:0]  $end
$var wire    1  aaaah  sa_output_stationary_in       $end
$scope module controller $end
$var wire    1  aaaai  l1_read_req_left_0       $end
$var wire   32  aaaaj  l1_read_addr_left_0 [31:0]  $end
$var wire    1  aaaak  l1_read_req_left_1       $end
$var wire   32  aaaal  l1_read_addr_left_1 [31:0]  $end
$var wire    1  aaaam  l1_read_req_left_2       $end
$var wire   32  aaaan  l1_read_addr_left_2 [31:0]  $end
$var wire    1  aaaao  l1_read_req_left_3       $end
$var wire   32  aaaap  l1_read_addr_left_3 [31:0]  $end
$var wire    1  aaaaq  l1_read_req_left_4       $end
$var wire   32  aaaar  l1_read_addr_left_4 [31:0]  $end
$var wire    1  aaaas  l1_read_req_top_0       $end
$var wire   32  aaaat  l1_read_addr_top_0 [31:0]  $end
$var wire    1  aaaau  l1_read_req_top_1       $end
$var wire   32  aaaav  l1_read_addr_top_1 [31:0]  $end
$var wire    1  aaaaw  l1_read_req_top_2       $end
$var wire   32  aaaax  l1_read_addr_top_2 [31:0]  $end
$var wire    1  aaaay  l1_read_req_top_3       $end
$var wire   32  aaaaz  l1_read_addr_top_3 [31:0]  $end
$var wire    1  aaaba  l1_read_req_top_4       $end
$var wire   32  aaabb  l1_read_addr_top_4 [31:0]  $end
$var wire    1  aaabc  l1_write_req_bottom_0       $end
$var wire   32  aaabd  l1_write_addr_bottom_0 [31:0]  $end
$var wire    1  aaabe  l1_write_req_bottom_1       $end
$var wire   32  aaabf  l1_write_addr_bottom_1 [31:0]  $end
$var wire    1  aaabg  l1_write_req_bottom_2       $end
$var wire   32  aaabh  l1_write_addr_bottom_2 [31:0]  $end
$var wire    1  aaabi  l1_write_req_bottom_3       $end
$var wire   32  aaabj  l1_write_addr_bottom_3 [31:0]  $end
$var wire    1  aaabk  l1_write_req_bottom_4       $end
$var wire   32  aaabl  l1_write_addr_bottom_4 [31:0]  $end
$var real    1  aaabm  sa_in_top_0       $end
$var wire    1  aaabn  sa_in_top_valid_0       $end
$var real    1  aaabo  sa_out_bottom_0       $end
$var real    1  aaabp  sa_in_top_1       $end
$var wire    1  aaabq  sa_in_top_valid_1       $end
$var real    1  aaabr  sa_out_bottom_1       $end
$var real    1  aaabs  sa_in_top_2       $end
$var wire    1  aaabt  sa_in_top_valid_2       $end
$var real    1  aaabu  sa_out_bottom_2       $end
$var real    1  aaabv  sa_in_top_3       $end
$var wire    1  aaabw  sa_in_top_valid_3       $end
$var real    1  aaabx  sa_out_bottom_3       $end
$var real    1  aaaby  sa_in_top_4       $end
$var wire    1  aaabz  sa_in_top_valid_4       $end
$var real    1  aaaca  sa_out_bottom_4       $end
$var real    1  aaacb  sa_in_left_0       $end
$var wire    1  aaacc  sa_in_left_valid_0       $end
$var real    1  aaacd  sa_in_left_1       $end
$var wire    1  aaace  sa_in_left_valid_1       $end
$var real    1  aaacf  sa_in_left_2       $end
$var wire    1  aaacg  sa_in_left_valid_2       $end
$var real    1  aaach  sa_in_left_3       $end
$var wire    1  aaaci  sa_in_left_valid_3       $end
$var real    1  aaacj  sa_in_left_4       $end
$var wire    1  aaack  sa_in_left_valid_4       $end
$upscope $end
$upscope $end
$enddefinitions  $end

$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end

$dumpvars
1aaaaa
1aaaab
0aaaac
0aaaad
b0 aaaae
b0 aaaaf
b0 aaaag
0aaaah
0aaaai
b0 aaaaj
0aaaak
b0 aaaal
0aaaam
b0 aaaan
0aaaao
b0 aaaap
0aaaaq
b0 aaaar
0aaaas
b0 aaaat
0aaaau
b0 aaaav
0aaaaw
b0 aaaax
0aaaay
b0 aaaaz
0aaaba
b0 aaabb
0aaabc
b0 aaabd
0aaabe
b0 aaabf
0aaabg
b0 aaabh
0aaabi
b0 aaabj
0aaabk
b0 aaabl
r0 aaabm
0aaabn
r0 aaabo
r0 aaabp
0aaabq
r0 aaabr
r0 aaabs
0aaabt
r0 aaabu
r0 aaabv
0aaabw
r0 aaabx
r0 aaaby
0aaabz
r0 aaaca
r0 aaacb
0aaacc
r0 aaacd
0aaace
r0 aaacf
0aaacg
r0 aaach
0aaaci
r0 aaacj
0aaack
$end

#5
0aaaaa

#10
1aaaaa

#15
0aaaaa

#20
1aaaaa
0aaaab

#25
0aaaaa

#30
1aaaaa
b101 aaaae
b101 aaaaf
b101 aaaag

#35
0aaaaa

#40
1aaaaa
1aaaac

#45
0aaaaa

#50
1aaaaa
0aaaac

#55
0aaaaa

#60
1aaaaa

#65
0aaaaa

#70
1aaaaa
1aaaai
b1111101000 aaaaj

#75
0aaaaa

#80
1aaaaa
1aaaak
b1111101100 aaaal

#85
0aaaaa

#90
1aaaaa
1aaaam
b1111110000 aaaan

#95
0aaaaa

#100
1aaaaa
1aaaao
b1111110100 aaaap
r1 aaacb
1aaacc

#105
0aaaaa

#110
1aaaaa
1aaaaq
b1111111000 aaaar

#115
0aaaaa

#120
1aaaaa
0aaacc
r1 aaacd
1aaace

#125
0aaaaa

#130
1aaaaa
1aaabc
b101110111000 aaabd
1aaacc
0aaace

#135
0aaaaa

#140
1aaaaa
b101111001100 aaabd
1aaabe
b101110111100 aaabf
0aaacc
1aaace

#145
0aaaaa

#150
1aaaaa
b101111100000 aaabd
b101111010000 aaabf
1aaabg
b101111000000 aaabh
0aaace
r1 aaacf
1aaacg

#155
0aaaaa

#160
1aaaaa
b101111110100 aaabd
b101111100100 aaabf
b101111010100 aaabh
1aaabi
b101111000100 aaabj
1aaacc
0aaacg

#165
0aaaaa

#170
1aaaaa
b110000001000 aaabd
b101111111000 aaabf
b101111101000 aaabh
b101111011000 aaabj
1aaabk
b101111001000 aaabl
0aaacc
1aaace

#175
0aaaaa

#180
1aaaaa
b110000001100 aaabf
b101111111100 aaabh
b101111101100 aaabj
b101111011100 aaabl
0aaace
1aaacg

#185
0aaaaa

#190
1aaaaa
b110000010000 aaabh
b110000000000 aaabj
b101111110000 aaabl
0aaacg
r1 aaach
1aaaci

#195
0aaaaa

#200
1aaaaa
b110000010100 aaabj
b110000000100 aaabl
1aaacc
0aaaci

#205
0aaaaa

#210
1aaaaa
b110000011000 aaabl
0aaacc
1aaace

#215
0aaaaa

#220
1aaaaa
0aaace
1aaacg

#225
0aaaaa

#230
1aaaaa
1aaaad
0aaaai
0aaaak
0aaaam
0aaaao
0aaaaq
0aaabc
0aaabe
0aaabg
0aaabi
0aaabk
0aaacg
1aaaci

#235
0aaaaa

#240
1aaaaa
0aaaad
0aaaci
r1 aaacj
1aaack

#245
0aaaaa

#250
1aaaaa
1aaacc
0aaack

#255
0aaaaa

#260
1aaaaa
0aaacc
1aaace

#265
0aaaaa

#270
1aaaaa
0aaace
1aaacg

#275
0aaaaa

#280
1aaaaa
0aaacg
1aaaci

#285
0aaaaa

#290
