0.7
2020.2
May 22 2024
18:54:44
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sim_1/new/ALU_tb.v,1740512133,verilog,,,,ALU_tb,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sim_1/new/eq2.v,1740497022,verilog,,/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/full_adder.v,,eq2,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/6bit_ripple_adder.v,1740487646,verilog,,/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/ALU.v,,_6bit_ripple_adder,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/ALU.v,1740501343,verilog,,/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/_bitwise_nxor.v,,ALU,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/_bitwise_nxor.v,1740501056,verilog,,/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/_greaterthan.v,,_bitwise_nxor,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/_greaterthan.v,1740511672,verilog,,/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/_multiplexer.v,,_greaterthan,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/_multiplexer.v,1740493904,verilog,,/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/_passthrough.v,,_multiplexer,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/_passthrough.v,1740488994,verilog,,/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/_twoscompliment.v,,_passthrough,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/_twoscompliment.v,1740489433,verilog,,/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/eq1.v,,_twoscompliment,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/eq1.v,1740495622,verilog,,/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sim_1/new/eq2.v,,eq1,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/full_adder.v,1739258220,verilog,,/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/ge8.v,,FullAdder,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/ge8.v,1740497022,verilog,,/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/gt2.v,,ge8,,,,,,,,
/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sources_1/new/gt2.v,1740496756,verilog,,/home/user/Desktop/Vivado Projects/Assignment1/Assignment1.srcs/sim_1/new/ALU_tb.v,,gt2,,,,,,,,
