Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Wed Dec 11 19:18:29 2024
| Host             : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command          : report_power -file hdmi_tx_top_power_routed.rpt -pb hdmi_tx_top_power_summary_routed.pb -rpx hdmi_tx_top_power_routed.rpx
| Design           : hdmi_tx_top
| Device           : xcku3p-ffva676-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.657        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.182        |
| Device Static (W)        | 0.474        |
| Effective TJA (C/W)      | 1.7          |
| Max Ambient (C)          | 98.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |        6 |       --- |             --- |
| CLB Logic                |     0.002 |     2267 |       --- |             --- |
|   LUT as Logic           |     0.001 |      723 |    162720 |            0.44 |
|   LUT as Distributed RAM |    <0.001 |       20 |     99840 |            0.02 |
|   Register               |    <0.001 |     1202 |    325440 |            0.37 |
|   CARRY8                 |    <0.001 |       10 |     27120 |            0.04 |
|   Others                 |     0.000 |      124 |       --- |             --- |
| Signals                  |     0.002 |     1616 |       --- |             --- |
| MMCM                     |     0.112 |        0 |       --- |             --- |
| I/O                      |     0.054 |       35 |       256 |           13.67 |
| Static Power             |     0.474 |          |           |                 |
| Total                    |     0.657 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     0.159 |       0.020 |      0.139 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.036 |       0.001 |      0.035 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.190 |       0.062 |      0.128 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.037 |       0.006 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.020 |       0.013 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                             | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+
| clk_27m_clk_wiz_0                                                                                   | video_clk_gen/inst/clk_27m_clk_wiz_0                               |            37.0 |
| clk_297m_clk_wiz_0                                                                                  | video_clk_gen/inst/clk_297m_clk_wiz_0                              |             3.4 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK |            50.0 |
| sysclk_p                                                                                            | sysclk_p                                                           |             5.0 |
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| hdmi_tx_top              |     0.182 |
|   color_bar_gen          |     0.001 |
|   color_input            |     0.007 |
|     inst                 |     0.007 |
|       PROBE_OUT_ALL_INST |     0.001 |
|       U_XSDB_SLAVE       |     0.004 |
|   dbg_hub                |     0.008 |
|     inst                 |     0.008 |
|       BSCANID.u_xsdbm_id |     0.008 |
|   video_clk_gen          |     0.114 |
|     inst                 |     0.114 |
|       clkin1_ibufds      |     0.002 |
+--------------------------+-----------+


