// Seed: 1319993434
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input logic id_3
    , id_11,
    input logic id_4,
    input id_5,
    output reg id_6,
    output id_7,
    input logic id_8,
    output logic id_9,
    output logic id_10
);
  always @(posedge 1 or 1) id_6 <= #1 1 > id_8;
endmodule
