// Seed: 3459948098
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    output uwire id_3,
    input wor id_4,
    output supply1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri1 id_8
);
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wor id_7,
    output wor id_8,
    input wire id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wire id_12,
    output tri id_13,
    input wire id_14,
    input tri id_15,
    input tri0 id_16,
    output tri id_17,
    output supply0 id_18,
    input wor id_19,
    input wor id_20,
    input supply1 id_21,
    input tri1 id_22,
    input uwire id_23,
    input wor id_24,
    input wor id_25,
    output tri1 id_26,
    input tri1 id_27,
    output supply1 id_28,
    output wire id_29,
    input wire id_30,
    input tri1 id_31,
    inout wire id_32,
    input uwire id_33,
    input tri0 id_34,
    output supply1 id_35,
    input wor id_36
);
  assign id_32 = id_24;
  module_0 modCall_1 (
      id_19,
      id_34,
      id_24,
      id_28,
      id_14,
      id_13,
      id_28,
      id_3,
      id_30
  );
  assign id_35 = 1'b0;
  wor id_38 = 1;
  assign id_8 = id_25;
  supply0 id_39 = 1;
endmodule
