module i_rxClkgen(
    input reset,
    input locked,
  //  input rxclk_2x,
    input rxclk,
    input rxclk_in,
    input rxclk_180
);

assert property(@(posedge rxclk_in) (!rxclk_180 ##1 1) |-> locked);
assert property(@(posedge rxclk_in) (!reset) |-> locked);
assert property(@(posedge rxclk_in) (rxclk ##1 1) |-> locked);
assert property(@(posedge rxclk_in) (rxclk_in ##1 1) |-> locked);
assert property(@(posedge rxclk_in) (rxclk ##2 1) |-> locked);
assert property(@(posedge rxclk_in) (locked ##1 1) |-> locked);
assert property(@(posedge rxclk_in) (!rxclk_180 ##2 1) |-> locked);
assert property(@(posedge rxclk_in) (!reset ##1 1) |-> locked);
assert property(@(posedge rxclk_in) (rxclk_in ##2 1) |-> locked);
assert property(@(posedge rxclk_in) (locked ##2 1) |-> locked);
assert property(@(posedge rxclk_in) (!reset ##2 1) |-> locked);
assert property(@(posedge rxclk_in) (rxclk ##3 1) |-> locked);
assert property(@(posedge rxclk_in) (rxclk_in ##3 1) |-> locked);
assert property(@(posedge rxclk_in) (!rxclk_180 ##3 1) |-> locked);
assert property(@(posedge rxclk_in) (!rxclk_180 ##4 1) |-> locked);
assert property(@(posedge rxclk_in) (rxclk_in ##4 1) |-> locked);
assert property(@(posedge rxclk_in) (locked ##3 1) |-> locked);
assert property(@(posedge rxclk_in) (!reset ##3 1) |-> locked);
assert property(@(posedge rxclk_in) (rxclk ##4 1) |-> locked);
assert property(@(posedge rxclk_in) (!reset ##4 1) |-> locked);
assert property(@(posedge rxclk_in) (locked ##4 1) |-> locked);
assert property(@(posedge rxclk_in) (!locked) |-> reset);
assert property(@(posedge rxclk_in) (!locked ##4 1) |-> locked);
assert property(@(posedge rxclk_in) (reset ##1 1) |-> locked);
assert property(@(posedge rxclk_in) (!locked ##3 1) |-> locked);
assert property(@(posedge rxclk_in) (reset ##2 1) |-> locked);
assert property(@(posedge rxclk_in) (!locked ##2 1) |-> locked);
assert property(@(posedge rxclk_in) (reset ##3 1) |-> locked);
assert property(@(posedge rxclk_in) (reset ##4 1) |-> locked);
assert property(@(posedge rxclk_in) (!locked ##1 1) |-> locked);
endmodule