--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s200,tq144,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: ts_clk = PERIOD TIMEGRP "CLK" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4681 paths analyzed, 1069 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.769ns.
--------------------------------------------------------------------------------

Paths for end point u_TimeTop/u_10min/rCnt (SLICE_X30Y24.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_10min/w10Digit4_1 (FF)
  Destination:          u_TimeTop/u_10min/rCnt (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.769ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_10min/w10Digit4_1 to u_TimeTop/u_10min/rCnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y26.XQ      Tcko                  0.626   u_TimeTop/u_10min/w10Digit4<1>
                                                       u_TimeTop/u_10min/w10Digit4_1
    SLICE_X31Y25.G1      net (fanout=8)        1.248   u_TimeTop/u_10min/w10Digit4<1>
    SLICE_X31Y25.Y       Tilo                  0.479   N180
                                                       u_TimeTop/u_10min/wFinish_not0001115
    SLICE_X31Y25.F4      net (fanout=1)        0.014   u_TimeTop/u_10min/wFinish_not0001115/O
    SLICE_X31Y25.X       Tilo                  0.479   N180
                                                       u_TimeTop/u_10min/wFinish_not0001130_SW0
    SLICE_X30Y24.G2      net (fanout=1)        1.444   N180
    SLICE_X30Y24.Y       Tilo                  0.529   u_TimeTop/u_10min/rCnt
                                                       u_TimeTop/u_10min/wFinish_not0001130
    SLICE_X31Y22.BX      net (fanout=4)        0.603   u_TimeTop/u_10min/N6
    SLICE_X31Y22.X       Tbxx                  0.540   u_TimeTop/u_10min/wFinish_not0001
                                                       u_TimeTop/u_10min/wFinish_not0001
    SLICE_X30Y24.CE      net (fanout=2)        1.283   u_TimeTop/u_10min/wFinish_not0001
    SLICE_X30Y24.CLK     Tceck                 0.524   u_TimeTop/u_10min/rCnt
                                                       u_TimeTop/u_10min/rCnt
    -------------------------------------------------  ---------------------------
    Total                                      7.769ns (3.177ns logic, 4.592ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_10min/w10Digit4_0 (FF)
  Destination:          u_TimeTop/u_10min/rCnt (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.575ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_10min/w10Digit4_0 to u_TimeTop/u_10min/rCnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y26.YQ      Tcko                  0.626   u_TimeTop/u_10min/w10Digit4<1>
                                                       u_TimeTop/u_10min/w10Digit4_0
    SLICE_X31Y25.G3      net (fanout=9)        1.054   u_TimeTop/u_10min/w10Digit4<0>
    SLICE_X31Y25.Y       Tilo                  0.479   N180
                                                       u_TimeTop/u_10min/wFinish_not0001115
    SLICE_X31Y25.F4      net (fanout=1)        0.014   u_TimeTop/u_10min/wFinish_not0001115/O
    SLICE_X31Y25.X       Tilo                  0.479   N180
                                                       u_TimeTop/u_10min/wFinish_not0001130_SW0
    SLICE_X30Y24.G2      net (fanout=1)        1.444   N180
    SLICE_X30Y24.Y       Tilo                  0.529   u_TimeTop/u_10min/rCnt
                                                       u_TimeTop/u_10min/wFinish_not0001130
    SLICE_X31Y22.BX      net (fanout=4)        0.603   u_TimeTop/u_10min/N6
    SLICE_X31Y22.X       Tbxx                  0.540   u_TimeTop/u_10min/wFinish_not0001
                                                       u_TimeTop/u_10min/wFinish_not0001
    SLICE_X30Y24.CE      net (fanout=2)        1.283   u_TimeTop/u_10min/wFinish_not0001
    SLICE_X30Y24.CLK     Tceck                 0.524   u_TimeTop/u_10min/rCnt
                                                       u_TimeTop/u_10min/rCnt
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (3.177ns logic, 4.398ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_10min/w10Digit4_2 (FF)
  Destination:          u_TimeTop/u_10min/rCnt (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.229ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_10min/w10Digit4_2 to u_TimeTop/u_10min/rCnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y27.XQ      Tcko                  0.626   u_TimeTop/u_10min/w10Digit4<2>
                                                       u_TimeTop/u_10min/w10Digit4_2
    SLICE_X31Y25.F2      net (fanout=7)        1.201   u_TimeTop/u_10min/w10Digit4<2>
    SLICE_X31Y25.X       Tilo                  0.479   N180
                                                       u_TimeTop/u_10min/wFinish_not0001130_SW0
    SLICE_X30Y24.G2      net (fanout=1)        1.444   N180
    SLICE_X30Y24.Y       Tilo                  0.529   u_TimeTop/u_10min/rCnt
                                                       u_TimeTop/u_10min/wFinish_not0001130
    SLICE_X31Y22.BX      net (fanout=4)        0.603   u_TimeTop/u_10min/N6
    SLICE_X31Y22.X       Tbxx                  0.540   u_TimeTop/u_10min/wFinish_not0001
                                                       u_TimeTop/u_10min/wFinish_not0001
    SLICE_X30Y24.CE      net (fanout=2)        1.283   u_TimeTop/u_10min/wFinish_not0001
    SLICE_X30Y24.CLK     Tceck                 0.524   u_TimeTop/u_10min/rCnt
                                                       u_TimeTop/u_10min/rCnt
    -------------------------------------------------  ---------------------------
    Total                                      7.229ns (2.698ns logic, 4.531ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point u_TimeTop/u_15min/w15Digit1_3 (SLICE_X25Y12.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_CLK1s/r1s (FF)
  Destination:          u_TimeTop/u_15min/w15Digit1_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.711ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_CLK1s/r1s to u_TimeTop/u_15min/w15Digit1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y37.XQ      Tcko                  0.626   u_TimeTop/u_CLK1s/r1s
                                                       u_TimeTop/u_CLK1s/r1s
    SLICE_X28Y16.F3      net (fanout=61)       2.347   u_TimeTop/u_CLK1s/r1s
    SLICE_X28Y16.X       Tilo                  0.529   u_TimeTop/u_Counts/wO<2>
                                                       u_TimeTop/u_15min/w15Digit1_or0001_SW0_SW0
    SLICE_X31Y16.G2      net (fanout=1)        0.408   N168
    SLICE_X31Y16.Y       Tilo                  0.479   u_TimeTop/u_15min/w15Digit4_and0000
                                                       u_TimeTop/u_15min/w15Digit1_or0001
    SLICE_X29Y12.F1      net (fanout=9)        0.834   u_TimeTop/u_15min/w15Digit1_or0001
    SLICE_X29Y12.X       Tilo                  0.479   u_TimeTop/u_15min/w15Digit1_not0003
                                                       u_TimeTop/u_15min/w15Digit1_not00031
    SLICE_X25Y12.CE      net (fanout=3)        1.485   u_TimeTop/u_15min/w15Digit1_not0003
    SLICE_X25Y12.CLK     Tceck                 0.524   u_TimeTop/u_15min/w15Digit1<3>
                                                       u_TimeTop/u_15min/w15Digit1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (2.637ns logic, 5.074ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_15min/w15Digit4_2 (FF)
  Destination:          u_TimeTop/u_15min/w15Digit1_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.123 - 0.125)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_15min/w15Digit4_2 to u_TimeTop/u_15min/w15Digit1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y17.YQ      Tcko                  0.626   u_TimeTop/u_15min/w15Digit4<3>
                                                       u_TimeTop/u_15min/w15Digit4_2
    SLICE_X30Y17.G2      net (fanout=4)        1.765   u_TimeTop/u_15min/w15Digit4<2>
    SLICE_X30Y17.Y       Tilo                  0.529   u_TimeTop/u_15min/N2
                                                       u_TimeTop/u_15min/Msub_w15Digit4_addsub0000_cy<2>11
    SLICE_X31Y16.G4      net (fanout=4)        0.410   u_TimeTop/u_15min/Msub_w15Digit4_addsub0000_cy<2>
    SLICE_X31Y16.Y       Tilo                  0.479   u_TimeTop/u_15min/w15Digit4_and0000
                                                       u_TimeTop/u_15min/w15Digit1_or0001
    SLICE_X29Y12.F1      net (fanout=9)        0.834   u_TimeTop/u_15min/w15Digit1_or0001
    SLICE_X29Y12.X       Tilo                  0.479   u_TimeTop/u_15min/w15Digit1_not0003
                                                       u_TimeTop/u_15min/w15Digit1_not00031
    SLICE_X25Y12.CE      net (fanout=3)        1.485   u_TimeTop/u_15min/w15Digit1_not0003
    SLICE_X25Y12.CLK     Tceck                 0.524   u_TimeTop/u_15min/w15Digit1<3>
                                                       u_TimeTop/u_15min/w15Digit1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.131ns (2.637ns logic, 4.494ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_15min/w15Digit2_2 (FF)
  Destination:          u_TimeTop/u_15min/w15Digit1_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.020ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.123 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_15min/w15Digit2_2 to u_TimeTop/u_15min/w15Digit1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.YQ      Tcko                  0.626   u_TimeTop/u_15min/w15Digit2<2>
                                                       u_TimeTop/u_15min/w15Digit2_2
    SLICE_X31Y14.F2      net (fanout=3)        1.414   u_TimeTop/u_15min/w15Digit2<2>
    SLICE_X31Y14.X       Tilo                  0.479   u_TimeTop/u_15min/w15Digit2<2>
                                                       u_TimeTop/u_15min/Msub_w15Digit2_addsub0000_cy<2>11
    SLICE_X31Y16.G3      net (fanout=7)        0.700   u_TimeTop/u_15min/Msub_w15Digit2_addsub0000_cy<2>
    SLICE_X31Y16.Y       Tilo                  0.479   u_TimeTop/u_15min/w15Digit4_and0000
                                                       u_TimeTop/u_15min/w15Digit1_or0001
    SLICE_X29Y12.F1      net (fanout=9)        0.834   u_TimeTop/u_15min/w15Digit1_or0001
    SLICE_X29Y12.X       Tilo                  0.479   u_TimeTop/u_15min/w15Digit1_not0003
                                                       u_TimeTop/u_15min/w15Digit1_not00031
    SLICE_X25Y12.CE      net (fanout=3)        1.485   u_TimeTop/u_15min/w15Digit1_not0003
    SLICE_X25Y12.CLK     Tceck                 0.524   u_TimeTop/u_15min/w15Digit1<3>
                                                       u_TimeTop/u_15min/w15Digit1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.020ns (2.587ns logic, 4.433ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point u_TimeTop/u_15min/w15Digit1_2 (SLICE_X25Y13.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_CLK1s/r1s (FF)
  Destination:          u_TimeTop/u_15min/w15Digit1_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.711ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_CLK1s/r1s to u_TimeTop/u_15min/w15Digit1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y37.XQ      Tcko                  0.626   u_TimeTop/u_CLK1s/r1s
                                                       u_TimeTop/u_CLK1s/r1s
    SLICE_X28Y16.F3      net (fanout=61)       2.347   u_TimeTop/u_CLK1s/r1s
    SLICE_X28Y16.X       Tilo                  0.529   u_TimeTop/u_Counts/wO<2>
                                                       u_TimeTop/u_15min/w15Digit1_or0001_SW0_SW0
    SLICE_X31Y16.G2      net (fanout=1)        0.408   N168
    SLICE_X31Y16.Y       Tilo                  0.479   u_TimeTop/u_15min/w15Digit4_and0000
                                                       u_TimeTop/u_15min/w15Digit1_or0001
    SLICE_X29Y12.F1      net (fanout=9)        0.834   u_TimeTop/u_15min/w15Digit1_or0001
    SLICE_X29Y12.X       Tilo                  0.479   u_TimeTop/u_15min/w15Digit1_not0003
                                                       u_TimeTop/u_15min/w15Digit1_not00031
    SLICE_X25Y13.CE      net (fanout=3)        1.485   u_TimeTop/u_15min/w15Digit1_not0003
    SLICE_X25Y13.CLK     Tceck                 0.524   u_TimeTop/u_15min/w15Digit1<2>
                                                       u_TimeTop/u_15min/w15Digit1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.711ns (2.637ns logic, 5.074ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_15min/w15Digit4_2 (FF)
  Destination:          u_TimeTop/u_15min/w15Digit1_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.131ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.123 - 0.125)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_15min/w15Digit4_2 to u_TimeTop/u_15min/w15Digit1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y17.YQ      Tcko                  0.626   u_TimeTop/u_15min/w15Digit4<3>
                                                       u_TimeTop/u_15min/w15Digit4_2
    SLICE_X30Y17.G2      net (fanout=4)        1.765   u_TimeTop/u_15min/w15Digit4<2>
    SLICE_X30Y17.Y       Tilo                  0.529   u_TimeTop/u_15min/N2
                                                       u_TimeTop/u_15min/Msub_w15Digit4_addsub0000_cy<2>11
    SLICE_X31Y16.G4      net (fanout=4)        0.410   u_TimeTop/u_15min/Msub_w15Digit4_addsub0000_cy<2>
    SLICE_X31Y16.Y       Tilo                  0.479   u_TimeTop/u_15min/w15Digit4_and0000
                                                       u_TimeTop/u_15min/w15Digit1_or0001
    SLICE_X29Y12.F1      net (fanout=9)        0.834   u_TimeTop/u_15min/w15Digit1_or0001
    SLICE_X29Y12.X       Tilo                  0.479   u_TimeTop/u_15min/w15Digit1_not0003
                                                       u_TimeTop/u_15min/w15Digit1_not00031
    SLICE_X25Y13.CE      net (fanout=3)        1.485   u_TimeTop/u_15min/w15Digit1_not0003
    SLICE_X25Y13.CLK     Tceck                 0.524   u_TimeTop/u_15min/w15Digit1<2>
                                                       u_TimeTop/u_15min/w15Digit1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.131ns (2.637ns logic, 4.494ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_TimeTop/u_15min/w15Digit2_2 (FF)
  Destination:          u_TimeTop/u_15min/w15Digit1_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.020ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.123 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_TimeTop/u_15min/w15Digit2_2 to u_TimeTop/u_15min/w15Digit1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.YQ      Tcko                  0.626   u_TimeTop/u_15min/w15Digit2<2>
                                                       u_TimeTop/u_15min/w15Digit2_2
    SLICE_X31Y14.F2      net (fanout=3)        1.414   u_TimeTop/u_15min/w15Digit2<2>
    SLICE_X31Y14.X       Tilo                  0.479   u_TimeTop/u_15min/w15Digit2<2>
                                                       u_TimeTop/u_15min/Msub_w15Digit2_addsub0000_cy<2>11
    SLICE_X31Y16.G3      net (fanout=7)        0.700   u_TimeTop/u_15min/Msub_w15Digit2_addsub0000_cy<2>
    SLICE_X31Y16.Y       Tilo                  0.479   u_TimeTop/u_15min/w15Digit4_and0000
                                                       u_TimeTop/u_15min/w15Digit1_or0001
    SLICE_X29Y12.F1      net (fanout=9)        0.834   u_TimeTop/u_15min/w15Digit1_or0001
    SLICE_X29Y12.X       Tilo                  0.479   u_TimeTop/u_15min/w15Digit1_not0003
                                                       u_TimeTop/u_15min/w15Digit1_not00031
    SLICE_X25Y13.CE      net (fanout=3)        1.485   u_TimeTop/u_15min/w15Digit1_not0003
    SLICE_X25Y13.CLK     Tceck                 0.524   u_TimeTop/u_15min/w15Digit1<2>
                                                       u_TimeTop/u_15min/w15Digit1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.020ns (2.587ns logic, 4.433ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Hold Paths: ts_clk = PERIOD TIMEGRP "CLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_Push2/rDebouce_1 (SLICE_X14Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Push2/rDebouce_0 (FF)
  Destination:          u_Push2/rDebouce_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 40.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Push2/rDebouce_0 to u_Push2/rDebouce_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y7.YQ       Tcko                  0.501   u_Push2/rDebouce<1>
                                                       u_Push2/rDebouce_0
    SLICE_X14Y7.BX       net (fanout=2)        0.448   u_Push2/rDebouce<0>
    SLICE_X14Y7.CLK      Tckdi       (-Th)     0.246   u_Push2/rDebouce<1>
                                                       u_Push2/rDebouce_1
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.255ns logic, 0.448ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point u_Push3/rDebouce_3 (SLICE_X13Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Push3/rDebouce_2 (FF)
  Destination:          u_Push3/rDebouce_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 40.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Push3/rDebouce_2 to u_Push3/rDebouce_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y4.YQ       Tcko                  0.501   u_Push3/rDebouce<3>
                                                       u_Push3/rDebouce_2
    SLICE_X13Y4.BX       net (fanout=2)        0.448   u_Push3/rDebouce<2>
    SLICE_X13Y4.CLK      Tckdi       (-Th)     0.246   u_Push3/rDebouce<3>
                                                       u_Push3/rDebouce_3
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.255ns logic, 0.448ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point u_Push4/rDebouce_3 (SLICE_X15Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_Push4/rDebouce_2 (FF)
  Destination:          u_Push4/rDebouce_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 40.000ns
  Destination Clock:    CLK_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_Push4/rDebouce_2 to u_Push4/rDebouce_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.YQ      Tcko                  0.501   u_Push4/rDebouce<3>
                                                       u_Push4/rDebouce_2
    SLICE_X15Y11.BX      net (fanout=2)        0.448   u_Push4/rDebouce<2>
    SLICE_X15Y11.CLK     Tckdi       (-Th)     0.246   u_Push4/rDebouce<3>
                                                       u_Push4/rDebouce_3
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.255ns logic, 0.448ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_clk = PERIOD TIMEGRP "CLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: u_TimeTop/u_15min/w15Digit1<3>/SR
  Logical resource: u_TimeTop/u_15min/w15Digit1_3/SR
  Location pin: SLICE_X25Y12.SR
  Clock network: u_TimeTop/u_15min/w15Digit1_not0002_inv
--------------------------------------------------------------------------------
Slack: 38.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: u_TimeTop/u_15min/w15Digit1<3>/SR
  Logical resource: u_TimeTop/u_15min/w15Digit1_3/SR
  Location pin: SLICE_X25Y12.SR
  Clock network: u_TimeTop/u_15min/w15Digit1_not0002_inv
--------------------------------------------------------------------------------
Slack: 38.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: u_TimeTop/u_5min/w5Digit4<2>/SR
  Logical resource: u_TimeTop/u_5min/w5Digit4_2/SR
  Location pin: SLICE_X28Y35.SR
  Clock network: Rstb_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.769|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4681 paths, 0 nets, and 2080 connections

Design statistics:
   Minimum period:   7.769ns{1}   (Maximum frequency: 128.717MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 24 02:45:31 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 327 MB



