
namespace eval atax {
  proc get_design_libraries {} {
    set libraries [dict create]
    dict set libraries atax_internal_10 1
    dict set libraries atax             1
    return $libraries
  }
  
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    return $memory_files
  }
  
  proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [dict create]
    return $design_files
  }
  
  proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [list]
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/dspba_library_ver.sv\"  -work atax_internal_10"                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ecc_pkg.sv\"  -work atax_internal_10"                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_data_fifo.v\"  -work atax_internal_10"                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_fifo.v\"  -work atax_internal_10"                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_altera_syncram_wrapped.sv\"  -work atax_internal_10"                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_scfifo_wrapped.sv\"  -work atax_internal_10"                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ecc_decoder.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ecc_encoder.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ll_fifo.v\"  -work atax_internal_10"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ll_ram_fifo.v\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_valid_fifo_counter.v\"  -work atax_internal_10"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_dspba_valid_fifo_counter.v\"  -work atax_internal_10"                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_staging_reg.v\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_fifo.sv\"  -work atax_internal_10"                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_mid_speed_fifo.sv\"  -work atax_internal_10"                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_latency_one_ram_fifo.sv\"  -work atax_internal_10"                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_latency_zero_ram_fifo.sv\"  -work atax_internal_10"                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_fifo_zero_width.sv\"  -work atax_internal_10"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_high_speed_fifo.sv\"  -work atax_internal_10"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_low_latency_fifo.sv\"  -work atax_internal_10"                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_zero_latency_fifo.sv\"  -work atax_internal_10"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_fanout_pipeline.sv\"  -work atax_internal_10"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_std_synchronizer_nocut.v\"  -work atax_internal_10"                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_tessellated_incr_decr_threshold.sv\"  -work atax_internal_10"                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_tessellated_incr_lookahead.sv\"  -work atax_internal_10"                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_reset_handler.sv\"  -work atax_internal_10"                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_lfsr.sv\"  -work atax_internal_10"                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_mlab_fifo.sv\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_parameter_assert.svh\"  -work atax_internal_10"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_pop.v\"  -work atax_internal_10"                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_push.v\"  -work atax_internal_10"                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_token_fifo_counter.v\"  -work atax_internal_10"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_pipeline.v\"  -work atax_internal_10"                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_dspba_buffer.v\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_enable_sink.v\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_memory_depth_quantization_pkg.sv\"  -work atax_internal_10"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_iord.sv\"  -work atax_internal_10"                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_iord_stall_latency.sv\"  -work atax_internal_10"                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_iord_stall_valid.sv\"  -work atax_internal_10"                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_shift_register_no_reset.sv\"  -work atax_internal_10"                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ffwdsrc.v\"  -work atax_internal_10"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_full_detector.v\"  -work atax_internal_10"                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_tessellated_incr_decr_decr.sv\"  -work atax_internal_10"                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ffwddst.sv\"  -work atax_internal_10"                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_top.v\"  -work atax_internal_10"                                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_permute_address.v\"  -work atax_internal_10"                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_pipelined.v\"  -work atax_internal_10"                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_enabled.v\"  -work atax_internal_10"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_basic_coalescer.v\"  -work atax_internal_10"                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_simple.v\"  -work atax_internal_10"                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_streaming.v\"  -work atax_internal_10"                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_burst_host.v\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_bursting_load_stores.v\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_non_aligned_write.v\"  -work atax_internal_10"                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_read_cache.v\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_atomic.v\"  -work atax_internal_10"                                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_prefetch_block.v\"  -work atax_internal_10"                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_wide_wrapper.v\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_streaming_prefetch.v\"  -work atax_internal_10"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_aligned_burst_coalesced_lsu.v\"  -work atax_internal_10"                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_toggle_detect.v\"  -work atax_internal_10"                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_debug_mem.v\"  -work atax_internal_10"                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv\"  -work atax_internal_10"                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv\"  -work atax_internal_10"                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_fifo_stall_valid_lookahead.sv\"  -work atax_internal_10"                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_global_load_store.sv\"  -work atax_internal_10"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_lsu.sv\"  -work atax_internal_10"                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_lsu_burst_coalescer.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_lsu_coalescer_dynamic_timeout.sv\"  -work atax_internal_10"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_lsu_data_aligner.sv\"  -work atax_internal_10"                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_lsu_read_cache.sv\"  -work atax_internal_10"                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_lsu_read_data_alignment.sv\"  -work atax_internal_10"                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_lsu_unaligned_controller.sv\"  -work atax_internal_10"                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_lsu_word_coalescer.sv\"  -work atax_internal_10"                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_lsu_write_data_alignment.sv\"  -work atax_internal_10"                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_lsu_write_kernel_downstream.sv\"  -work atax_internal_10"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_iowr.sv\"  -work atax_internal_10"                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_iowr_stall_latency.sv\"  -work atax_internal_10"                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_iowr_stall_valid.sv\"  -work atax_internal_10"                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_loop_profiler.sv\"  -work atax_internal_10"                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_sim_latency_tracker.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_loop_limiter.v\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_reset_wire.v\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_function_wrapper.sv\"  -work atax_internal_10"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_function.sv\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B0_runOnce.sv\"  -work atax_internal_10"                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B0_runOnce_branch.sv\"  -work atax_internal_10"                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B0_runOnce_merge.sv\"  -work atax_internal_10"                                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B0_runOnce_stall_region.sv\"  -work atax_internal_10"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B0_runOnce_merge_reg.sv\"  -work atax_internal_10"                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv\"  -work atax_internal_10"                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv\"  -work atax_internal_10"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_token_i1_wt_limpush_0.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv\"  -work atax_internal_10"                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B10.sv\"  -work atax_internal_10"                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B10_branch.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B10_merge.sv\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B10_stall_region.sv\"  -work atax_internal_10"                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_4_0.sv\"  -work atax_internal_10"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_memdep_phi_push20_0.sv\"  -work atax_internal_10"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_memdep_phi_push20_1_reg.sv\"  -work atax_internal_10"                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B11.sv\"  -work atax_internal_10"                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B11_branch.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B11_merge.sv\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B11_stall_region.sv\"  -work atax_internal_10"                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B11_merge_reg.sv\"  -work atax_internal_10"                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body55_s_c0_enter19220_atax1.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body55_s_c0_exit207_atax0.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0003_atax1_full_detector.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t207_atax1_data_fifo.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body55_s_c0_enter19220_atax0.sv\"  -work atax_internal_10"       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_5_0.sv\"  -work atax_internal_10"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_15_atax0.sv\"  -work atax_internal_10"                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_16_atax0.sv\"  -work atax_internal_10"                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going34_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_exitcond20102_pop48_0.sv\"  -work atax_internal_10"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_memdep_phi_pop20105_pop50_0.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_notcmp62104_pop49_0.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i2_cleanups37_pop45_0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i2_initerations32_pop44_0.sv\"  -work atax_internal_10"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_add106_pop51_0.sv\"  -work atax_internal_10"                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_j51_044_pop43_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i64_idxprom3598_pop46_0.sv\"  -work atax_internal_10"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv15_pop42_0.sv\"  -work atax_internal_10"               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_p67i32_arrayidx365100_pop47_0.sv\"  -work atax_internal_10"              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_exitcond20102_push48_0.sv\"  -work atax_internal_10"                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_lastiniteration36_0.sv\"  -work atax_internal_10"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_memdep_phi_pop20105_push50_0.sv\"  -work atax_internal_10"           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notcmp62104_push49_0.sv\"  -work atax_internal_10"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond44_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i2_cleanups37_push45_0.sv\"  -work atax_internal_10"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i2_initerations32_push44_0.sv\"  -work atax_internal_10"                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i32_add106_push51_0.sv\"  -work atax_internal_10"                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i32_j51_044_push43_0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i64_idxprom3598_push46_0.sv\"  -work atax_internal_10"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i6_fpga_indvars_iv15_push42_0.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_p67i32_arrayidx365100_push47_0.sv\"  -work atax_internal_10"            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B12.sv\"  -work atax_internal_10"                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B12_branch.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B12_merge.sv\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B12_stall_region.sv\"  -work atax_internal_10"                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_iowr_bl_return_unnamed_atax17_atax0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_token_i1_throttle_push_0.sv\"  -work atax_internal_10"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv\"  -work atax_internal_10"              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B13.sv\"  -work atax_internal_10"                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B13_branch.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B13_merge.sv\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B13_stall_region.sv\"  -work atax_internal_10"                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_6_0.sv\"  -work atax_internal_10"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_7_0.sv\"  -work atax_internal_10"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going_0.sv\"  -work atax_internal_10"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going_0_reg.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_memdep_phi8_pop23_0.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_memdep_phi8_pop23_2_reg.sv\"  -work atax_internal_10"                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i4_initerations_pop24_0.sv\"  -work atax_internal_10"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i4_initerations_pop24_1_reg.sv\"  -work atax_internal_10"                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_lastiniteration_0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_lastiniteration_12_reg.sv\"  -work atax_internal_10"                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_memdep_phi8_push23_0.sv\"  -work atax_internal_10"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_memdep_phi8_push23_13_reg.sv\"  -work atax_internal_10"              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond_0.sv\"  -work atax_internal_10"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond_8_reg.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i4_initerations_push24_0.sv\"  -work atax_internal_10"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i4_initerations_push24_9_reg.sv\"  -work atax_internal_10"              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B13_merge_reg.sv\"  -work atax_internal_10"                                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body78_s_c0_enter21717_atax4.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body78_s_c0_exit228_atax0.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0004_atax1_full_detector.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t228_atax1_data_fifo.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body78_s_c0_enter21717_atax0.sv\"  -work atax_internal_10"       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_ffwd_dest_p1024i32_tmp5128_0.sv\"  -work atax_internal_10"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_ffwd_dest_p1024i32_y5026_0.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_18_atax0.sv\"  -work atax_internal_10"                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_19_atax0.sv\"  -work atax_internal_10"                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_i74_041_pop22_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i4_cleanups_pop25_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv21_pop21_0.sv\"  -work atax_internal_10"               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i32_i74_041_push22_0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i4_cleanups_push25_0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i6_fpga_indvars_iv21_push21_0.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B1_start.sv\"  -work atax_internal_10"                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B1_start_branch.sv\"  -work atax_internal_10"                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B1_start_merge.sv\"  -work atax_internal_10"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B1_start_stall_region.sv\"  -work atax_internal_10"                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B1_start_merge_reg.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_ffwd_source_p1024a20i32_unnamed_3_atax0.sv\"  -work atax_internal_10"        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_ffwd_source_p1024i32_unnamed_4_atax0.sv\"  -work atax_internal_10"           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_ffwd_source_p1024i32_unnamed_5_atax0.sv\"  -work atax_internal_10"           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_ffwd_source_p1024i32_unnamed_6_atax0.sv\"  -work atax_internal_10"           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv\"  -work atax_internal_10"                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_iord_bl_call_unnamed_atax2_atax0.sv\"  -work atax_internal_10"                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0.sv\"  -work atax_internal_10"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0.sv\"  -work atax_internal_10"     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0.sv\"  -work atax_internal_10"            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going89_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond90_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B2.sv\"  -work atax_internal_10"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B2_branch.sv\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B2_merge.sv\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B2_stall_region.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B3.sv\"  -work atax_internal_10"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B3_branch.sv\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B3_merge.sv\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B3_stall_region.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B3_merge_reg.sv\"  -work atax_internal_10"                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body_s_c0_enter13315_atax1.sv\"  -work atax_internal_10"               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit135_atax0.sv\"  -work atax_internal_10"  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000_atax1_full_detector.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t135_atax1_data_fifo.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter13315_atax0.sv\"  -work atax_internal_10"         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going85_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_i_047_pop17_0.sv\"  -work atax_internal_10"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv9_pop16_0.sv\"  -work atax_internal_10"                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond86_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i32_i_047_push17_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i6_fpga_indvars_iv9_push16_0.sv\"  -work atax_internal_10"              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B4.sv\"  -work atax_internal_10"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B4_branch.sv\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B4_merge.sv\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B4_stall_region.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_ffwd_dest_p1024i32_tmp5129_0.sv\"  -work atax_internal_10"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_ffwd_dest_p1024i32_x4925_0.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_ffwd_dest_p1024i32_y5027_0.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_1_0.sv\"  -work atax_internal_10"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_2_0.sv\"  -work atax_internal_10"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_0.sv\"  -work atax_internal_10"                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_7_atax0.sv\"  -work atax_internal_10"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_readdata_reg_unnamed_7_atax0.sv\"  -work atax_internal_10"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_8_atax0.sv\"  -work atax_internal_10"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_readdata_reg_unnamed_8_atax1.sv\"  -work atax_internal_10"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_9_atax0.sv\"  -work atax_internal_10"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_readdata_reg_unnamed_9_atax2.sv\"  -work atax_internal_10"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B5.sv\"  -work atax_internal_10"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B5_branch.sv\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B5_merge.sv\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B5_stall_region.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_memdep_3_0.sv\"  -work atax_internal_10"                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_10_atax0.sv\"  -work atax_internal_10"                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_readdata_reg_unnamed_10_atax3.sv\"  -work atax_internal_10"                              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B5_merge_reg.sv\"  -work atax_internal_10"                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body8_s_c0_enter13818_atax1.sv\"  -work atax_internal_10"              
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body8_s_c0_exit143_atax0.sv\"  -work atax_internal_10" 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body8_s_c0_enter13818_atax0.sv\"  -work atax_internal_10"        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_ffwd_dest_p1024a20i32_a4824_0.sv\"  -work atax_internal_10"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going71_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_notcmp8394_pop30_0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i2_cleanups74_pop29_0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i2_initerations69_pop28_0.sv\"  -work atax_internal_10"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_i_047_pop1795_pop31_0.sv\"  -work atax_internal_10"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_j_046_pop27_0.sv\"  -work atax_internal_10"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop26_0.sv\"  -work atax_internal_10"                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_lastiniteration73_0.sv\"  -work atax_internal_10"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notcmp8394_push30_0.sv\"  -work atax_internal_10"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond81_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i2_cleanups74_push29_0.sv\"  -work atax_internal_10"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i2_initerations69_push28_0.sv\"  -work atax_internal_10"                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i32_i_047_pop1795_push31_0.sv\"  -work atax_internal_10"                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i32_j_046_push27_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i6_fpga_indvars_iv_push26_0.sv\"  -work atax_internal_10"               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B6.sv\"  -work atax_internal_10"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B6_branch.sv\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B6_merge.sv\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B6_stall_region.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B7.sv\"  -work atax_internal_10"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B7_branch.sv\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B7_merge.sv\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B7_stall_region.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B7_merge_reg.sv\"  -work atax_internal_10"                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body34_s_c0_enter14816_atax1.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body34_s_c0_exit156_atax0.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0001_atax1_full_detector.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t156_atax1_data_fifo.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body34_s_c0_enter14816_atax0.sv\"  -work atax_internal_10"       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_11_atax0.sv\"  -work atax_internal_10"                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going64_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_i30_045_pop19_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv18_pop18_0.sv\"  -work atax_internal_10"               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond65_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i32_i30_045_push19_0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i6_fpga_indvars_iv18_push18_0.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B8.sv\"  -work atax_internal_10"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B8_branch.sv\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B8_merge.sv\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B8_stall_region.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0_reg.sv\"  -work atax_internal_10"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B9.sv\"  -work atax_internal_10"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B9_branch.sv\"  -work atax_internal_10"                                                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B9_merge.sv\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B9_stall_region.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_B9_merge_reg.sv\"  -work atax_internal_10"                                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_s_c0_in_for_body41_s_c0_enter16619_atax1.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body41_s_c0_exit177_atax0.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0002_atax1_full_detector.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t177_atax1_data_fifo.sv\"  -work atax_internal_10"
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_sfc_logic_s_c0_in_for_body41_s_c0_enter16619_atax0.sv\"  -work atax_internal_10"       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_13_atax0.sv\"  -work atax_internal_10"                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_mem_unnamed_14_atax0.sv\"  -work atax_internal_10"                           
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going50_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_exitcond20101_pop40_0.sv\"  -work atax_internal_10"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_forked9396_pop37_0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i1_notcmp62103_pop41_0.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i2_cleanups53_pop36_0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i2_initerations48_pop35_0.sv\"  -work atax_internal_10"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_j37_043_pop33_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i32_t_042_pop34_0.sv\"  -work atax_internal_10"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i64_idxprom3597_pop38_0.sv\"  -work atax_internal_10"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv12_pop32_0.sv\"  -work atax_internal_10"               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pop_p67i32_arrayidx36599_pop39_0.sv\"  -work atax_internal_10"               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_exitcond20101_push40_0.sv\"  -work atax_internal_10"                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_forked9396_push37_0.sv\"  -work atax_internal_10"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_lastiniteration52_0.sv\"  -work atax_internal_10"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notcmp62103_push41_0.sv\"  -work atax_internal_10"                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i1_notexitcond60_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i2_cleanups53_push36_0.sv\"  -work atax_internal_10"                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i2_initerations48_push35_0.sv\"  -work atax_internal_10"                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i32_j37_043_push33_0.sv\"  -work atax_internal_10"                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i32_t_042_push34_0.sv\"  -work atax_internal_10"                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i64_idxprom3597_push38_0.sv\"  -work atax_internal_10"                  
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_i6_fpga_indvars_iv12_push32_0.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_push_p67i32_arrayidx36599_push39_0.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going34_6_sr.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going34_6_valid_fifo.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going50_6_sr.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going50_6_valid_fifo.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going64_2_sr.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going64_2_valid_fifo.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going71_6_sr.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going71_6_valid_fifo.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going85_2_sr.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going85_2_valid_fifo.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going89_1_sr.sv\"  -work atax_internal_10"                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going89_1_valid_fifo.sv\"  -work atax_internal_10"             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_i_llvm_fpga_pipeline_keep_going_0_sr.sv\"  -work atax_internal_10"                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_loop_limiter_0.sv\"  -work atax_internal_10"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_loop_limiter_1.sv\"  -work atax_internal_10"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_loop_limiter_2.sv\"  -work atax_internal_10"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_loop_limiter_3.sv\"  -work atax_internal_10"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_loop_limiter_4.sv\"  -work atax_internal_10"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_loop_limiter_5.sv\"  -work atax_internal_10"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B10_sr_0.sv\"  -work atax_internal_10"                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B11_sr_1.sv\"  -work atax_internal_10"                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B12_sr_0.sv\"  -work atax_internal_10"                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B13_sr_1.sv\"  -work atax_internal_10"                                                
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B2_sr_0.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B3_sr_1.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B4_sr_0.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B5_sr_1.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B6_sr_0.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B7_sr_1.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B8_sr_0.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_bb_B9_sr_1.sv\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_avm_to_ic.v\"  -work atax_internal_10"                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ic_host_endpoint.v\"  -work atax_internal_10"                                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_arb_intf.v\"  -work atax_internal_10"                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ic_intf.v\"  -work atax_internal_10"                                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ic_agent_endpoint.v\"  -work atax_internal_10"                                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ic_agent_rrp.v\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ic_agent_wrp.v\"  -work atax_internal_10"                                                 
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_arb2.v\"  -work atax_internal_10"                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ic_to_avm.v\"  -work atax_internal_10"                                                    
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_mem1x.v\"  -work atax_internal_10"                                                        
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram.sv\"  -work atax_internal_10"                                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_ecc.sv\"  -work atax_internal_10"                                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_tall_depth_stitch.sv\"  -work atax_internal_10"                                       
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_remaining_width.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_bits_per_enable.sv\"  -work atax_internal_10"                                         
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_generic_two_way_depth_stitch.sv\"  -work atax_internal_10"                            
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_generic_three_way_depth_stitch.sv\"  -work atax_internal_10"                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_short_depth_stitch.sv\"  -work atax_internal_10"                                      
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_bottom_width_stitch.sv\"  -work atax_internal_10"                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_bottom_depth_stitch.sv\"  -work atax_internal_10"                                     
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_lower.sv\"  -work atax_internal_10"                                                   
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_lower_mlab_simple_dual_port.sv\"  -work atax_internal_10"                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_lower_m20k_simple_dual_port.sv\"  -work atax_internal_10"                             
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/hld_ram_lower_m20k_true_dual_port.sv\"  -work atax_internal_10"                               
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/acl_ic_local_mem_router.v\"  -work atax_internal_10"                                          
    lappend design_files "vlogan +v2k -sverilog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../atax_internal_10/sim/atax_internal.v\"  -work atax_internal_10"                                                    
    lappend design_files "vlogan +v2k $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/atax.v\"  -work atax"                                                                                                           
    return $design_files
  }
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
}
