Warning (10268): Verilog HDL information at piano.v(90): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/final/piano.v Line: 90
Warning (10268): Verilog HDL information at piano.v(175): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/final/piano.v Line: 175
Warning (10268): Verilog HDL information at piano.v(491): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/final/piano.v Line: 491
