{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 11:19:47 2011 " "Info: Processing started: Wed May 04 11:19:47 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_port -c de2_port " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de2_port -c de2_port" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/test_microcomputer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/test_microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_microcomputer-test_microcomputer_arch " "Info: Found design unit 1: test_microcomputer-test_microcomputer_arch" {  } { { "../test_microcomputer.vhd" "" { Text "Z:/EE367/Final Project/test_microcomputer.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test_microcomputer " "Info: Found entity 1: test_microcomputer" {  } { { "../test_microcomputer.vhd" "" { Text "Z:/EE367/Final Project/test_microcomputer.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../test_memory_interface.vhd " "Warning: Can't analyze file -- file ../test_memory_interface.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/rom_128x8_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rtl " "Info: Found design unit 1: rom_128x8_sync-rtl" {  } { { "../rom_128x8_sync.vhd" "" { Text "Z:/EE367/Final Project/rom_128x8_sync.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Info: Found entity 1: rom_128x8_sync" {  } { { "../rom_128x8_sync.vhd" "" { Text "Z:/EE367/Final Project/rom_128x8_sync.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/ram_64x8_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/ram_64x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_64x8_sync-rtl " "Info: Found design unit 1: ram_64x8_sync-rtl" {  } { { "../ram_64x8_sync.vhd" "" { Text "Z:/EE367/Final Project/ram_64x8_sync.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_64x8_sync " "Info: Found entity 1: ram_64x8_sync" {  } { { "../ram_64x8_sync.vhd" "" { Text "Z:/EE367/Final Project/ram_64x8_sync.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/processing_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/processing_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processing_unit-rtl " "Info: Found design unit 1: processing_unit-rtl" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processing_unit " "Info: Found entity 1: processing_unit" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/microcomputer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microcomputer-rtl " "Info: Found design unit 1: microcomputer-rtl" {  } { { "../microcomputer.vhd" "" { Text "Z:/EE367/Final Project/microcomputer.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 microcomputer " "Info: Found entity 1: microcomputer" {  } { { "../microcomputer.vhd" "" { Text "Z:/EE367/Final Project/microcomputer.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Info: Found design unit 1: memory-rtl" {  } { { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "../memory.vhd" "" { Text "Z:/EE367/Final Project/memory.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rtl " "Info: Found design unit 1: cpu-rtl" {  } { { "../cpu.vhd" "" { Text "Z:/EE367/Final Project/cpu.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "../cpu.vhd" "" { Text "Z:/EE367/Final Project/cpu.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/final project/control_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/final project/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-rtl " "Info: Found design unit 1: control_unit-rtl" {  } { { "../control_unit.vhd" "" { Text "Z:/EE367/Final Project/control_unit.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Info: Found entity 1: control_unit" {  } { { "../control_unit.vhd" "" { Text "Z:/EE367/Final Project/control_unit.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_port-de2_port_arch " "Info: Found design unit 1: de2_port-de2_port_arch" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 de2_port " "Info: Found entity 1: de2_port" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2_port " "Info: Elaborating entity \"de2_port\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Memory_Out_16 de2_port.vhd(91) " "Warning (10036): Verilog HDL or VHDL warning at de2_port.vhd(91): object \"Memory_Out_16\" assigned a value but never read" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Memory_Out_17 de2_port.vhd(92) " "Warning (10036): Verilog HDL or VHDL warning at de2_port.vhd(92): object \"Memory_Out_17\" assigned a value but never read" {  } { { "de2_port.vhd" "" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microcomputer microcomputer:U1 " "Info: Elaborating entity \"microcomputer\" for hierarchy \"microcomputer:U1\"" {  } { { "de2_port.vhd" "U1" { Text "Z:/EE367/Final Project/DE2 Port/de2_port.vhd" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu microcomputer:U1\|cpu:CPU_1 " "Info: Elaborating entity \"cpu\" for hierarchy \"microcomputer:U1\|cpu:CPU_1\"" {  } { { "../microcomputer.vhd" "CPU_1" { Text "Z:/EE367/Final Project/microcomputer.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processing_unit microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1 " "Info: Elaborating entity \"processing_unit\" for hierarchy \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\"" {  } { { "../cpu.vhd" "PU_1" { Text "Z:/EE367/Final Project/cpu.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_Load processing_unit.vhd(104) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(104): signal \"IR_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MAR_Load processing_unit.vhd(113) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(113): signal \"MAR_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_Inc processing_unit.vhd(124) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(124): signal \"PC_Inc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_Load processing_unit.vhd(126) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(126): signal \"PC_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_Load processing_unit.vhd(139) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(139): signal \"X_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_Load processing_unit.vhd(148) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(148): signal \"Y_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_Load processing_unit.vhd(157) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(157): signal \"Z_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Load processing_unit.vhd(197) " "Warning (10492): VHDL Process Statement warning at processing_unit.vhd(197): signal \"CCR_Load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1 " "Info: Elaborating entity \"control_unit\" for hierarchy \"microcomputer:U1\|cpu:CPU_1\|control_unit:CU_1\"" {  } { { "../cpu.vhd" "CU_1" { Text "Z:/EE367/Final Project/cpu.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory microcomputer:U1\|memory:MEMORY_1 " "Info: Elaborating entity \"memory\" for hierarchy \"microcomputer:U1\|memory:MEMORY_1\"" {  } { { "../microcomputer.vhd" "MEMORY_1" { Text "Z:/EE367/Final Project/microcomputer.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync microcomputer:U1\|memory:MEMORY_1\|rom_128x8_sync:U1 " "Info: Elaborating entity \"rom_128x8_sync\" for hierarchy \"microcomputer:U1\|memory:MEMORY_1\|rom_128x8_sync:U1\"" {  } { { "../memory.vhd" "U1" { Text "Z:/EE367/Final Project/memory.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_64x8_sync microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2 " "Info: Elaborating entity \"ram_64x8_sync\" for hierarchy \"microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2\"" {  } { { "../memory.vhd" "U2" { Text "Z:/EE367/Final Project/memory.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[0\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[0\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[1\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[1\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[2\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[2\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[3\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[3\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[4\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[4\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[5\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[5\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[6\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[6\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[7\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Bus2\[7\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 54 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[0\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[0\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[1\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[1\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[2\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[2\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[3\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[3\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[4\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[4\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[5\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[5\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[6\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[6\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[7\] " "Warning: Converted tri-state buffer \"microcomputer:U1\|cpu:CPU_1\|processing_unit:PU_1\|Memory_In\[7\]\" feeding internal logic into a wire" {  } { { "../processing_unit.vhd" "" { Text "Z:/EE367/Final Project/processing_unit.vhd" 34 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2\|RAM~17 " "Warning: Inferred RAM node \"microcomputer:U1\|memory:MEMORY_1\|ram_64x8_sync:U2\|RAM~17\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "../ram_64x8_sync.vhd" "RAM~17" { Text "Z:/EE367/Final Project/ram_64x8_sync.vhd" 37 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
