
MicroMouse_main2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .backup_flash_run 000c0000  08040000  08040000  00040000  2**0
                  ALLOC
  3 .text         00011d48  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000644  08019d48  08019d48  00029d48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  0801a38c  0801a38c  000301f8  2**0
                  CONTENTS
  6 .ARM          00000008  0801a38c  0801a38c  0002a38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0801a394  0801a394  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0801a394  0801a394  0002a394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0801a398  0801a398  0002a398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001f8  20000000  0801a39c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000083c  200001f8  0801a594  000301f8  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000a34  0801a594  00030a34  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 14 .debug_info   000227c4  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_abbrev 00004928  00000000  00000000  000529ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_aranges 00001650  00000000  00000000  00057318  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00001420  00000000  00000000  00058968  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  00024995  00000000  00000000  00059d88  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_line   00016001  00000000  00000000  0007e71d  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_str    000c8d73  00000000  00000000  0009471e  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .comment      0000007b  00000000  00000000  0015d491  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006fb0  00000000  00000000  0015d50c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001f8 	.word	0x200001f8
 800801c:	00000000 	.word	0x00000000
 8008020:	08019d30 	.word	0x08019d30

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	200001fc 	.word	0x200001fc
 800803c:	08019d30 	.word	0x08019d30

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2uiz>:
 8008a18:	004a      	lsls	r2, r1, #1
 8008a1a:	d211      	bcs.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008a20:	d211      	bcs.n	8008a46 <__aeabi_d2uiz+0x2e>
 8008a22:	d50d      	bpl.n	8008a40 <__aeabi_d2uiz+0x28>
 8008a24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8008a28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008a2c:	d40e      	bmi.n	8008a4c <__aeabi_d2uiz+0x34>
 8008a2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008a3a:	fa23 f002 	lsr.w	r0, r3, r2
 8008a3e:	4770      	bx	lr
 8008a40:	f04f 0000 	mov.w	r0, #0
 8008a44:	4770      	bx	lr
 8008a46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a4a:	d102      	bne.n	8008a52 <__aeabi_d2uiz+0x3a>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	4770      	bx	lr
 8008a52:	f04f 0000 	mov.w	r0, #0
 8008a56:	4770      	bx	lr

08008a58 <__aeabi_d2f>:
 8008a58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a60:	bf24      	itt	cs
 8008a62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a6a:	d90d      	bls.n	8008a88 <__aeabi_d2f+0x30>
 8008a6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a80:	bf08      	it	eq
 8008a82:	f020 0001 	biceq.w	r0, r0, #1
 8008a86:	4770      	bx	lr
 8008a88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a8c:	d121      	bne.n	8008ad2 <__aeabi_d2f+0x7a>
 8008a8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a92:	bfbc      	itt	lt
 8008a94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a98:	4770      	bxlt	lr
 8008a9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008aa2:	f1c2 0218 	rsb	r2, r2, #24
 8008aa6:	f1c2 0c20 	rsb	ip, r2, #32
 8008aaa:	fa10 f30c 	lsls.w	r3, r0, ip
 8008aae:	fa20 f002 	lsr.w	r0, r0, r2
 8008ab2:	bf18      	it	ne
 8008ab4:	f040 0001 	orrne.w	r0, r0, #1
 8008ab8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008abc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008ac0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008ac4:	ea40 000c 	orr.w	r0, r0, ip
 8008ac8:	fa23 f302 	lsr.w	r3, r3, r2
 8008acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ad0:	e7cc      	b.n	8008a6c <__aeabi_d2f+0x14>
 8008ad2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008ad6:	d107      	bne.n	8008ae8 <__aeabi_d2f+0x90>
 8008ad8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008adc:	bf1e      	ittt	ne
 8008ade:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008ae2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008ae6:	4770      	bxne	lr
 8008ae8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008af0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop

08008af8 <__aeabi_uldivmod>:
 8008af8:	b953      	cbnz	r3, 8008b10 <__aeabi_uldivmod+0x18>
 8008afa:	b94a      	cbnz	r2, 8008b10 <__aeabi_uldivmod+0x18>
 8008afc:	2900      	cmp	r1, #0
 8008afe:	bf08      	it	eq
 8008b00:	2800      	cmpeq	r0, #0
 8008b02:	bf1c      	itt	ne
 8008b04:	f04f 31ff 	movne.w	r1, #4294967295
 8008b08:	f04f 30ff 	movne.w	r0, #4294967295
 8008b0c:	f000 b972 	b.w	8008df4 <__aeabi_idiv0>
 8008b10:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b18:	f000 f806 	bl	8008b28 <__udivmoddi4>
 8008b1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b24:	b004      	add	sp, #16
 8008b26:	4770      	bx	lr

08008b28 <__udivmoddi4>:
 8008b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b2c:	9e08      	ldr	r6, [sp, #32]
 8008b2e:	4604      	mov	r4, r0
 8008b30:	4688      	mov	r8, r1
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d14b      	bne.n	8008bce <__udivmoddi4+0xa6>
 8008b36:	428a      	cmp	r2, r1
 8008b38:	4615      	mov	r5, r2
 8008b3a:	d967      	bls.n	8008c0c <__udivmoddi4+0xe4>
 8008b3c:	fab2 f282 	clz	r2, r2
 8008b40:	b14a      	cbz	r2, 8008b56 <__udivmoddi4+0x2e>
 8008b42:	f1c2 0720 	rsb	r7, r2, #32
 8008b46:	fa01 f302 	lsl.w	r3, r1, r2
 8008b4a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b4e:	4095      	lsls	r5, r2
 8008b50:	ea47 0803 	orr.w	r8, r7, r3
 8008b54:	4094      	lsls	r4, r2
 8008b56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b5a:	0c23      	lsrs	r3, r4, #16
 8008b5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b60:	fa1f fc85 	uxth.w	ip, r5
 8008b64:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b6c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b70:	4299      	cmp	r1, r3
 8008b72:	d909      	bls.n	8008b88 <__udivmoddi4+0x60>
 8008b74:	18eb      	adds	r3, r5, r3
 8008b76:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b7a:	f080 811b 	bcs.w	8008db4 <__udivmoddi4+0x28c>
 8008b7e:	4299      	cmp	r1, r3
 8008b80:	f240 8118 	bls.w	8008db4 <__udivmoddi4+0x28c>
 8008b84:	3f02      	subs	r7, #2
 8008b86:	442b      	add	r3, r5
 8008b88:	1a5b      	subs	r3, r3, r1
 8008b8a:	b2a4      	uxth	r4, r4
 8008b8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b90:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b98:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b9c:	45a4      	cmp	ip, r4
 8008b9e:	d909      	bls.n	8008bb4 <__udivmoddi4+0x8c>
 8008ba0:	192c      	adds	r4, r5, r4
 8008ba2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ba6:	f080 8107 	bcs.w	8008db8 <__udivmoddi4+0x290>
 8008baa:	45a4      	cmp	ip, r4
 8008bac:	f240 8104 	bls.w	8008db8 <__udivmoddi4+0x290>
 8008bb0:	3802      	subs	r0, #2
 8008bb2:	442c      	add	r4, r5
 8008bb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bb8:	eba4 040c 	sub.w	r4, r4, ip
 8008bbc:	2700      	movs	r7, #0
 8008bbe:	b11e      	cbz	r6, 8008bc8 <__udivmoddi4+0xa0>
 8008bc0:	40d4      	lsrs	r4, r2
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e9c6 4300 	strd	r4, r3, [r6]
 8008bc8:	4639      	mov	r1, r7
 8008bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d909      	bls.n	8008be6 <__udivmoddi4+0xbe>
 8008bd2:	2e00      	cmp	r6, #0
 8008bd4:	f000 80eb 	beq.w	8008dae <__udivmoddi4+0x286>
 8008bd8:	2700      	movs	r7, #0
 8008bda:	e9c6 0100 	strd	r0, r1, [r6]
 8008bde:	4638      	mov	r0, r7
 8008be0:	4639      	mov	r1, r7
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	fab3 f783 	clz	r7, r3
 8008bea:	2f00      	cmp	r7, #0
 8008bec:	d147      	bne.n	8008c7e <__udivmoddi4+0x156>
 8008bee:	428b      	cmp	r3, r1
 8008bf0:	d302      	bcc.n	8008bf8 <__udivmoddi4+0xd0>
 8008bf2:	4282      	cmp	r2, r0
 8008bf4:	f200 80fa 	bhi.w	8008dec <__udivmoddi4+0x2c4>
 8008bf8:	1a84      	subs	r4, r0, r2
 8008bfa:	eb61 0303 	sbc.w	r3, r1, r3
 8008bfe:	2001      	movs	r0, #1
 8008c00:	4698      	mov	r8, r3
 8008c02:	2e00      	cmp	r6, #0
 8008c04:	d0e0      	beq.n	8008bc8 <__udivmoddi4+0xa0>
 8008c06:	e9c6 4800 	strd	r4, r8, [r6]
 8008c0a:	e7dd      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008c0c:	b902      	cbnz	r2, 8008c10 <__udivmoddi4+0xe8>
 8008c0e:	deff      	udf	#255	; 0xff
 8008c10:	fab2 f282 	clz	r2, r2
 8008c14:	2a00      	cmp	r2, #0
 8008c16:	f040 808f 	bne.w	8008d38 <__udivmoddi4+0x210>
 8008c1a:	1b49      	subs	r1, r1, r5
 8008c1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c20:	fa1f f885 	uxth.w	r8, r5
 8008c24:	2701      	movs	r7, #1
 8008c26:	fbb1 fcfe 	udiv	ip, r1, lr
 8008c2a:	0c23      	lsrs	r3, r4, #16
 8008c2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8008c30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008c34:	fb08 f10c 	mul.w	r1, r8, ip
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d907      	bls.n	8008c4c <__udivmoddi4+0x124>
 8008c3c:	18eb      	adds	r3, r5, r3
 8008c3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c42:	d202      	bcs.n	8008c4a <__udivmoddi4+0x122>
 8008c44:	4299      	cmp	r1, r3
 8008c46:	f200 80cd 	bhi.w	8008de4 <__udivmoddi4+0x2bc>
 8008c4a:	4684      	mov	ip, r0
 8008c4c:	1a59      	subs	r1, r3, r1
 8008c4e:	b2a3      	uxth	r3, r4
 8008c50:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c54:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c5c:	fb08 f800 	mul.w	r8, r8, r0
 8008c60:	45a0      	cmp	r8, r4
 8008c62:	d907      	bls.n	8008c74 <__udivmoddi4+0x14c>
 8008c64:	192c      	adds	r4, r5, r4
 8008c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c6a:	d202      	bcs.n	8008c72 <__udivmoddi4+0x14a>
 8008c6c:	45a0      	cmp	r8, r4
 8008c6e:	f200 80b6 	bhi.w	8008dde <__udivmoddi4+0x2b6>
 8008c72:	4618      	mov	r0, r3
 8008c74:	eba4 0408 	sub.w	r4, r4, r8
 8008c78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c7c:	e79f      	b.n	8008bbe <__udivmoddi4+0x96>
 8008c7e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c82:	40bb      	lsls	r3, r7
 8008c84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c88:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c8c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c90:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c94:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c9c:	4325      	orrs	r5, r4
 8008c9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008ca2:	0c2c      	lsrs	r4, r5, #16
 8008ca4:	fb08 3319 	mls	r3, r8, r9, r3
 8008ca8:	fa1f fa8e 	uxth.w	sl, lr
 8008cac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008cb0:	fb09 f40a 	mul.w	r4, r9, sl
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	fa02 f207 	lsl.w	r2, r2, r7
 8008cba:	fa00 f107 	lsl.w	r1, r0, r7
 8008cbe:	d90b      	bls.n	8008cd8 <__udivmoddi4+0x1b0>
 8008cc0:	eb1e 0303 	adds.w	r3, lr, r3
 8008cc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8008cc8:	f080 8087 	bcs.w	8008dda <__udivmoddi4+0x2b2>
 8008ccc:	429c      	cmp	r4, r3
 8008cce:	f240 8084 	bls.w	8008dda <__udivmoddi4+0x2b2>
 8008cd2:	f1a9 0902 	sub.w	r9, r9, #2
 8008cd6:	4473      	add	r3, lr
 8008cd8:	1b1b      	subs	r3, r3, r4
 8008cda:	b2ad      	uxth	r5, r5
 8008cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ce4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ce8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cec:	45a2      	cmp	sl, r4
 8008cee:	d908      	bls.n	8008d02 <__udivmoddi4+0x1da>
 8008cf0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d26b      	bcs.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfa:	45a2      	cmp	sl, r4
 8008cfc:	d969      	bls.n	8008dd2 <__udivmoddi4+0x2aa>
 8008cfe:	3802      	subs	r0, #2
 8008d00:	4474      	add	r4, lr
 8008d02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008d06:	fba0 8902 	umull	r8, r9, r0, r2
 8008d0a:	eba4 040a 	sub.w	r4, r4, sl
 8008d0e:	454c      	cmp	r4, r9
 8008d10:	46c2      	mov	sl, r8
 8008d12:	464b      	mov	r3, r9
 8008d14:	d354      	bcc.n	8008dc0 <__udivmoddi4+0x298>
 8008d16:	d051      	beq.n	8008dbc <__udivmoddi4+0x294>
 8008d18:	2e00      	cmp	r6, #0
 8008d1a:	d069      	beq.n	8008df0 <__udivmoddi4+0x2c8>
 8008d1c:	ebb1 050a 	subs.w	r5, r1, sl
 8008d20:	eb64 0403 	sbc.w	r4, r4, r3
 8008d24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008d28:	40fd      	lsrs	r5, r7
 8008d2a:	40fc      	lsrs	r4, r7
 8008d2c:	ea4c 0505 	orr.w	r5, ip, r5
 8008d30:	e9c6 5400 	strd	r5, r4, [r6]
 8008d34:	2700      	movs	r7, #0
 8008d36:	e747      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008d38:	f1c2 0320 	rsb	r3, r2, #32
 8008d3c:	fa20 f703 	lsr.w	r7, r0, r3
 8008d40:	4095      	lsls	r5, r2
 8008d42:	fa01 f002 	lsl.w	r0, r1, r2
 8008d46:	fa21 f303 	lsr.w	r3, r1, r3
 8008d4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d4e:	4338      	orrs	r0, r7
 8008d50:	0c01      	lsrs	r1, r0, #16
 8008d52:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d56:	fa1f f885 	uxth.w	r8, r5
 8008d5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d62:	fb07 f308 	mul.w	r3, r7, r8
 8008d66:	428b      	cmp	r3, r1
 8008d68:	fa04 f402 	lsl.w	r4, r4, r2
 8008d6c:	d907      	bls.n	8008d7e <__udivmoddi4+0x256>
 8008d6e:	1869      	adds	r1, r5, r1
 8008d70:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d74:	d22f      	bcs.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d76:	428b      	cmp	r3, r1
 8008d78:	d92d      	bls.n	8008dd6 <__udivmoddi4+0x2ae>
 8008d7a:	3f02      	subs	r7, #2
 8008d7c:	4429      	add	r1, r5
 8008d7e:	1acb      	subs	r3, r1, r3
 8008d80:	b281      	uxth	r1, r0
 8008d82:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d86:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d8e:	fb00 f308 	mul.w	r3, r0, r8
 8008d92:	428b      	cmp	r3, r1
 8008d94:	d907      	bls.n	8008da6 <__udivmoddi4+0x27e>
 8008d96:	1869      	adds	r1, r5, r1
 8008d98:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d9c:	d217      	bcs.n	8008dce <__udivmoddi4+0x2a6>
 8008d9e:	428b      	cmp	r3, r1
 8008da0:	d915      	bls.n	8008dce <__udivmoddi4+0x2a6>
 8008da2:	3802      	subs	r0, #2
 8008da4:	4429      	add	r1, r5
 8008da6:	1ac9      	subs	r1, r1, r3
 8008da8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008dac:	e73b      	b.n	8008c26 <__udivmoddi4+0xfe>
 8008dae:	4637      	mov	r7, r6
 8008db0:	4630      	mov	r0, r6
 8008db2:	e709      	b.n	8008bc8 <__udivmoddi4+0xa0>
 8008db4:	4607      	mov	r7, r0
 8008db6:	e6e7      	b.n	8008b88 <__udivmoddi4+0x60>
 8008db8:	4618      	mov	r0, r3
 8008dba:	e6fb      	b.n	8008bb4 <__udivmoddi4+0x8c>
 8008dbc:	4541      	cmp	r1, r8
 8008dbe:	d2ab      	bcs.n	8008d18 <__udivmoddi4+0x1f0>
 8008dc0:	ebb8 0a02 	subs.w	sl, r8, r2
 8008dc4:	eb69 020e 	sbc.w	r2, r9, lr
 8008dc8:	3801      	subs	r0, #1
 8008dca:	4613      	mov	r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <__udivmoddi4+0x1f0>
 8008dce:	4660      	mov	r0, ip
 8008dd0:	e7e9      	b.n	8008da6 <__udivmoddi4+0x27e>
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	e795      	b.n	8008d02 <__udivmoddi4+0x1da>
 8008dd6:	4667      	mov	r7, ip
 8008dd8:	e7d1      	b.n	8008d7e <__udivmoddi4+0x256>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	e77c      	b.n	8008cd8 <__udivmoddi4+0x1b0>
 8008dde:	3802      	subs	r0, #2
 8008de0:	442c      	add	r4, r5
 8008de2:	e747      	b.n	8008c74 <__udivmoddi4+0x14c>
 8008de4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008de8:	442b      	add	r3, r5
 8008dea:	e72f      	b.n	8008c4c <__udivmoddi4+0x124>
 8008dec:	4638      	mov	r0, r7
 8008dee:	e708      	b.n	8008c02 <__udivmoddi4+0xda>
 8008df0:	4637      	mov	r7, r6
 8008df2:	e6e9      	b.n	8008bc8 <__udivmoddi4+0xa0>

08008df4 <__aeabi_idiv0>:
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop

08008df8 <InitPosition>:
//
//
//
//}
void InitPosition()
{
 8008df8:	b480      	push	{r7}
 8008dfa:	af00      	add	r7, sp, #0
	Pos.X = 0;
 8008dfc:	4b0b      	ldr	r3, [pc, #44]	; (8008e2c <InitPosition+0x34>)
 8008dfe:	2200      	movs	r2, #0
 8008e00:	701a      	strb	r2, [r3, #0]
	Pos.Y = 0;
 8008e02:	4b0a      	ldr	r3, [pc, #40]	; (8008e2c <InitPosition+0x34>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	705a      	strb	r2, [r3, #1]
	Pos.Car = north;
 8008e08:	4b08      	ldr	r3, [pc, #32]	; (8008e2c <InitPosition+0x34>)
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	70da      	strb	r2, [r3, #3]
	Pos.Dir = front;
 8008e0e:	4b07      	ldr	r3, [pc, #28]	; (8008e2c <InitPosition+0x34>)
 8008e10:	2200      	movs	r2, #0
 8008e12:	709a      	strb	r2, [r3, #2]
	Pos.Act = Wait;
 8008e14:	4b05      	ldr	r3, [pc, #20]	; (8008e2c <InitPosition+0x34>)
 8008e16:	2204      	movs	r2, #4
 8008e18:	711a      	strb	r2, [r3, #4]
	Pos.WallSaf = wall_warn;//
 8008e1a:	4b04      	ldr	r3, [pc, #16]	; (8008e2c <InitPosition+0x34>)
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	715a      	strb	r2, [r3, #5]

}
 8008e20:	bf00      	nop
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	20000000 	.word	0x20000000

08008e30 <GetWallCtrlDirection>:
int GetWallCtrlDirection()
{
 8008e30:	b480      	push	{r7}
 8008e32:	af00      	add	r7, sp, #0

	switch(Pos.Car)
 8008e34:	4baa      	ldr	r3, [pc, #680]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008e36:	78db      	ldrb	r3, [r3, #3]
 8008e38:	2b03      	cmp	r3, #3
 8008e3a:	f200 814b 	bhi.w	80090d4 <GetWallCtrlDirection+0x2a4>
 8008e3e:	a201      	add	r2, pc, #4	; (adr r2, 8008e44 <GetWallCtrlDirection+0x14>)
 8008e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e44:	08008e55 	.word	0x08008e55
 8008e48:	08008ef5 	.word	0x08008ef5
 8008e4c:	08008f95 	.word	0x08008f95
 8008e50:	08009035 	.word	0x08009035
	{
	case north:
		if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008e54:	4ba2      	ldr	r3, [pc, #648]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	4619      	mov	r1, r3
 8008e5a:	4ba1      	ldr	r3, [pc, #644]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008e5c:	785b      	ldrb	r3, [r3, #1]
 8008e5e:	4618      	mov	r0, r3
 8008e60:	4aa0      	ldr	r2, [pc, #640]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8008e62:	460b      	mov	r3, r1
 8008e64:	00db      	lsls	r3, r3, #3
 8008e66:	440b      	add	r3, r1
 8008e68:	4403      	add	r3, r0
 8008e6a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e6e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008e72:	b2db      	uxtb	r3, r3
 8008e74:	2b01      	cmp	r3, #1
 8008e76:	d113      	bne.n	8008ea0 <GetWallCtrlDirection+0x70>
 8008e78:	4b99      	ldr	r3, [pc, #612]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008e7a:	781b      	ldrb	r3, [r3, #0]
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	4b98      	ldr	r3, [pc, #608]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008e80:	785b      	ldrb	r3, [r3, #1]
 8008e82:	4618      	mov	r0, r3
 8008e84:	4a97      	ldr	r2, [pc, #604]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8008e86:	460b      	mov	r3, r1
 8008e88:	00db      	lsls	r3, r3, #3
 8008e8a:	440b      	add	r3, r1
 8008e8c:	4403      	add	r3, r0
 8008e8e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008e92:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	2b01      	cmp	r3, #1
 8008e9a:	d101      	bne.n	8008ea0 <GetWallCtrlDirection+0x70>
		{
			return D_WALL_PID;
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	e11a      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8008ea0:	4b8f      	ldr	r3, [pc, #572]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008ea2:	781b      	ldrb	r3, [r3, #0]
 8008ea4:	4619      	mov	r1, r3
 8008ea6:	4b8e      	ldr	r3, [pc, #568]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008ea8:	785b      	ldrb	r3, [r3, #1]
 8008eaa:	4618      	mov	r0, r3
 8008eac:	4a8d      	ldr	r2, [pc, #564]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8008eae:	460b      	mov	r3, r1
 8008eb0:	00db      	lsls	r3, r3, #3
 8008eb2:	440b      	add	r3, r1
 8008eb4:	4403      	add	r3, r0
 8008eb6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008eba:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008ebe:	b2db      	uxtb	r3, r3
 8008ec0:	2b01      	cmp	r3, #1
 8008ec2:	d101      	bne.n	8008ec8 <GetWallCtrlDirection+0x98>
		{
			return R_WALL_PID;
 8008ec4:	2303      	movs	r3, #3
 8008ec6:	e106      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8008ec8:	4b85      	ldr	r3, [pc, #532]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008eca:	781b      	ldrb	r3, [r3, #0]
 8008ecc:	4619      	mov	r1, r3
 8008ece:	4b84      	ldr	r3, [pc, #528]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008ed0:	785b      	ldrb	r3, [r3, #1]
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	4a83      	ldr	r2, [pc, #524]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8008ed6:	460b      	mov	r3, r1
 8008ed8:	00db      	lsls	r3, r3, #3
 8008eda:	440b      	add	r3, r1
 8008edc:	4403      	add	r3, r0
 8008ede:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ee2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008ee6:	b2db      	uxtb	r3, r3
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	d101      	bne.n	8008ef0 <GetWallCtrlDirection+0xc0>
		{
			return L_WALL_PID;
 8008eec:	2302      	movs	r3, #2
 8008eee:	e0f2      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		else
		{
			return N_WALL_PID;
 8008ef0:	2306      	movs	r3, #6
 8008ef2:	e0f0      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		break;

	case east:
		if(Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//south)
 8008ef4:	4b7a      	ldr	r3, [pc, #488]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008ef6:	781b      	ldrb	r3, [r3, #0]
 8008ef8:	4619      	mov	r1, r3
 8008efa:	4b79      	ldr	r3, [pc, #484]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008efc:	785b      	ldrb	r3, [r3, #1]
 8008efe:	4618      	mov	r0, r3
 8008f00:	4a78      	ldr	r2, [pc, #480]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8008f02:	460b      	mov	r3, r1
 8008f04:	00db      	lsls	r3, r3, #3
 8008f06:	440b      	add	r3, r1
 8008f08:	4403      	add	r3, r0
 8008f0a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f0e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d113      	bne.n	8008f40 <GetWallCtrlDirection+0x110>
 8008f18:	4b71      	ldr	r3, [pc, #452]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008f1a:	781b      	ldrb	r3, [r3, #0]
 8008f1c:	4619      	mov	r1, r3
 8008f1e:	4b70      	ldr	r3, [pc, #448]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008f20:	785b      	ldrb	r3, [r3, #1]
 8008f22:	4618      	mov	r0, r3
 8008f24:	4a6f      	ldr	r2, [pc, #444]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8008f26:	460b      	mov	r3, r1
 8008f28:	00db      	lsls	r3, r3, #3
 8008f2a:	440b      	add	r3, r1
 8008f2c:	4403      	add	r3, r0
 8008f2e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f32:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008f36:	b2db      	uxtb	r3, r3
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d101      	bne.n	8008f40 <GetWallCtrlDirection+0x110>
		{
			return D_WALL_PID;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e0ca      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		else if(Wall[Pos.X][Pos.Y].north == wall)
 8008f40:	4b67      	ldr	r3, [pc, #412]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008f42:	781b      	ldrb	r3, [r3, #0]
 8008f44:	4619      	mov	r1, r3
 8008f46:	4b66      	ldr	r3, [pc, #408]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008f48:	785b      	ldrb	r3, [r3, #1]
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	4a65      	ldr	r2, [pc, #404]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8008f4e:	460b      	mov	r3, r1
 8008f50:	00db      	lsls	r3, r3, #3
 8008f52:	440b      	add	r3, r1
 8008f54:	4403      	add	r3, r0
 8008f56:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f5a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008f5e:	b2db      	uxtb	r3, r3
 8008f60:	2b01      	cmp	r3, #1
 8008f62:	d101      	bne.n	8008f68 <GetWallCtrlDirection+0x138>
		{
			return L_WALL_PID;
 8008f64:	2302      	movs	r3, #2
 8008f66:	e0b6      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		else if(Wall[Pos.X][Pos.Y].south == wall)
 8008f68:	4b5d      	ldr	r3, [pc, #372]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008f6a:	781b      	ldrb	r3, [r3, #0]
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	4b5c      	ldr	r3, [pc, #368]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008f70:	785b      	ldrb	r3, [r3, #1]
 8008f72:	4618      	mov	r0, r3
 8008f74:	4a5b      	ldr	r2, [pc, #364]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8008f76:	460b      	mov	r3, r1
 8008f78:	00db      	lsls	r3, r3, #3
 8008f7a:	440b      	add	r3, r1
 8008f7c:	4403      	add	r3, r0
 8008f7e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008f82:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	2b01      	cmp	r3, #1
 8008f8a:	d101      	bne.n	8008f90 <GetWallCtrlDirection+0x160>
		{
			return R_WALL_PID;
 8008f8c:	2303      	movs	r3, #3
 8008f8e:	e0a2      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		else
		{
			return N_WALL_PID;
 8008f90:	2306      	movs	r3, #6
 8008f92:	e0a0      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		break;
	case south:
		if(Wall[Pos.X][Pos.Y].east == wall && Wall[Pos.X][Pos.Y].west == wall)
 8008f94:	4b52      	ldr	r3, [pc, #328]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	4619      	mov	r1, r3
 8008f9a:	4b51      	ldr	r3, [pc, #324]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008f9c:	785b      	ldrb	r3, [r3, #1]
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	4a50      	ldr	r2, [pc, #320]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8008fa2:	460b      	mov	r3, r1
 8008fa4:	00db      	lsls	r3, r3, #3
 8008fa6:	440b      	add	r3, r1
 8008fa8:	4403      	add	r3, r0
 8008faa:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008fae:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	2b01      	cmp	r3, #1
 8008fb6:	d113      	bne.n	8008fe0 <GetWallCtrlDirection+0x1b0>
 8008fb8:	4b49      	ldr	r3, [pc, #292]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	4619      	mov	r1, r3
 8008fbe:	4b48      	ldr	r3, [pc, #288]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008fc0:	785b      	ldrb	r3, [r3, #1]
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	4a47      	ldr	r2, [pc, #284]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8008fc6:	460b      	mov	r3, r1
 8008fc8:	00db      	lsls	r3, r3, #3
 8008fca:	440b      	add	r3, r1
 8008fcc:	4403      	add	r3, r0
 8008fce:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008fd2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8008fd6:	b2db      	uxtb	r3, r3
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	d101      	bne.n	8008fe0 <GetWallCtrlDirection+0x1b0>
		{
			return D_WALL_PID;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e07a      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		else if(Wall[Pos.X][Pos.Y].east == wall)
 8008fe0:	4b3f      	ldr	r3, [pc, #252]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	4b3e      	ldr	r3, [pc, #248]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8008fe8:	785b      	ldrb	r3, [r3, #1]
 8008fea:	4618      	mov	r0, r3
 8008fec:	4a3d      	ldr	r2, [pc, #244]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8008fee:	460b      	mov	r3, r1
 8008ff0:	00db      	lsls	r3, r3, #3
 8008ff2:	440b      	add	r3, r1
 8008ff4:	4403      	add	r3, r0
 8008ff6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008ffa:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8008ffe:	b2db      	uxtb	r3, r3
 8009000:	2b01      	cmp	r3, #1
 8009002:	d101      	bne.n	8009008 <GetWallCtrlDirection+0x1d8>
		{
			return L_WALL_PID;
 8009004:	2302      	movs	r3, #2
 8009006:	e066      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		else if(Wall[Pos.X][Pos.Y].west == wall)
 8009008:	4b35      	ldr	r3, [pc, #212]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	4619      	mov	r1, r3
 800900e:	4b34      	ldr	r3, [pc, #208]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8009010:	785b      	ldrb	r3, [r3, #1]
 8009012:	4618      	mov	r0, r3
 8009014:	4a33      	ldr	r2, [pc, #204]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8009016:	460b      	mov	r3, r1
 8009018:	00db      	lsls	r3, r3, #3
 800901a:	440b      	add	r3, r1
 800901c:	4403      	add	r3, r0
 800901e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009022:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009026:	b2db      	uxtb	r3, r3
 8009028:	2b01      	cmp	r3, #1
 800902a:	d101      	bne.n	8009030 <GetWallCtrlDirection+0x200>
		{
			return R_WALL_PID;
 800902c:	2303      	movs	r3, #3
 800902e:	e052      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		else
		{
			return N_WALL_PID;
 8009030:	2306      	movs	r3, #6
 8009032:	e050      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		break;
	case west:

		if ( Wall[Pos.X][Pos.Y].north == wall && Wall[Pos.X][Pos.Y].south == wall)//.west == south )
 8009034:	4b2a      	ldr	r3, [pc, #168]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8009036:	781b      	ldrb	r3, [r3, #0]
 8009038:	4619      	mov	r1, r3
 800903a:	4b29      	ldr	r3, [pc, #164]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 800903c:	785b      	ldrb	r3, [r3, #1]
 800903e:	4618      	mov	r0, r3
 8009040:	4a28      	ldr	r2, [pc, #160]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8009042:	460b      	mov	r3, r1
 8009044:	00db      	lsls	r3, r3, #3
 8009046:	440b      	add	r3, r1
 8009048:	4403      	add	r3, r0
 800904a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800904e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8009052:	b2db      	uxtb	r3, r3
 8009054:	2b01      	cmp	r3, #1
 8009056:	d113      	bne.n	8009080 <GetWallCtrlDirection+0x250>
 8009058:	4b21      	ldr	r3, [pc, #132]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 800905a:	781b      	ldrb	r3, [r3, #0]
 800905c:	4619      	mov	r1, r3
 800905e:	4b20      	ldr	r3, [pc, #128]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8009060:	785b      	ldrb	r3, [r3, #1]
 8009062:	4618      	mov	r0, r3
 8009064:	4a1f      	ldr	r2, [pc, #124]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 8009066:	460b      	mov	r3, r1
 8009068:	00db      	lsls	r3, r3, #3
 800906a:	440b      	add	r3, r1
 800906c:	4403      	add	r3, r0
 800906e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8009072:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8009076:	b2db      	uxtb	r3, r3
 8009078:	2b01      	cmp	r3, #1
 800907a:	d101      	bne.n	8009080 <GetWallCtrlDirection+0x250>
		{
			return D_WALL_PID;
 800907c:	2301      	movs	r3, #1
 800907e:	e02a      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		else if ( Wall[Pos.X][Pos.Y].north == wall )
 8009080:	4b17      	ldr	r3, [pc, #92]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8009082:	781b      	ldrb	r3, [r3, #0]
 8009084:	4619      	mov	r1, r3
 8009086:	4b16      	ldr	r3, [pc, #88]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 8009088:	785b      	ldrb	r3, [r3, #1]
 800908a:	4618      	mov	r0, r3
 800908c:	4a15      	ldr	r2, [pc, #84]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 800908e:	460b      	mov	r3, r1
 8009090:	00db      	lsls	r3, r3, #3
 8009092:	440b      	add	r3, r1
 8009094:	4403      	add	r3, r0
 8009096:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800909a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800909e:	b2db      	uxtb	r3, r3
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	d101      	bne.n	80090a8 <GetWallCtrlDirection+0x278>
		{
			return R_WALL_PID;
 80090a4:	2303      	movs	r3, #3
 80090a6:	e016      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		else if ( Wall[Pos.X][Pos.Y].south == wall )
 80090a8:	4b0d      	ldr	r3, [pc, #52]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 80090aa:	781b      	ldrb	r3, [r3, #0]
 80090ac:	4619      	mov	r1, r3
 80090ae:	4b0c      	ldr	r3, [pc, #48]	; (80090e0 <GetWallCtrlDirection+0x2b0>)
 80090b0:	785b      	ldrb	r3, [r3, #1]
 80090b2:	4618      	mov	r0, r3
 80090b4:	4a0b      	ldr	r2, [pc, #44]	; (80090e4 <GetWallCtrlDirection+0x2b4>)
 80090b6:	460b      	mov	r3, r1
 80090b8:	00db      	lsls	r3, r3, #3
 80090ba:	440b      	add	r3, r1
 80090bc:	4403      	add	r3, r0
 80090be:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80090c2:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80090c6:	b2db      	uxtb	r3, r3
 80090c8:	2b01      	cmp	r3, #1
 80090ca:	d101      	bne.n	80090d0 <GetWallCtrlDirection+0x2a0>
		{
			return L_WALL_PID;
 80090cc:	2302      	movs	r3, #2
 80090ce:	e002      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		else
		{
			return N_WALL_PID;
 80090d0:	2306      	movs	r3, #6
 80090d2:	e000      	b.n	80090d6 <GetWallCtrlDirection+0x2a6>
		}
		break;

	default:
		//
		return N_WALL_PID;
 80090d4:	2306      	movs	r3, #6
		break;
	}

}
 80090d6:	4618      	mov	r0, r3
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr
 80090e0:	20000000 	.word	0x20000000
 80090e4:	20000600 	.word	0x20000600

080090e8 <WallSafe>:
	Pos.Car = car;
	Pos.Dir = dir;
	Pos.WallSaf = safe_or_warn;
}
void WallSafe()
{
 80090e8:	b480      	push	{r7}
 80090ea:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_safe;
 80090ec:	4b03      	ldr	r3, [pc, #12]	; (80090fc <WallSafe+0x14>)
 80090ee:	2200      	movs	r2, #0
 80090f0:	715a      	strb	r2, [r3, #5]
}
 80090f2:	bf00      	nop
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr
 80090fc:	20000000 	.word	0x20000000

08009100 <WallWarn>:
void WallWarn()
{
 8009100:	b480      	push	{r7}
 8009102:	af00      	add	r7, sp, #0
	Pos.WallSaf = wall_warn;
 8009104:	4b03      	ldr	r3, [pc, #12]	; (8009114 <WallWarn+0x14>)
 8009106:	2201      	movs	r2, #1
 8009108:	715a      	strb	r2, [r3, #5]
}
 800910a:	bf00      	nop
 800910c:	46bd      	mov	sp, r7
 800910e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009112:	4770      	bx	lr
 8009114:	20000000 	.word	0x20000000

08009118 <ControlWall>:
void ControlWall()
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b082      	sub	sp, #8
 800911c:	af00      	add	r7, sp, #0
	//
		//
	//

	//
	int wall_ctrl_dir = GetWallCtrlDirection();	//
 800911e:	f7ff fe87 	bl	8008e30 <GetWallCtrlDirection>
 8009122:	6078      	str	r0, [r7, #4]
	//flag

	//PIDChangeFlagStraight(N_WALL_PID);//flag
	PIDChangeFlag(L_WALL_PID, 0);
 8009124:	2100      	movs	r1, #0
 8009126:	2002      	movs	r0, #2
 8009128:	f004 fc00 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800912c:	2100      	movs	r1, #0
 800912e:	2003      	movs	r0, #3
 8009130:	f004 fbfc 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 8009134:	2100      	movs	r1, #0
 8009136:	2001      	movs	r0, #1
 8009138:	f004 fbf8 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag( A_VELO_PID, 0);
 800913c:	2100      	movs	r1, #0
 800913e:	2000      	movs	r0, #0
 8009140:	f004 fbf4 	bl	800d92c <PIDChangeFlag>
	//

	//

	//
	if(Pos.Dir == front)		//straightwait
 8009144:	4b7c      	ldr	r3, [pc, #496]	; (8009338 <ControlWall+0x220>)
 8009146:	789b      	ldrb	r3, [r3, #2]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d13f      	bne.n	80091cc <ControlWall+0xb4>
	{
		switch(Pos.Act)
 800914c:	4b7a      	ldr	r3, [pc, #488]	; (8009338 <ControlWall+0x220>)
 800914e:	791b      	ldrb	r3, [r3, #4]
 8009150:	2b05      	cmp	r3, #5
 8009152:	f200 80ec 	bhi.w	800932e <ControlWall+0x216>
 8009156:	a201      	add	r2, pc, #4	; (adr r2, 800915c <ControlWall+0x44>)
 8009158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800915c:	08009175 	.word	0x08009175
 8009160:	0800932f 	.word	0x0800932f
 8009164:	0800932f 	.word	0x0800932f
 8009168:	0800932f 	.word	0x0800932f
 800916c:	0800932f 	.word	0x0800932f
 8009170:	0800917f 	.word	0x0800917f
		{
		case accel:
			PIDChangeFlag( A_VELO_PID , 1);
 8009174:	2101      	movs	r1, #1
 8009176:	2000      	movs	r0, #0
 8009178:	f004 fbd8 	bl	800d92c <PIDChangeFlag>
			//
			break;
 800917c:	e0d8      	b.n	8009330 <ControlWall+0x218>
		case decel:
			//
			break;
		case straight:
			//3/3
			if( (wall_ctrl_dir != N_WALL_PID)  && (AddVelocity == 0) )	//
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2b06      	cmp	r3, #6
 8009182:	d01d      	beq.n	80091c0 <ControlWall+0xa8>
 8009184:	4b6d      	ldr	r3, [pc, #436]	; (800933c <ControlWall+0x224>)
 8009186:	edd3 7a00 	vldr	s15, [r3]
 800918a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800918e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009192:	d115      	bne.n	80091c0 <ControlWall+0xa8>
			{
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 8009194:	4b68      	ldr	r3, [pc, #416]	; (8009338 <ControlWall+0x220>)
 8009196:	795b      	ldrb	r3, [r3, #5]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d108      	bne.n	80091ae <ControlWall+0x96>
				{
					PIDChangeFlag(wall_ctrl_dir, 1);
 800919c:	2101      	movs	r1, #1
 800919e:	6878      	ldr	r0, [r7, #4]
 80091a0:	f004 fbc4 	bl	800d92c <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 80091a4:	2100      	movs	r1, #0
 80091a6:	2000      	movs	r0, #0
 80091a8:	f004 fbc0 	bl	800d92c <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80091ac:	e00d      	b.n	80091ca <ControlWall+0xb2>
				}
				else
				{
					PIDChangeFlag(wall_ctrl_dir, 0);
 80091ae:	2100      	movs	r1, #0
 80091b0:	6878      	ldr	r0, [r7, #4]
 80091b2:	f004 fbbb 	bl	800d92c <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 80091b6:	2101      	movs	r1, #1
 80091b8:	2000      	movs	r0, #0
 80091ba:	f004 fbb7 	bl	800d92c <PIDChangeFlag>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80091be:	e004      	b.n	80091ca <ControlWall+0xb2>
				}
			}
			else
			{
				PIDChangeFlag( A_VELO_PID , 1);
 80091c0:	2101      	movs	r1, #1
 80091c2:	2000      	movs	r0, #0
 80091c4:	f004 fbb2 	bl	800d92c <PIDChangeFlag>
			}
			break;
 80091c8:	e0b2      	b.n	8009330 <ControlWall+0x218>
 80091ca:	e0b1      	b.n	8009330 <ControlWall+0x218>
		//NU?
		//Actstraight


	}
	else if(Pos.Dir == left)	//
 80091cc:	4b5a      	ldr	r3, [pc, #360]	; (8009338 <ControlWall+0x220>)
 80091ce:	789b      	ldrb	r3, [r3, #2]
 80091d0:	2b03      	cmp	r3, #3
 80091d2:	d140      	bne.n	8009256 <ControlWall+0x13e>
	{
		if(Pos.Act == slalom)
 80091d4:	4b58      	ldr	r3, [pc, #352]	; (8009338 <ControlWall+0x220>)
 80091d6:	791b      	ldrb	r3, [r3, #4]
 80091d8:	2b02      	cmp	r3, #2
 80091da:	d108      	bne.n	80091ee <ControlWall+0xd6>
		{
//			PIDChangeFlag(L_WALL_PID, 0);
//			PIDChangeFlag(R_WALL_PID, 0);
//			PIDChangeFlag(D_WALL_PID, 0);
//			PIDChangeFlag( A_VELO_PID, 0);
			TargetAngularV = 0;
 80091dc:	4b58      	ldr	r3, [pc, #352]	; (8009340 <ControlWall+0x228>)
 80091de:	f04f 0200 	mov.w	r2, #0
 80091e2:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 80091e4:	4b57      	ldr	r3, [pc, #348]	; (8009344 <ControlWall+0x22c>)
 80091e6:	f04f 0200 	mov.w	r2, #0
 80091ea:	601a      	str	r2, [r3, #0]





}
 80091ec:	e0a0      	b.n	8009330 <ControlWall+0x218>
		else if(Pos.Act == decel)	//
 80091ee:	4b52      	ldr	r3, [pc, #328]	; (8009338 <ControlWall+0x220>)
 80091f0:	791b      	ldrb	r3, [r3, #4]
 80091f2:	2b01      	cmp	r3, #1
 80091f4:	d11d      	bne.n	8009232 <ControlWall+0x11a>
			if( wall_ctrl_dir != N_WALL_PID )	//
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2b06      	cmp	r3, #6
 80091fa:	d015      	beq.n	8009228 <ControlWall+0x110>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 80091fc:	4b4e      	ldr	r3, [pc, #312]	; (8009338 <ControlWall+0x220>)
 80091fe:	795b      	ldrb	r3, [r3, #5]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d108      	bne.n	8009216 <ControlWall+0xfe>
					PIDChangeFlag(wall_ctrl_dir, 1);
 8009204:	2101      	movs	r1, #1
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f004 fb90 	bl	800d92c <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 800920c:	2100      	movs	r1, #0
 800920e:	2000      	movs	r0, #0
 8009210:	f004 fb8c 	bl	800d92c <PIDChangeFlag>
}
 8009214:	e08c      	b.n	8009330 <ControlWall+0x218>
					PIDChangeFlag(wall_ctrl_dir, 0);
 8009216:	2100      	movs	r1, #0
 8009218:	6878      	ldr	r0, [r7, #4]
 800921a:	f004 fb87 	bl	800d92c <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 800921e:	2101      	movs	r1, #1
 8009220:	2000      	movs	r0, #0
 8009222:	f004 fb83 	bl	800d92c <PIDChangeFlag>
}
 8009226:	e083      	b.n	8009330 <ControlWall+0x218>
				PIDChangeFlag( A_VELO_PID , 1);
 8009228:	2101      	movs	r1, #1
 800922a:	2000      	movs	r0, #0
 800922c:	f004 fb7e 	bl	800d92c <PIDChangeFlag>
}
 8009230:	e07e      	b.n	8009330 <ControlWall+0x218>
		else if(Pos.Act == accel)
 8009232:	4b41      	ldr	r3, [pc, #260]	; (8009338 <ControlWall+0x220>)
 8009234:	791b      	ldrb	r3, [r3, #4]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d104      	bne.n	8009244 <ControlWall+0x12c>
			PIDChangeFlag( A_VELO_PID , 1);
 800923a:	2101      	movs	r1, #1
 800923c:	2000      	movs	r0, #0
 800923e:	f004 fb75 	bl	800d92c <PIDChangeFlag>
}
 8009242:	e075      	b.n	8009330 <ControlWall+0x218>
		else if(Pos.Act == rotate)
 8009244:	4b3c      	ldr	r3, [pc, #240]	; (8009338 <ControlWall+0x220>)
 8009246:	791b      	ldrb	r3, [r3, #4]
 8009248:	2b03      	cmp	r3, #3
 800924a:	d171      	bne.n	8009330 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 0);
 800924c:	2100      	movs	r1, #0
 800924e:	2000      	movs	r0, #0
 8009250:	f004 fb6c 	bl	800d92c <PIDChangeFlag>
}
 8009254:	e06c      	b.n	8009330 <ControlWall+0x218>
	else if(Pos.Dir == right)
 8009256:	4b38      	ldr	r3, [pc, #224]	; (8009338 <ControlWall+0x220>)
 8009258:	789b      	ldrb	r3, [r3, #2]
 800925a:	2b01      	cmp	r3, #1
 800925c:	d140      	bne.n	80092e0 <ControlWall+0x1c8>
		if(Pos.Act == slalom)
 800925e:	4b36      	ldr	r3, [pc, #216]	; (8009338 <ControlWall+0x220>)
 8009260:	791b      	ldrb	r3, [r3, #4]
 8009262:	2b02      	cmp	r3, #2
 8009264:	d108      	bne.n	8009278 <ControlWall+0x160>
			TargetAngularV = 0;
 8009266:	4b36      	ldr	r3, [pc, #216]	; (8009340 <ControlWall+0x228>)
 8009268:	f04f 0200 	mov.w	r2, #0
 800926c:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800926e:	4b35      	ldr	r3, [pc, #212]	; (8009344 <ControlWall+0x22c>)
 8009270:	f04f 0200 	mov.w	r2, #0
 8009274:	601a      	str	r2, [r3, #0]
}
 8009276:	e05b      	b.n	8009330 <ControlWall+0x218>
		else if(Pos.Act == decel)	//
 8009278:	4b2f      	ldr	r3, [pc, #188]	; (8009338 <ControlWall+0x220>)
 800927a:	791b      	ldrb	r3, [r3, #4]
 800927c:	2b01      	cmp	r3, #1
 800927e:	d11d      	bne.n	80092bc <ControlWall+0x1a4>
			if( wall_ctrl_dir != N_WALL_PID )	//
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2b06      	cmp	r3, #6
 8009284:	d015      	beq.n	80092b2 <ControlWall+0x19a>
				if(Pos.WallSaf == wall_safe)	//90mm(01)
 8009286:	4b2c      	ldr	r3, [pc, #176]	; (8009338 <ControlWall+0x220>)
 8009288:	795b      	ldrb	r3, [r3, #5]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d108      	bne.n	80092a0 <ControlWall+0x188>
					PIDChangeFlag(wall_ctrl_dir, 1);
 800928e:	2101      	movs	r1, #1
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f004 fb4b 	bl	800d92c <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID, 0);
 8009296:	2100      	movs	r1, #0
 8009298:	2000      	movs	r0, #0
 800929a:	f004 fb47 	bl	800d92c <PIDChangeFlag>
}
 800929e:	e047      	b.n	8009330 <ControlWall+0x218>
					PIDChangeFlag(wall_ctrl_dir, 0);
 80092a0:	2100      	movs	r1, #0
 80092a2:	6878      	ldr	r0, [r7, #4]
 80092a4:	f004 fb42 	bl	800d92c <PIDChangeFlag>
					PIDChangeFlag( A_VELO_PID , 1);
 80092a8:	2101      	movs	r1, #1
 80092aa:	2000      	movs	r0, #0
 80092ac:	f004 fb3e 	bl	800d92c <PIDChangeFlag>
}
 80092b0:	e03e      	b.n	8009330 <ControlWall+0x218>
				PIDChangeFlag( A_VELO_PID , 1);
 80092b2:	2101      	movs	r1, #1
 80092b4:	2000      	movs	r0, #0
 80092b6:	f004 fb39 	bl	800d92c <PIDChangeFlag>
}
 80092ba:	e039      	b.n	8009330 <ControlWall+0x218>
		else if(Pos.Act == accel)
 80092bc:	4b1e      	ldr	r3, [pc, #120]	; (8009338 <ControlWall+0x220>)
 80092be:	791b      	ldrb	r3, [r3, #4]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d104      	bne.n	80092ce <ControlWall+0x1b6>
			PIDChangeFlag( A_VELO_PID , 1);
 80092c4:	2101      	movs	r1, #1
 80092c6:	2000      	movs	r0, #0
 80092c8:	f004 fb30 	bl	800d92c <PIDChangeFlag>
}
 80092cc:	e030      	b.n	8009330 <ControlWall+0x218>
		else if(Pos.Act == rotate)
 80092ce:	4b1a      	ldr	r3, [pc, #104]	; (8009338 <ControlWall+0x220>)
 80092d0:	791b      	ldrb	r3, [r3, #4]
 80092d2:	2b03      	cmp	r3, #3
 80092d4:	d12c      	bne.n	8009330 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 0);
 80092d6:	2100      	movs	r1, #0
 80092d8:	2000      	movs	r0, #0
 80092da:	f004 fb27 	bl	800d92c <PIDChangeFlag>
}
 80092de:	e027      	b.n	8009330 <ControlWall+0x218>
	else if(Pos.Dir == back)
 80092e0:	4b15      	ldr	r3, [pc, #84]	; (8009338 <ControlWall+0x220>)
 80092e2:	789b      	ldrb	r3, [r3, #2]
 80092e4:	2b02      	cmp	r3, #2
 80092e6:	d123      	bne.n	8009330 <ControlWall+0x218>
		if(Pos.Act == decel)	//
 80092e8:	4b13      	ldr	r3, [pc, #76]	; (8009338 <ControlWall+0x220>)
 80092ea:	791b      	ldrb	r3, [r3, #4]
 80092ec:	2b01      	cmp	r3, #1
 80092ee:	d115      	bne.n	800931c <ControlWall+0x204>
			if(Pos.WallSaf == wall_safe)	//35*0.5mm
 80092f0:	4b11      	ldr	r3, [pc, #68]	; (8009338 <ControlWall+0x220>)
 80092f2:	795b      	ldrb	r3, [r3, #5]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d108      	bne.n	800930a <ControlWall+0x1f2>
				PIDChangeFlag(wall_ctrl_dir , 1);
 80092f8:	2101      	movs	r1, #1
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f004 fb16 	bl	800d92c <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID, 0);
 8009300:	2100      	movs	r1, #0
 8009302:	2000      	movs	r0, #0
 8009304:	f004 fb12 	bl	800d92c <PIDChangeFlag>
}
 8009308:	e012      	b.n	8009330 <ControlWall+0x218>
				PIDChangeFlag(wall_ctrl_dir, 0);
 800930a:	2100      	movs	r1, #0
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f004 fb0d 	bl	800d92c <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 8009312:	2101      	movs	r1, #1
 8009314:	2000      	movs	r0, #0
 8009316:	f004 fb09 	bl	800d92c <PIDChangeFlag>
}
 800931a:	e009      	b.n	8009330 <ControlWall+0x218>
		else if(Pos.Act == accel)
 800931c:	4b06      	ldr	r3, [pc, #24]	; (8009338 <ControlWall+0x220>)
 800931e:	791b      	ldrb	r3, [r3, #4]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d105      	bne.n	8009330 <ControlWall+0x218>
			PIDChangeFlag( A_VELO_PID , 1);
 8009324:	2101      	movs	r1, #1
 8009326:	2000      	movs	r0, #0
 8009328:	f004 fb00 	bl	800d92c <PIDChangeFlag>
}
 800932c:	e000      	b.n	8009330 <ControlWall+0x218>
			break;
 800932e:	bf00      	nop
}
 8009330:	bf00      	nop
 8009332:	3708      	adds	r7, #8
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}
 8009338:	20000000 	.word	0x20000000
 800933c:	20000410 	.word	0x20000410
 8009340:	20000414 	.word	0x20000414
 8009344:	20000430 	.word	0x20000430

08009348 <WaitStopAndReset>:
//	KeepCounter[LEFT] = INITIAL_PULSE;
//	KeepCounter[RIGHT] = INITIAL_PULSE;
//}

void WaitStopAndReset()
{
 8009348:	b580      	push	{r7, lr}
 800934a:	af00      	add	r7, sp, #0
	Pos.Act = Wait;
 800934c:	4b17      	ldr	r3, [pc, #92]	; (80093ac <WaitStopAndReset+0x64>)
 800934e:	2204      	movs	r2, #4
 8009350:	711a      	strb	r2, [r3, #4]
	ControlWall();//
 8009352:	f7ff fee1 	bl	8009118 <ControlWall>
	do
	{

		//
		TargetVelocity[BODY] = 0;
 8009356:	4b16      	ldr	r3, [pc, #88]	; (80093b0 <WaitStopAndReset+0x68>)
 8009358:	f04f 0200 	mov.w	r2, #0
 800935c:	609a      	str	r2, [r3, #8]
		Acceleration = 0;
 800935e:	4b15      	ldr	r3, [pc, #84]	; (80093b4 <WaitStopAndReset+0x6c>)
 8009360:	f04f 0200 	mov.w	r2, #0
 8009364:	601a      	str	r2, [r3, #0]
		//PIDChangeFlag( D_, 0);
		TargetAngularV = 0;
 8009366:	4b14      	ldr	r3, [pc, #80]	; (80093b8 <WaitStopAndReset+0x70>)
 8009368:	f04f 0200 	mov.w	r2, #0
 800936c:	601a      	str	r2, [r3, #0]
		AngularAcceleration = 0;
 800936e:	4b13      	ldr	r3, [pc, #76]	; (80093bc <WaitStopAndReset+0x74>)
 8009370:	f04f 0200 	mov.w	r2, #0
 8009374:	601a      	str	r2, [r3, #0]
		//AngularV = 0;
		if(CurrentVelocity[LEFT] > 500)
 8009376:	4b12      	ldr	r3, [pc, #72]	; (80093c0 <WaitStopAndReset+0x78>)
 8009378:	edd3 7a00 	vldr	s15, [r3]
 800937c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80093c4 <WaitStopAndReset+0x7c>
 8009380:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009388:	dd02      	ble.n	8009390 <WaitStopAndReset+0x48>
			printf("\r\n");
 800938a:	480f      	ldr	r0, [pc, #60]	; (80093c8 <WaitStopAndReset+0x80>)
 800938c:	f00c fb74 	bl	8015a78 <puts>

	}while(CurrentVelocity[BODY] != 0);
 8009390:	4b0b      	ldr	r3, [pc, #44]	; (80093c0 <WaitStopAndReset+0x78>)
 8009392:	edd3 7a02 	vldr	s15, [r3, #8]
 8009396:	eef5 7a40 	vcmp.f32	s15, #0.0
 800939a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800939e:	d1da      	bne.n	8009356 <WaitStopAndReset+0xe>
	HAL_Delay(200);
 80093a0:	20c8      	movs	r0, #200	; 0xc8
 80093a2:	f006 fc9f 	bl	800fce4 <HAL_Delay>
}
 80093a6:	bf00      	nop
 80093a8:	bd80      	pop	{r7, pc}
 80093aa:	bf00      	nop
 80093ac:	20000000 	.word	0x20000000
 80093b0:	20000404 	.word	0x20000404
 80093b4:	20000434 	.word	0x20000434
 80093b8:	20000414 	.word	0x20000414
 80093bc:	20000430 	.word	0x20000430
 80093c0:	20000448 	.word	0x20000448
 80093c4:	43fa0000 	.word	0x43fa0000
 80093c8:	08019d48 	.word	0x08019d48
 80093cc:	00000000 	.word	0x00000000

080093d0 <RotateAccel>:
void RotateAccel(float deg, float rotate_ang_v)
{
 80093d0:	b590      	push	{r4, r7, lr}
 80093d2:	b087      	sub	sp, #28
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	ed87 0a01 	vstr	s0, [r7, #4]
 80093da:	edc7 0a00 	vstr	s1, [r7]
	TargetAngularV = 0;
 80093de:	4b4a      	ldr	r3, [pc, #296]	; (8009508 <RotateAccel+0x138>)
 80093e0:	f04f 0200 	mov.w	r2, #0
 80093e4:	601a      	str	r2, [r3, #0]
	float additional_ang_v=0;
 80093e6:	f04f 0300 	mov.w	r3, #0
 80093ea:	617b      	str	r3, [r7, #20]
	additional_ang_v = rotate_ang_v;//rotate_ang_v - AngularV;
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	617b      	str	r3, [r7, #20]
//
//	int keep_pulse[2] = {
//			TotalPulse[LEFT],
//			TotalPulse[RIGHT]
//	};
	float move_angle = deg * M_PI/ 180;
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f7fe ffe1 	bl	80083b8 <__aeabi_f2d>
 80093f6:	a342      	add	r3, pc, #264	; (adr r3, 8009500 <RotateAccel+0x130>)
 80093f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093fc:	f7ff f834 	bl	8008468 <__aeabi_dmul>
 8009400:	4603      	mov	r3, r0
 8009402:	460c      	mov	r4, r1
 8009404:	4618      	mov	r0, r3
 8009406:	4621      	mov	r1, r4
 8009408:	f04f 0200 	mov.w	r2, #0
 800940c:	4b3f      	ldr	r3, [pc, #252]	; (800950c <RotateAccel+0x13c>)
 800940e:	f7ff f955 	bl	80086bc <__aeabi_ddiv>
 8009412:	4603      	mov	r3, r0
 8009414:	460c      	mov	r4, r1
 8009416:	4618      	mov	r0, r3
 8009418:	4621      	mov	r1, r4
 800941a:	f7ff fb1d 	bl	8008a58 <__aeabi_d2f>
 800941e:	4603      	mov	r3, r0
 8009420:	613b      	str	r3, [r7, #16]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	float debug[2] = {0};
 8009422:	f107 0308 	add.w	r3, r7, #8
 8009426:	2200      	movs	r2, #0
 8009428:	601a      	str	r2, [r3, #0]
 800942a:	605a      	str	r2, [r3, #4]
	debug[0] = Angle;
 800942c:	4b38      	ldr	r3, [pc, #224]	; (8009510 <RotateAccel+0x140>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	60bb      	str	r3, [r7, #8]
	if( rotate_ang_v > 0)	//
 8009432:	edd7 7a00 	vldr	s15, [r7]
 8009436:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800943a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800943e:	dd29      	ble.n	8009494 <RotateAccel+0xc4>
	{
		move_angle = move_angle + Angle;//Angle
 8009440:	4b33      	ldr	r3, [pc, #204]	; (8009510 <RotateAccel+0x140>)
 8009442:	edd3 7a00 	vldr	s15, [r3]
 8009446:	ed97 7a04 	vldr	s14, [r7, #16]
 800944a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800944e:	edc7 7a04 	vstr	s15, [r7, #16]
		debug[1] = move_angle;
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	60fb      	str	r3, [r7, #12]
		//while
		while( (move_angle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 8009456:	e012      	b.n	800947e <RotateAccel+0xae>
		{
			AngularAcceleration = 64*T1*additional_ang_v*additional_ang_v / (2*deg);
 8009458:	edd7 7a05 	vldr	s15, [r7, #20]
 800945c:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8009514 <RotateAccel+0x144>
 8009460:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009464:	edd7 7a05 	vldr	s15, [r7, #20]
 8009468:	ee67 6a27 	vmul.f32	s13, s14, s15
 800946c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009470:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009474:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009478:	4b27      	ldr	r3, [pc, #156]	; (8009518 <RotateAccel+0x148>)
 800947a:	edc3 7a00 	vstr	s15, [r3]
		while( (move_angle > Angle) /*&& (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) ) )*/)
 800947e:	4b24      	ldr	r3, [pc, #144]	; (8009510 <RotateAccel+0x140>)
 8009480:	edd3 7a00 	vldr	s15, [r3]
 8009484:	ed97 7a04 	vldr	s14, [r7, #16]
 8009488:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800948c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009490:	dce2      	bgt.n	8009458 <RotateAccel+0x88>
 8009492:	e02d      	b.n	80094f0 <RotateAccel+0x120>
			}
#endif
		}

	}
	else if( rotate_ang_v < 0)
 8009494:	edd7 7a00 	vldr	s15, [r7]
 8009498:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800949c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094a0:	d526      	bpl.n	80094f0 <RotateAccel+0x120>
	{
		move_angle = -move_angle + Angle;
 80094a2:	4b1b      	ldr	r3, [pc, #108]	; (8009510 <RotateAccel+0x140>)
 80094a4:	ed93 7a00 	vldr	s14, [r3]
 80094a8:	edd7 7a04 	vldr	s15, [r7, #16]
 80094ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80094b0:	edc7 7a04 	vstr	s15, [r7, #16]
		//printf(" \r\n");
		while( (move_angle < Angle)/* && ( ( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulse[RIGHT] ) ) ) */)
 80094b4:	e012      	b.n	80094dc <RotateAccel+0x10c>
		{

			AngularAcceleration = -1*64*T1*additional_ang_v*additional_ang_v / (2*deg);
 80094b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80094ba:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800951c <RotateAccel+0x14c>
 80094be:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094c2:	edd7 7a05 	vldr	s15, [r7, #20]
 80094c6:	ee67 6a27 	vmul.f32	s13, s14, s15
 80094ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80094ce:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80094d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094d6:	4b10      	ldr	r3, [pc, #64]	; (8009518 <RotateAccel+0x148>)
 80094d8:	edc3 7a00 	vstr	s15, [r3]
		while( (move_angle < Angle)/* && ( ( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulse[RIGHT] ) ) ) */)
 80094dc:	4b0c      	ldr	r3, [pc, #48]	; (8009510 <RotateAccel+0x140>)
 80094de:	edd3 7a00 	vldr	s15, [r3]
 80094e2:	ed97 7a04 	vldr	s14, [r7, #16]
 80094e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80094ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094ee:	d4e2      	bmi.n	80094b6 <RotateAccel+0xe6>

		}

	}
	AngularAcceleration = 0;
 80094f0:	4b09      	ldr	r3, [pc, #36]	; (8009518 <RotateAccel+0x148>)
 80094f2:	f04f 0200 	mov.w	r2, #0
 80094f6:	601a      	str	r2, [r3, #0]
	//TargetAngularV = 0;
}
 80094f8:	bf00      	nop
 80094fa:	371c      	adds	r7, #28
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bd90      	pop	{r4, r7, pc}
 8009500:	54442d18 	.word	0x54442d18
 8009504:	400921fb 	.word	0x400921fb
 8009508:	20000414 	.word	0x20000414
 800950c:	40668000 	.word	0x40668000
 8009510:	20000260 	.word	0x20000260
 8009514:	3d83126f 	.word	0x3d83126f
 8009518:	20000430 	.word	0x20000430
 800951c:	bd83126f 	.word	0xbd83126f

08009520 <RotateConst>:
void RotateConst(float deg, float rotate_ang_v)
{
 8009520:	b590      	push	{r4, r7, lr}
 8009522:	b085      	sub	sp, #20
 8009524:	af00      	add	r7, sp, #0
 8009526:	ed87 0a01 	vstr	s0, [r7, #4]
 800952a:	edc7 0a00 	vstr	s1, [r7]
//
//	int keep_pulse[2] = {
//			TotalPulse[LEFT],
//			TotalPulse[RIGHT]
//	};
	float move_angle = deg * M_PI/ 180;
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f7fe ff42 	bl	80083b8 <__aeabi_f2d>
 8009534:	a33e      	add	r3, pc, #248	; (adr r3, 8009630 <RotateConst+0x110>)
 8009536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800953a:	f7fe ff95 	bl	8008468 <__aeabi_dmul>
 800953e:	4603      	mov	r3, r0
 8009540:	460c      	mov	r4, r1
 8009542:	4618      	mov	r0, r3
 8009544:	4621      	mov	r1, r4
 8009546:	f04f 0200 	mov.w	r2, #0
 800954a:	4b33      	ldr	r3, [pc, #204]	; (8009618 <RotateConst+0xf8>)
 800954c:	f7ff f8b6 	bl	80086bc <__aeabi_ddiv>
 8009550:	4603      	mov	r3, r0
 8009552:	460c      	mov	r4, r1
 8009554:	4618      	mov	r0, r3
 8009556:	4621      	mov	r1, r4
 8009558:	f7ff fa7e 	bl	8008a58 <__aeabi_d2f>
 800955c:	4603      	mov	r3, r0
 800955e:	60fb      	str	r3, [r7, #12]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	if (rotate_ang_v > 0)
 8009560:	edd7 7a00 	vldr	s15, [r7]
 8009564:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800956c:	dd2d      	ble.n	80095ca <RotateConst+0xaa>
	{
		move_angle += Angle;
 800956e:	4b2b      	ldr	r3, [pc, #172]	; (800961c <RotateConst+0xfc>)
 8009570:	edd3 7a00 	vldr	s15, [r3]
 8009574:	ed97 7a03 	vldr	s14, [r7, #12]
 8009578:	ee77 7a27 	vadd.f32	s15, s14, s15
 800957c:	edc7 7a03 	vstr	s15, [r7, #12]
		while( (move_angle > Angle))// &&  (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) )) )
 8009580:	e018      	b.n	80095b4 <RotateConst+0x94>
		{
			//TargetAngularV = rotate_ang_v;
			AngularAcceleration = 0;
 8009582:	4b27      	ldr	r3, [pc, #156]	; (8009620 <RotateConst+0x100>)
 8009584:	f04f 0200 	mov.w	r2, #0
 8009588:	601a      	str	r2, [r3, #0]
			if(CurrentVelocity[LEFT] > 500)
 800958a:	4b26      	ldr	r3, [pc, #152]	; (8009624 <RotateConst+0x104>)
 800958c:	edd3 7a00 	vldr	s15, [r3]
 8009590:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8009628 <RotateConst+0x108>
 8009594:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800959c:	dc00      	bgt.n	80095a0 <RotateConst+0x80>
 800959e:	e009      	b.n	80095b4 <RotateConst+0x94>
				printf(": %f\r\n", move_angle);
 80095a0:	68f8      	ldr	r0, [r7, #12]
 80095a2:	f7fe ff09 	bl	80083b8 <__aeabi_f2d>
 80095a6:	4603      	mov	r3, r0
 80095a8:	460c      	mov	r4, r1
 80095aa:	461a      	mov	r2, r3
 80095ac:	4623      	mov	r3, r4
 80095ae:	481f      	ldr	r0, [pc, #124]	; (800962c <RotateConst+0x10c>)
 80095b0:	f00c f9ee 	bl	8015990 <iprintf>
		while( (move_angle > Angle))// &&  (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) )) )
 80095b4:	4b19      	ldr	r3, [pc, #100]	; (800961c <RotateConst+0xfc>)
 80095b6:	edd3 7a00 	vldr	s15, [r3]
 80095ba:	ed97 7a03 	vldr	s14, [r7, #12]
 80095be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80095c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095c6:	dcdc      	bgt.n	8009582 <RotateConst+0x62>
 80095c8:	e01e      	b.n	8009608 <RotateConst+0xe8>

		}

	}
	else if (rotate_ang_v < 0)
 80095ca:	edd7 7a00 	vldr	s15, [r7]
 80095ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80095d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095d6:	d517      	bpl.n	8009608 <RotateConst+0xe8>
	{
		move_angle = -move_angle + Angle;
 80095d8:	4b10      	ldr	r3, [pc, #64]	; (800961c <RotateConst+0xfc>)
 80095da:	ed93 7a00 	vldr	s14, [r3]
 80095de:	edd7 7a03 	vldr	s15, [r7, #12]
 80095e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80095e6:	edc7 7a03 	vstr	s15, [r7, #12]
		//printf(" \r\n");
		while( (move_angle < Angle))// &&  (( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulse[RIGHT] ) )) )
 80095ea:	e003      	b.n	80095f4 <RotateConst+0xd4>
		{
			//TargetAngularV = rotate_ang_v;

			AngularAcceleration = 0;
 80095ec:	4b0c      	ldr	r3, [pc, #48]	; (8009620 <RotateConst+0x100>)
 80095ee:	f04f 0200 	mov.w	r2, #0
 80095f2:	601a      	str	r2, [r3, #0]
		while( (move_angle < Angle))// &&  (( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulse[RIGHT] ) )) )
 80095f4:	4b09      	ldr	r3, [pc, #36]	; (800961c <RotateConst+0xfc>)
 80095f6:	edd3 7a00 	vldr	s15, [r3]
 80095fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80095fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009606:	d4f1      	bmi.n	80095ec <RotateConst+0xcc>
		}

	}
	AngularAcceleration = 0;
 8009608:	4b05      	ldr	r3, [pc, #20]	; (8009620 <RotateConst+0x100>)
 800960a:	f04f 0200 	mov.w	r2, #0
 800960e:	601a      	str	r2, [r3, #0]
	//TargetAngularV = 0;
}
 8009610:	bf00      	nop
 8009612:	3714      	adds	r7, #20
 8009614:	46bd      	mov	sp, r7
 8009616:	bd90      	pop	{r4, r7, pc}
 8009618:	40668000 	.word	0x40668000
 800961c:	20000260 	.word	0x20000260
 8009620:	20000430 	.word	0x20000430
 8009624:	20000448 	.word	0x20000448
 8009628:	43fa0000 	.word	0x43fa0000
 800962c:	08019d5c 	.word	0x08019d5c
 8009630:	54442d18 	.word	0x54442d18
 8009634:	400921fb 	.word	0x400921fb

08009638 <RotateDecel>:
void RotateDecel(float deg, float rotate_ang_v)
{
 8009638:	b590      	push	{r4, r7, lr}
 800963a:	b085      	sub	sp, #20
 800963c:	af00      	add	r7, sp, #0
 800963e:	ed87 0a01 	vstr	s0, [r7, #4]
 8009642:	edc7 0a00 	vstr	s1, [r7]
	float additional_ang_v=0;
 8009646:	f04f 0300 	mov.w	r3, #0
 800964a:	60fb      	str	r3, [r7, #12]
	additional_ang_v = rotate_ang_v;// - AngularV;
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	60fb      	str	r3, [r7, #12]
//	int move_pulse = (int)( (deg/360) * ROTATE_PULSE);
//	int keep_pulse[2] = {
//			TotalPulse[LEFT],
//			TotalPulse[RIGHT]
//	};
	float move_angle = deg * M_PI / 180;
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f7fe feb1 	bl	80083b8 <__aeabi_f2d>
 8009656:	a363      	add	r3, pc, #396	; (adr r3, 80097e4 <RotateDecel+0x1ac>)
 8009658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800965c:	f7fe ff04 	bl	8008468 <__aeabi_dmul>
 8009660:	4603      	mov	r3, r0
 8009662:	460c      	mov	r4, r1
 8009664:	4618      	mov	r0, r3
 8009666:	4621      	mov	r1, r4
 8009668:	f04f 0200 	mov.w	r2, #0
 800966c:	4b52      	ldr	r3, [pc, #328]	; (80097b8 <RotateDecel+0x180>)
 800966e:	f7ff f825 	bl	80086bc <__aeabi_ddiv>
 8009672:	4603      	mov	r3, r0
 8009674:	460c      	mov	r4, r1
 8009676:	4618      	mov	r0, r3
 8009678:	4621      	mov	r1, r4
 800967a:	f7ff f9ed 	bl	8008a58 <__aeabi_d2f>
 800967e:	4603      	mov	r3, r0
 8009680:	60bb      	str	r3, [r7, #8]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	if( rotate_ang_v > 0)
 8009682:	edd7 7a00 	vldr	s15, [r7]
 8009686:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800968a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800968e:	dd47      	ble.n	8009720 <RotateDecel+0xe8>
	{
		move_angle += Angle;
 8009690:	4b4a      	ldr	r3, [pc, #296]	; (80097bc <RotateDecel+0x184>)
 8009692:	edd3 7a00 	vldr	s15, [r3]
 8009696:	ed97 7a02 	vldr	s14, [r7, #8]
 800969a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800969e:	edc7 7a02 	vstr	s15, [r7, #8]

		while( (move_angle > Angle))// &&  (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) )) )
 80096a2:	e032      	b.n	800970a <RotateDecel+0xd2>
		{
			AngularAcceleration = -1*64*(T1*additional_ang_v*additional_ang_v / (2*deg));
 80096a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80096a8:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80097c0 <RotateDecel+0x188>
 80096ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80096b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80096b4:	ee67 6a27 	vmul.f32	s13, s14, s15
 80096b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80096bc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80096c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096c4:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 80097c4 <RotateDecel+0x18c>
 80096c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80096cc:	4b3e      	ldr	r3, [pc, #248]	; (80097c8 <RotateDecel+0x190>)
 80096ce:	edc3 7a00 	vstr	s15, [r3]
			if(CurrentVelocity[LEFT] > 500)
 80096d2:	4b3e      	ldr	r3, [pc, #248]	; (80097cc <RotateDecel+0x194>)
 80096d4:	edd3 7a00 	vldr	s15, [r3]
 80096d8:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80097d0 <RotateDecel+0x198>
 80096dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80096e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096e4:	dd09      	ble.n	80096fa <RotateDecel+0xc2>
				printf(": %f\r\n", move_angle);
 80096e6:	68b8      	ldr	r0, [r7, #8]
 80096e8:	f7fe fe66 	bl	80083b8 <__aeabi_f2d>
 80096ec:	4603      	mov	r3, r0
 80096ee:	460c      	mov	r4, r1
 80096f0:	461a      	mov	r2, r3
 80096f2:	4623      	mov	r3, r4
 80096f4:	4837      	ldr	r0, [pc, #220]	; (80097d4 <RotateDecel+0x19c>)
 80096f6:	f00c f94b 	bl	8015990 <iprintf>

			if( AngularV <= 0)
 80096fa:	4b37      	ldr	r3, [pc, #220]	; (80097d8 <RotateDecel+0x1a0>)
 80096fc:	edd3 7a00 	vldr	s15, [r3]
 8009700:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009704:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009708:	d945      	bls.n	8009796 <RotateDecel+0x15e>
		while( (move_angle > Angle))// &&  (( ( keep_pulse[LEFT]+move_pulse ) > ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]-move_pulse ) < ( TotalPulse[RIGHT] ) )) )
 800970a:	4b2c      	ldr	r3, [pc, #176]	; (80097bc <RotateDecel+0x184>)
 800970c:	edd3 7a00 	vldr	s15, [r3]
 8009710:	ed97 7a02 	vldr	s14, [r7, #8]
 8009714:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800971c:	dcc2      	bgt.n	80096a4 <RotateDecel+0x6c>
 800971e:	e03d      	b.n	800979c <RotateDecel+0x164>
				break;
		}

	}
	else if( rotate_ang_v < 0)
 8009720:	edd7 7a00 	vldr	s15, [r7]
 8009724:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800972c:	d536      	bpl.n	800979c <RotateDecel+0x164>
	{
		move_angle = -move_angle + Angle;
 800972e:	4b23      	ldr	r3, [pc, #140]	; (80097bc <RotateDecel+0x184>)
 8009730:	ed93 7a00 	vldr	s14, [r3]
 8009734:	edd7 7a02 	vldr	s15, [r7, #8]
 8009738:	ee77 7a67 	vsub.f32	s15, s14, s15
 800973c:	edc7 7a02 	vstr	s15, [r7, #8]
		//printf(" \r\n");
		while( (move_angle < Angle) )//&&  (( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulse[RIGHT] ) )) )
 8009740:	e01e      	b.n	8009780 <RotateDecel+0x148>
		{
			AngularAcceleration = 64*(T1*additional_ang_v*additional_ang_v / (2*deg));
 8009742:	edd7 7a03 	vldr	s15, [r7, #12]
 8009746:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80097c0 <RotateDecel+0x188>
 800974a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800974e:	edd7 7a03 	vldr	s15, [r7, #12]
 8009752:	ee67 6a27 	vmul.f32	s13, s14, s15
 8009756:	edd7 7a01 	vldr	s15, [r7, #4]
 800975a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800975e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009762:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80097dc <RotateDecel+0x1a4>
 8009766:	ee67 7a87 	vmul.f32	s15, s15, s14
 800976a:	4b17      	ldr	r3, [pc, #92]	; (80097c8 <RotateDecel+0x190>)
 800976c:	edc3 7a00 	vstr	s15, [r3]

			if( AngularV >= 0)
 8009770:	4b19      	ldr	r3, [pc, #100]	; (80097d8 <RotateDecel+0x1a0>)
 8009772:	edd3 7a00 	vldr	s15, [r3]
 8009776:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800977a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800977e:	da0c      	bge.n	800979a <RotateDecel+0x162>
		while( (move_angle < Angle) )//&&  (( ( keep_pulse[LEFT]-move_pulse ) < ( TotalPulse[LEFT] ) ) && ( ( keep_pulse[RIGHT]+move_pulse ) > ( TotalPulse[RIGHT] ) )) )
 8009780:	4b0e      	ldr	r3, [pc, #56]	; (80097bc <RotateDecel+0x184>)
 8009782:	edd3 7a00 	vldr	s15, [r3]
 8009786:	ed97 7a02 	vldr	s14, [r7, #8]
 800978a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800978e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009792:	d4d6      	bmi.n	8009742 <RotateDecel+0x10a>
 8009794:	e002      	b.n	800979c <RotateDecel+0x164>
				break;
 8009796:	bf00      	nop
 8009798:	e000      	b.n	800979c <RotateDecel+0x164>
				break;
 800979a:	bf00      	nop
		}

	}
	AngularAcceleration = 0;
 800979c:	4b0a      	ldr	r3, [pc, #40]	; (80097c8 <RotateDecel+0x190>)
 800979e:	f04f 0200 	mov.w	r2, #0
 80097a2:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 80097a4:	4b0e      	ldr	r3, [pc, #56]	; (80097e0 <RotateDecel+0x1a8>)
 80097a6:	f04f 0200 	mov.w	r2, #0
 80097aa:	601a      	str	r2, [r3, #0]
}
 80097ac:	bf00      	nop
 80097ae:	3714      	adds	r7, #20
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd90      	pop	{r4, r7, pc}
 80097b4:	f3af 8000 	nop.w
 80097b8:	40668000 	.word	0x40668000
 80097bc:	20000260 	.word	0x20000260
 80097c0:	3a83126f 	.word	0x3a83126f
 80097c4:	c2800000 	.word	0xc2800000
 80097c8:	20000430 	.word	0x20000430
 80097cc:	20000448 	.word	0x20000448
 80097d0:	43fa0000 	.word	0x43fa0000
 80097d4:	08019d74 	.word	0x08019d74
 80097d8:	2000025c 	.word	0x2000025c
 80097dc:	42800000 	.word	0x42800000
 80097e0:	20000414 	.word	0x20000414
 80097e4:	54442d18 	.word	0x54442d18
 80097e8:	400921fb 	.word	0x400921fb
 80097ec:	00000000 	.word	0x00000000

080097f0 <Rotate>:
void Rotate(float deg, float ang_accel)
{
 80097f0:	b590      	push	{r4, r7, lr}
 80097f2:	b085      	sub	sp, #20
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	ed87 0a01 	vstr	s0, [r7, #4]
 80097fa:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = rotate;
 80097fe:	4b4a      	ldr	r3, [pc, #296]	; (8009928 <Rotate+0x138>)
 8009800:	2203      	movs	r2, #3
 8009802:	711a      	strb	r2, [r3, #4]
//	}
//	InitPulse((int*)(&(TIM3->CNT)), INITIAL_PULSE);
//	InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//	ResetCounter();

	WallWarn();
 8009804:	f7ff fc7c 	bl	8009100 <WallWarn>
	ControlWall(); //
 8009808:	f7ff fc86 	bl	8009118 <ControlWall>
	RotateAccel(deg*30/90, ang_accel);//15
 800980c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009810:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8009814:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009818:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800992c <Rotate+0x13c>
 800981c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009820:	edd7 0a00 	vldr	s1, [r7]
 8009824:	eeb0 0a66 	vmov.f32	s0, s13
 8009828:	f7ff fdd2 	bl	80093d0 <RotateAccel>
	//printf(" : %f\r\n",AngularV);//1.74
	//printf(" : %f\r\n",AngularAcceleration);
	RotateConst(deg*30/90, ang_accel);//25
 800982c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009830:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8009834:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009838:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800992c <Rotate+0x13c>
 800983c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009840:	edd7 0a00 	vldr	s1, [r7]
 8009844:	eeb0 0a66 	vmov.f32	s0, s13
 8009848:	f7ff fe6a 	bl	8009520 <RotateConst>
	RotateDecel(deg*30/90, ang_accel);//50
 800984c:	edd7 7a01 	vldr	s15, [r7, #4]
 8009850:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8009854:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009858:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800992c <Rotate+0x13c>
 800985c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009860:	edd7 0a00 	vldr	s1, [r7]
 8009864:	eeb0 0a66 	vmov.f32	s0, s13
 8009868:	f7ff fee6 	bl	8009638 <RotateDecel>
//			TargetAngularV = ang_accel;
//			printf("deg:, Angle, AngularV : %f, %f\r\n",Angle, AngularV );
//		}
//
//	}
	WaitStopAndReset();
 800986c:	f7ff fd6c 	bl	8009348 <WaitStopAndReset>
	ControlWall();
 8009870:	f7ff fc52 	bl	8009118 <ControlWall>
	int target_pulse = (int)( (deg/360) * ROTATE_PULSE);
 8009874:	edd7 7a01 	vldr	s15, [r7, #4]
 8009878:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8009930 <Rotate+0x140>
 800987c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009880:	ee16 0a90 	vmov	r0, s13
 8009884:	f7fe fd98 	bl	80083b8 <__aeabi_f2d>
 8009888:	a325      	add	r3, pc, #148	; (adr r3, 8009920 <Rotate+0x130>)
 800988a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800988e:	f7fe fdeb 	bl	8008468 <__aeabi_dmul>
 8009892:	4603      	mov	r3, r0
 8009894:	460c      	mov	r4, r1
 8009896:	4618      	mov	r0, r3
 8009898:	4621      	mov	r1, r4
 800989a:	f7ff f895 	bl	80089c8 <__aeabi_d2iz>
 800989e:	4603      	mov	r3, r0
 80098a0:	60fb      	str	r3, [r7, #12]
	if(ang_accel < 0)
 80098a2:	edd7 7a00 	vldr	s15, [r7]
 80098a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80098aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098ae:	d513      	bpl.n	80098d8 <Rotate+0xe8>
	{
		KeepPulse[LEFT] -= target_pulse/2;
 80098b0:	4b20      	ldr	r3, [pc, #128]	; (8009934 <Rotate+0x144>)
 80098b2:	681a      	ldr	r2, [r3, #0]
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	0fd9      	lsrs	r1, r3, #31
 80098b8:	440b      	add	r3, r1
 80098ba:	105b      	asrs	r3, r3, #1
 80098bc:	425b      	negs	r3, r3
 80098be:	4413      	add	r3, r2
 80098c0:	4a1c      	ldr	r2, [pc, #112]	; (8009934 <Rotate+0x144>)
 80098c2:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] += target_pulse/2;
 80098c4:	4b1b      	ldr	r3, [pc, #108]	; (8009934 <Rotate+0x144>)
 80098c6:	685a      	ldr	r2, [r3, #4]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	0fd9      	lsrs	r1, r3, #31
 80098cc:	440b      	add	r3, r1
 80098ce:	105b      	asrs	r3, r3, #1
 80098d0:	4413      	add	r3, r2
 80098d2:	4a18      	ldr	r2, [pc, #96]	; (8009934 <Rotate+0x144>)
 80098d4:	6053      	str	r3, [r2, #4]
 80098d6:	e019      	b.n	800990c <Rotate+0x11c>
	}
	else 	if(ang_accel > 0)
 80098d8:	edd7 7a00 	vldr	s15, [r7]
 80098dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80098e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098e4:	dd12      	ble.n	800990c <Rotate+0x11c>
	{
		KeepPulse[LEFT] += target_pulse/2;
 80098e6:	4b13      	ldr	r3, [pc, #76]	; (8009934 <Rotate+0x144>)
 80098e8:	681a      	ldr	r2, [r3, #0]
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	0fd9      	lsrs	r1, r3, #31
 80098ee:	440b      	add	r3, r1
 80098f0:	105b      	asrs	r3, r3, #1
 80098f2:	4413      	add	r3, r2
 80098f4:	4a0f      	ldr	r2, [pc, #60]	; (8009934 <Rotate+0x144>)
 80098f6:	6013      	str	r3, [r2, #0]
		KeepPulse[RIGHT] -= target_pulse/2;
 80098f8:	4b0e      	ldr	r3, [pc, #56]	; (8009934 <Rotate+0x144>)
 80098fa:	685a      	ldr	r2, [r3, #4]
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	0fd9      	lsrs	r1, r3, #31
 8009900:	440b      	add	r3, r1
 8009902:	105b      	asrs	r3, r3, #1
 8009904:	425b      	negs	r3, r3
 8009906:	4413      	add	r3, r2
 8009908:	4a0a      	ldr	r2, [pc, #40]	; (8009934 <Rotate+0x144>)
 800990a:	6053      	str	r3, [r2, #4]
	}
	KeepPulse[BODY] = KeepPulse[BODY];
 800990c:	4b09      	ldr	r3, [pc, #36]	; (8009934 <Rotate+0x144>)
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	4a08      	ldr	r2, [pc, #32]	; (8009934 <Rotate+0x144>)
 8009912:	6093      	str	r3, [r2, #8]

	//printf("\r\n");
}
 8009914:	bf00      	nop
 8009916:	3714      	adds	r7, #20
 8009918:	46bd      	mov	sp, r7
 800991a:	bd90      	pop	{r4, r7, pc}
 800991c:	f3af 8000 	nop.w
 8009920:	fbd97ce5 	.word	0xfbd97ce5
 8009924:	40fd5bf5 	.word	0x40fd5bf5
 8009928:	20000000 	.word	0x20000000
 800992c:	42b40000 	.word	0x42b40000
 8009930:	43b40000 	.word	0x43b40000
 8009934:	2000046c 	.word	0x2000046c

08009938 <SlalomRight>:
//}

//1
//2
void SlalomRight()	//
{
 8009938:	b5b0      	push	{r4, r5, r7, lr}
 800993a:	b08a      	sub	sp, #40	; 0x28
 800993c:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 800993e:	4b90      	ldr	r3, [pc, #576]	; (8009b80 <SlalomRight+0x248>)
 8009940:	2202      	movs	r2, #2
 8009942:	711a      	strb	r2, [r3, #4]
	ControlWall();
 8009944:	f7ff fbe8 	bl	8009118 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009948:	4b8e      	ldr	r3, [pc, #568]	; (8009b84 <SlalomRight+0x24c>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = Sla.Pre;         //
 800994e:	4b8e      	ldr	r3, [pc, #568]	; (8009b88 <SlalomRight+0x250>)
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	623b      	str	r3, [r7, #32]
	float fol = Sla.Fol;         //
 8009954:	4b8c      	ldr	r3, [pc, #560]	; (8009b88 <SlalomRight+0x250>)
 8009956:	685b      	ldr	r3, [r3, #4]
 8009958:	61fb      	str	r3, [r7, #28]
	float alpha_turn = Sla.Alpha;//046;//125;//16;//0.015*13;  //
 800995a:	4b8b      	ldr	r3, [pc, #556]	; (8009b88 <SlalomRight+0x250>)
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	61bb      	str	r3, [r7, #24]
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009960:	4b89      	ldr	r3, [pc, #548]	; (8009b88 <SlalomRight+0x250>)
 8009962:	68db      	ldr	r3, [r3, #12]
 8009964:	4618      	mov	r0, r3
 8009966:	f7fe fd27 	bl	80083b8 <__aeabi_f2d>
 800996a:	a381      	add	r3, pc, #516	; (adr r3, 8009b70 <SlalomRight+0x238>)
 800996c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009970:	f7fe fd7a 	bl	8008468 <__aeabi_dmul>
 8009974:	4603      	mov	r3, r0
 8009976:	460c      	mov	r4, r1
 8009978:	4618      	mov	r0, r3
 800997a:	4621      	mov	r1, r4
 800997c:	f04f 0200 	mov.w	r2, #0
 8009980:	4b82      	ldr	r3, [pc, #520]	; (8009b8c <SlalomRight+0x254>)
 8009982:	f7fe fe9b 	bl	80086bc <__aeabi_ddiv>
 8009986:	4603      	mov	r3, r0
 8009988:	460c      	mov	r4, r1
 800998a:	4618      	mov	r0, r3
 800998c:	4621      	mov	r1, r4
 800998e:	f7ff f863 	bl	8008a58 <__aeabi_d2f>
 8009992:	4603      	mov	r3, r0
 8009994:	617b      	str	r3, [r7, #20]
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 8009996:	4b7c      	ldr	r3, [pc, #496]	; (8009b88 <SlalomRight+0x250>)
 8009998:	691b      	ldr	r3, [r3, #16]
 800999a:	4618      	mov	r0, r3
 800999c:	f7fe fd0c 	bl	80083b8 <__aeabi_f2d>
 80099a0:	a373      	add	r3, pc, #460	; (adr r3, 8009b70 <SlalomRight+0x238>)
 80099a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a6:	f7fe fd5f 	bl	8008468 <__aeabi_dmul>
 80099aa:	4603      	mov	r3, r0
 80099ac:	460c      	mov	r4, r1
 80099ae:	4618      	mov	r0, r3
 80099b0:	4621      	mov	r1, r4
 80099b2:	f04f 0200 	mov.w	r2, #0
 80099b6:	4b75      	ldr	r3, [pc, #468]	; (8009b8c <SlalomRight+0x254>)
 80099b8:	f7fe fe80 	bl	80086bc <__aeabi_ddiv>
 80099bc:	4603      	mov	r3, r0
 80099be:	460c      	mov	r4, r1
 80099c0:	4618      	mov	r0, r3
 80099c2:	4621      	mov	r1, r4
 80099c4:	f7ff f848 	bl	8008a58 <__aeabi_d2f>
 80099c8:	4603      	mov	r3, r0
 80099ca:	613b      	str	r3, [r7, #16]
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 80099cc:	4b6e      	ldr	r3, [pc, #440]	; (8009b88 <SlalomRight+0x250>)
 80099ce:	695b      	ldr	r3, [r3, #20]
 80099d0:	4618      	mov	r0, r3
 80099d2:	f7fe fcf1 	bl	80083b8 <__aeabi_f2d>
 80099d6:	a366      	add	r3, pc, #408	; (adr r3, 8009b70 <SlalomRight+0x238>)
 80099d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099dc:	f7fe fd44 	bl	8008468 <__aeabi_dmul>
 80099e0:	4603      	mov	r3, r0
 80099e2:	460c      	mov	r4, r1
 80099e4:	4618      	mov	r0, r3
 80099e6:	4621      	mov	r1, r4
 80099e8:	f04f 0200 	mov.w	r2, #0
 80099ec:	4b67      	ldr	r3, [pc, #412]	; (8009b8c <SlalomRight+0x254>)
 80099ee:	f7fe fe65 	bl	80086bc <__aeabi_ddiv>
 80099f2:	4603      	mov	r3, r0
 80099f4:	460c      	mov	r4, r1
 80099f6:	4618      	mov	r0, r3
 80099f8:	4621      	mov	r1, r4
 80099fa:	f7ff f82d 	bl	8008a58 <__aeabi_d2f>
 80099fe:	4603      	mov	r3, r0
 8009a00:	60fb      	str	r3, [r7, #12]
	//
	float now_angv = AngularV;
 8009a02:	4b63      	ldr	r3, [pc, #396]	; (8009b90 <SlalomRight+0x258>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	60bb      	str	r3, [r7, #8]
	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009a08:	4b62      	ldr	r3, [pc, #392]	; (8009b94 <SlalomRight+0x25c>)
 8009a0a:	681a      	ldr	r2, [r3, #0]
 8009a0c:	4b61      	ldr	r3, [pc, #388]	; (8009b94 <SlalomRight+0x25c>)
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	4413      	add	r3, r2
 8009a12:	607b      	str	r3, [r7, #4]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009a14:	e00a      	b.n	8009a2c <SlalomRight+0xf4>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009a16:	4b60      	ldr	r3, [pc, #384]	; (8009b98 <SlalomRight+0x260>)
 8009a18:	f04f 0200 	mov.w	r2, #0
 8009a1c:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009a1e:	4b5f      	ldr	r3, [pc, #380]	; (8009b9c <SlalomRight+0x264>)
 8009a20:	f04f 0200 	mov.w	r2, #0
 8009a24:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009a26:	4a5e      	ldr	r2, [pc, #376]	; (8009ba0 <SlalomRight+0x268>)
 8009a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a2a:	6093      	str	r3, [r2, #8]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f7fe fcb1 	bl	8008394 <__aeabi_i2d>
 8009a32:	4604      	mov	r4, r0
 8009a34:	460d      	mov	r5, r1
 8009a36:	edd7 7a08 	vldr	s15, [r7, #32]
 8009a3a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009a3e:	ee17 0a90 	vmov	r0, s15
 8009a42:	f7fe fcb9 	bl	80083b8 <__aeabi_f2d>
 8009a46:	a34c      	add	r3, pc, #304	; (adr r3, 8009b78 <SlalomRight+0x240>)
 8009a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4c:	f7fe fe36 	bl	80086bc <__aeabi_ddiv>
 8009a50:	4602      	mov	r2, r0
 8009a52:	460b      	mov	r3, r1
 8009a54:	4620      	mov	r0, r4
 8009a56:	4629      	mov	r1, r5
 8009a58:	f7fe fb50 	bl	80080fc <__adddf3>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	460c      	mov	r4, r1
 8009a60:	4625      	mov	r5, r4
 8009a62:	461c      	mov	r4, r3
 8009a64:	4b4b      	ldr	r3, [pc, #300]	; (8009b94 <SlalomRight+0x25c>)
 8009a66:	681a      	ldr	r2, [r3, #0]
 8009a68:	4b4a      	ldr	r3, [pc, #296]	; (8009b94 <SlalomRight+0x25c>)
 8009a6a:	685b      	ldr	r3, [r3, #4]
 8009a6c:	4413      	add	r3, r2
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f7fe fc90 	bl	8008394 <__aeabi_i2d>
 8009a74:	4602      	mov	r2, r0
 8009a76:	460b      	mov	r3, r1
 8009a78:	4620      	mov	r0, r4
 8009a7a:	4629      	mov	r1, r5
 8009a7c:	f7fe ff84 	bl	8008988 <__aeabi_dcmpgt>
 8009a80:	4603      	mov	r3, r0
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d1c7      	bne.n	8009a16 <SlalomRight+0xde>

			////printf("1\r\n");
	}
	now_angv = AngularV;
 8009a86:	4b42      	ldr	r3, [pc, #264]	; (8009b90 <SlalomRight+0x258>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	60bb      	str	r3, [r7, #8]

	float start_angle = Angle;
 8009a8c:	4b45      	ldr	r3, [pc, #276]	; (8009ba4 <SlalomRight+0x26c>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	603b      	str	r3, [r7, #0]

	while(start_angle + ang1 > Angle)
 8009a92:	e005      	b.n	8009aa0 <SlalomRight+0x168>
	{

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			AngularAcceleration = alpha_turn;
 8009a94:	4a41      	ldr	r2, [pc, #260]	; (8009b9c <SlalomRight+0x264>)
 8009a96:	69bb      	ldr	r3, [r7, #24]
 8009a98:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009a9a:	4a41      	ldr	r2, [pc, #260]	; (8009ba0 <SlalomRight+0x268>)
 8009a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a9e:	6093      	str	r3, [r2, #8]
	while(start_angle + ang1 > Angle)
 8009aa0:	ed97 7a00 	vldr	s14, [r7]
 8009aa4:	edd7 7a05 	vldr	s15, [r7, #20]
 8009aa8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009aac:	4b3d      	ldr	r3, [pc, #244]	; (8009ba4 <SlalomRight+0x26c>)
 8009aae:	edd3 7a00 	vldr	s15, [r3]
 8009ab2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aba:	dceb      	bgt.n	8009a94 <SlalomRight+0x15c>
			}
#endif

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009abc:	4b37      	ldr	r3, [pc, #220]	; (8009b9c <SlalomRight+0x264>)
 8009abe:	f04f 0200 	mov.w	r2, #0
 8009ac2:	601a      	str	r2, [r3, #0]
	now_angv = AngularV;
 8009ac4:	4b32      	ldr	r3, [pc, #200]	; (8009b90 <SlalomRight+0x258>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	60bb      	str	r3, [r7, #8]
	//alpha_flag = 0;

	while(start_angle + ang2 > Angle)
 8009aca:	e006      	b.n	8009ada <SlalomRight+0x1a2>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009acc:	4b32      	ldr	r3, [pc, #200]	; (8009b98 <SlalomRight+0x260>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	4a31      	ldr	r2, [pc, #196]	; (8009b98 <SlalomRight+0x260>)
 8009ad2:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009ad4:	4a32      	ldr	r2, [pc, #200]	; (8009ba0 <SlalomRight+0x268>)
 8009ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad8:	6093      	str	r3, [r2, #8]
	while(start_angle + ang2 > Angle)
 8009ada:	ed97 7a00 	vldr	s14, [r7]
 8009ade:	edd7 7a04 	vldr	s15, [r7, #16]
 8009ae2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009ae6:	4b2f      	ldr	r3, [pc, #188]	; (8009ba4 <SlalomRight+0x26c>)
 8009ae8:	edd3 7a00 	vldr	s15, [r3]
 8009aec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009af4:	dcea      	bgt.n	8009acc <SlalomRight+0x194>

			}
#endif
	}

	now_angv = AngularV;
 8009af6:	4b26      	ldr	r3, [pc, #152]	; (8009b90 <SlalomRight+0x258>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	60bb      	str	r3, [r7, #8]
	while( start_angle + ang3 > Angle)
 8009afc:	e016      	b.n	8009b2c <SlalomRight+0x1f4>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
			AngularAcceleration = -alpha_turn;
 8009afe:	edd7 7a06 	vldr	s15, [r7, #24]
 8009b02:	eef1 7a67 	vneg.f32	s15, s15
 8009b06:	4b25      	ldr	r3, [pc, #148]	; (8009b9c <SlalomRight+0x264>)
 8009b08:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV < 0)
 8009b0c:	4b22      	ldr	r3, [pc, #136]	; (8009b98 <SlalomRight+0x260>)
 8009b0e:	edd3 7a00 	vldr	s15, [r3]
 8009b12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b1a:	d504      	bpl.n	8009b26 <SlalomRight+0x1ee>
			{
				TargetAngularV = 0;
 8009b1c:	4b1e      	ldr	r3, [pc, #120]	; (8009b98 <SlalomRight+0x260>)
 8009b1e:	f04f 0200 	mov.w	r2, #0
 8009b22:	601a      	str	r2, [r3, #0]
				break;
 8009b24:	e010      	b.n	8009b48 <SlalomRight+0x210>
			}
			TargetVelocity[BODY] = v_turn;
 8009b26:	4a1e      	ldr	r2, [pc, #120]	; (8009ba0 <SlalomRight+0x268>)
 8009b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b2a:	6093      	str	r3, [r2, #8]
	while( start_angle + ang3 > Angle)
 8009b2c:	ed97 7a00 	vldr	s14, [r7]
 8009b30:	edd7 7a03 	vldr	s15, [r7, #12]
 8009b34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009b38:	4b1a      	ldr	r3, [pc, #104]	; (8009ba4 <SlalomRight+0x26c>)
 8009b3a:	edd3 7a00 	vldr	s15, [r3]
 8009b3e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b46:	dcda      	bgt.n	8009afe <SlalomRight+0x1c6>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009b48:	4b14      	ldr	r3, [pc, #80]	; (8009b9c <SlalomRight+0x264>)
 8009b4a:	f04f 0200 	mov.w	r2, #0
 8009b4e:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009b50:	4b11      	ldr	r3, [pc, #68]	; (8009b98 <SlalomRight+0x260>)
 8009b52:	f04f 0200 	mov.w	r2, #0
 8009b56:	601a      	str	r2, [r3, #0]
	Calc = SearchOrFast;
 8009b58:	4b13      	ldr	r3, [pc, #76]	; (8009ba8 <SlalomRight+0x270>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	4a13      	ldr	r2, [pc, #76]	; (8009bac <SlalomRight+0x274>)
 8009b5e:	6013      	str	r3, [r2, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009b60:	4b0c      	ldr	r3, [pc, #48]	; (8009b94 <SlalomRight+0x25c>)
 8009b62:	681a      	ldr	r2, [r3, #0]
 8009b64:	4b0b      	ldr	r3, [pc, #44]	; (8009b94 <SlalomRight+0x25c>)
 8009b66:	685b      	ldr	r3, [r3, #4]
 8009b68:	4413      	add	r3, r2
 8009b6a:	607b      	str	r3, [r7, #4]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009b6c:	e035      	b.n	8009bda <SlalomRight+0x2a2>
 8009b6e:	bf00      	nop
 8009b70:	54442d18 	.word	0x54442d18
 8009b74:	400921fb 	.word	0x400921fb
 8009b78:	367915b2 	.word	0x367915b2
 8009b7c:	3f502de0 	.word	0x3f502de0
 8009b80:	20000000 	.word	0x20000000
 8009b84:	2000052c 	.word	0x2000052c
 8009b88:	20000454 	.word	0x20000454
 8009b8c:	40668000 	.word	0x40668000
 8009b90:	2000025c 	.word	0x2000025c
 8009b94:	2000043c 	.word	0x2000043c
 8009b98:	20000414 	.word	0x20000414
 8009b9c:	20000430 	.word	0x20000430
 8009ba0:	20000404 	.word	0x20000404
 8009ba4:	20000260 	.word	0x20000260
 8009ba8:	200003fc 	.word	0x200003fc
 8009bac:	20000400 	.word	0x20000400
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009bb0:	4b33      	ldr	r3, [pc, #204]	; (8009c80 <SlalomRight+0x348>)
 8009bb2:	f04f 0200 	mov.w	r2, #0
 8009bb6:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009bb8:	4a32      	ldr	r2, [pc, #200]	; (8009c84 <SlalomRight+0x34c>)
 8009bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bbc:	6093      	str	r3, [r2, #8]
			//printf("2\r\n");

			//
			if(Calc == 0)
 8009bbe:	4b32      	ldr	r3, [pc, #200]	; (8009c88 <SlalomRight+0x350>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d109      	bne.n	8009bda <SlalomRight+0x2a2>
			{
				wall_set();//
 8009bc6:	f001 fe35 	bl	800b834 <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009bca:	2201      	movs	r2, #1
 8009bcc:	2101      	movs	r1, #1
 8009bce:	2002      	movs	r0, #2
 8009bd0:	f001 ffc2 	bl	800bb58 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009bd4:	4b2c      	ldr	r3, [pc, #176]	; (8009c88 <SlalomRight+0x350>)
 8009bd6:	2201      	movs	r2, #1
 8009bd8:	601a      	str	r2, [r3, #0]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f7fe fbda 	bl	8008394 <__aeabi_i2d>
 8009be0:	4604      	mov	r4, r0
 8009be2:	460d      	mov	r5, r1
 8009be4:	edd7 7a07 	vldr	s15, [r7, #28]
 8009be8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009bec:	ee17 0a90 	vmov	r0, s15
 8009bf0:	f7fe fbe2 	bl	80083b8 <__aeabi_f2d>
 8009bf4:	a31e      	add	r3, pc, #120	; (adr r3, 8009c70 <SlalomRight+0x338>)
 8009bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bfa:	f7fe fd5f 	bl	80086bc <__aeabi_ddiv>
 8009bfe:	4602      	mov	r2, r0
 8009c00:	460b      	mov	r3, r1
 8009c02:	4620      	mov	r0, r4
 8009c04:	4629      	mov	r1, r5
 8009c06:	f7fe fa79 	bl	80080fc <__adddf3>
 8009c0a:	4603      	mov	r3, r0
 8009c0c:	460c      	mov	r4, r1
 8009c0e:	4625      	mov	r5, r4
 8009c10:	461c      	mov	r4, r3
 8009c12:	4b1e      	ldr	r3, [pc, #120]	; (8009c8c <SlalomRight+0x354>)
 8009c14:	681a      	ldr	r2, [r3, #0]
 8009c16:	4b1d      	ldr	r3, [pc, #116]	; (8009c8c <SlalomRight+0x354>)
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	4413      	add	r3, r2
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	f7fe fbb9 	bl	8008394 <__aeabi_i2d>
 8009c22:	4602      	mov	r2, r0
 8009c24:	460b      	mov	r3, r1
 8009c26:	4620      	mov	r0, r4
 8009c28:	4629      	mov	r1, r5
 8009c2a:	f7fe fead 	bl	8008988 <__aeabi_dcmpgt>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d1bd      	bne.n	8009bb0 <SlalomRight+0x278>
			}
	}
	TargetAngle += 90*M_PI/180;
 8009c34:	4b16      	ldr	r3, [pc, #88]	; (8009c90 <SlalomRight+0x358>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	4618      	mov	r0, r3
 8009c3a:	f7fe fbbd 	bl	80083b8 <__aeabi_f2d>
 8009c3e:	a30e      	add	r3, pc, #56	; (adr r3, 8009c78 <SlalomRight+0x340>)
 8009c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c44:	f7fe fa5a 	bl	80080fc <__adddf3>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	460c      	mov	r4, r1
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	4621      	mov	r1, r4
 8009c50:	f7fe ff02 	bl	8008a58 <__aeabi_d2f>
 8009c54:	4602      	mov	r2, r0
 8009c56:	4b0e      	ldr	r3, [pc, #56]	; (8009c90 <SlalomRight+0x358>)
 8009c58:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009c5a:	4b0c      	ldr	r3, [pc, #48]	; (8009c8c <SlalomRight+0x354>)
 8009c5c:	689b      	ldr	r3, [r3, #8]
 8009c5e:	4a0d      	ldr	r2, [pc, #52]	; (8009c94 <SlalomRight+0x35c>)
 8009c60:	6093      	str	r3, [r2, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 8009c62:	bf00      	nop
 8009c64:	3728      	adds	r7, #40	; 0x28
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bdb0      	pop	{r4, r5, r7, pc}
 8009c6a:	bf00      	nop
 8009c6c:	f3af 8000 	nop.w
 8009c70:	367915b2 	.word	0x367915b2
 8009c74:	3f502de0 	.word	0x3f502de0
 8009c78:	54442d18 	.word	0x54442d18
 8009c7c:	3ff921fb 	.word	0x3ff921fb
 8009c80:	20000414 	.word	0x20000414
 8009c84:	20000404 	.word	0x20000404
 8009c88:	20000400 	.word	0x20000400
 8009c8c:	2000043c 	.word	0x2000043c
 8009c90:	20000438 	.word	0x20000438
 8009c94:	2000046c 	.word	0x2000046c

08009c98 <SlalomLeft>:
void SlalomLeft()	//
{
 8009c98:	b5b0      	push	{r4, r5, r7, lr}
 8009c9a:	b08a      	sub	sp, #40	; 0x28
 8009c9c:	af00      	add	r7, sp, #0
	//
	//keep
	Pos.Act = slalom;
 8009c9e:	4b8c      	ldr	r3, [pc, #560]	; (8009ed0 <SlalomLeft+0x238>)
 8009ca0:	2202      	movs	r2, #2
 8009ca2:	711a      	strb	r2, [r3, #4]
	ControlWall();
 8009ca4:	f7ff fa38 	bl	8009118 <ControlWall>
	//
	//

	// 

	float v_turn = ExploreVelocity;       //
 8009ca8:	4b8a      	ldr	r3, [pc, #552]	; (8009ed4 <SlalomLeft+0x23c>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	627b      	str	r3, [r7, #36]	; 0x24
	float pre = Sla.Pre;         //
 8009cae:	4b8a      	ldr	r3, [pc, #552]	; (8009ed8 <SlalomLeft+0x240>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	623b      	str	r3, [r7, #32]
	float fol = Sla.Fol;         //
 8009cb4:	4b88      	ldr	r3, [pc, #544]	; (8009ed8 <SlalomLeft+0x240>)
 8009cb6:	685b      	ldr	r3, [r3, #4]
 8009cb8:	61fb      	str	r3, [r7, #28]
	float alpha_turn = -Sla.Alpha;//046;//125;//16;//0.015*13;  //s
 8009cba:	4b87      	ldr	r3, [pc, #540]	; (8009ed8 <SlalomLeft+0x240>)
 8009cbc:	edd3 7a02 	vldr	s15, [r3, #8]
 8009cc0:	eef1 7a67 	vneg.f32	s15, s15
 8009cc4:	edc7 7a06 	vstr	s15, [r7, #24]
	float ang1 = Sla.Theta1*M_PI/180;         //0ang1
 8009cc8:	4b83      	ldr	r3, [pc, #524]	; (8009ed8 <SlalomLeft+0x240>)
 8009cca:	68db      	ldr	r3, [r3, #12]
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f7fe fb73 	bl	80083b8 <__aeabi_f2d>
 8009cd2:	a37b      	add	r3, pc, #492	; (adr r3, 8009ec0 <SlalomLeft+0x228>)
 8009cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd8:	f7fe fbc6 	bl	8008468 <__aeabi_dmul>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	460c      	mov	r4, r1
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	4621      	mov	r1, r4
 8009ce4:	f04f 0200 	mov.w	r2, #0
 8009ce8:	4b7c      	ldr	r3, [pc, #496]	; (8009edc <SlalomLeft+0x244>)
 8009cea:	f7fe fce7 	bl	80086bc <__aeabi_ddiv>
 8009cee:	4603      	mov	r3, r0
 8009cf0:	460c      	mov	r4, r1
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	4621      	mov	r1, r4
 8009cf6:	f7fe feaf 	bl	8008a58 <__aeabi_d2f>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	617b      	str	r3, [r7, #20]
	float ang2 = Sla.Theta2*M_PI/180;         //ang1ang2
 8009cfe:	4b76      	ldr	r3, [pc, #472]	; (8009ed8 <SlalomLeft+0x240>)
 8009d00:	691b      	ldr	r3, [r3, #16]
 8009d02:	4618      	mov	r0, r3
 8009d04:	f7fe fb58 	bl	80083b8 <__aeabi_f2d>
 8009d08:	a36d      	add	r3, pc, #436	; (adr r3, 8009ec0 <SlalomLeft+0x228>)
 8009d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0e:	f7fe fbab 	bl	8008468 <__aeabi_dmul>
 8009d12:	4603      	mov	r3, r0
 8009d14:	460c      	mov	r4, r1
 8009d16:	4618      	mov	r0, r3
 8009d18:	4621      	mov	r1, r4
 8009d1a:	f04f 0200 	mov.w	r2, #0
 8009d1e:	4b6f      	ldr	r3, [pc, #444]	; (8009edc <SlalomLeft+0x244>)
 8009d20:	f7fe fccc 	bl	80086bc <__aeabi_ddiv>
 8009d24:	4603      	mov	r3, r0
 8009d26:	460c      	mov	r4, r1
 8009d28:	4618      	mov	r0, r3
 8009d2a:	4621      	mov	r1, r4
 8009d2c:	f7fe fe94 	bl	8008a58 <__aeabi_d2f>
 8009d30:	4603      	mov	r3, r0
 8009d32:	613b      	str	r3, [r7, #16]
	float ang3 = Sla.Theta3*M_PI/180;         //ang2ang3
 8009d34:	4b68      	ldr	r3, [pc, #416]	; (8009ed8 <SlalomLeft+0x240>)
 8009d36:	695b      	ldr	r3, [r3, #20]
 8009d38:	4618      	mov	r0, r3
 8009d3a:	f7fe fb3d 	bl	80083b8 <__aeabi_f2d>
 8009d3e:	a360      	add	r3, pc, #384	; (adr r3, 8009ec0 <SlalomLeft+0x228>)
 8009d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d44:	f7fe fb90 	bl	8008468 <__aeabi_dmul>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	460c      	mov	r4, r1
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	4621      	mov	r1, r4
 8009d50:	f04f 0200 	mov.w	r2, #0
 8009d54:	4b61      	ldr	r3, [pc, #388]	; (8009edc <SlalomLeft+0x244>)
 8009d56:	f7fe fcb1 	bl	80086bc <__aeabi_ddiv>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	460c      	mov	r4, r1
 8009d5e:	4618      	mov	r0, r3
 8009d60:	4621      	mov	r1, r4
 8009d62:	f7fe fe79 	bl	8008a58 <__aeabi_d2f>
 8009d66:	4603      	mov	r3, r0
 8009d68:	60fb      	str	r3, [r7, #12]
	//

	int now_pulse;
	//if
	//static0
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];	//
 8009d6a:	4b5d      	ldr	r3, [pc, #372]	; (8009ee0 <SlalomLeft+0x248>)
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	4b5c      	ldr	r3, [pc, #368]	; (8009ee0 <SlalomLeft+0x248>)
 8009d70:	685b      	ldr	r3, [r3, #4]
 8009d72:	4413      	add	r3, r2
 8009d74:	60bb      	str	r3, [r7, #8]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009d76:	e00a      	b.n	8009d8e <SlalomLeft+0xf6>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009d78:	4b5a      	ldr	r3, [pc, #360]	; (8009ee4 <SlalomLeft+0x24c>)
 8009d7a:	f04f 0200 	mov.w	r2, #0
 8009d7e:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 8009d80:	4b59      	ldr	r3, [pc, #356]	; (8009ee8 <SlalomLeft+0x250>)
 8009d82:	f04f 0200 	mov.w	r2, #0
 8009d86:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009d88:	4a58      	ldr	r2, [pc, #352]	; (8009eec <SlalomLeft+0x254>)
 8009d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d8c:	6093      	str	r3, [r2, #8]
	while( now_pulse + (2*pre/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) ) //
 8009d8e:	68b8      	ldr	r0, [r7, #8]
 8009d90:	f7fe fb00 	bl	8008394 <__aeabi_i2d>
 8009d94:	4604      	mov	r4, r0
 8009d96:	460d      	mov	r5, r1
 8009d98:	edd7 7a08 	vldr	s15, [r7, #32]
 8009d9c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009da0:	ee17 0a90 	vmov	r0, s15
 8009da4:	f7fe fb08 	bl	80083b8 <__aeabi_f2d>
 8009da8:	a347      	add	r3, pc, #284	; (adr r3, 8009ec8 <SlalomLeft+0x230>)
 8009daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dae:	f7fe fc85 	bl	80086bc <__aeabi_ddiv>
 8009db2:	4602      	mov	r2, r0
 8009db4:	460b      	mov	r3, r1
 8009db6:	4620      	mov	r0, r4
 8009db8:	4629      	mov	r1, r5
 8009dba:	f7fe f99f 	bl	80080fc <__adddf3>
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	460c      	mov	r4, r1
 8009dc2:	4625      	mov	r5, r4
 8009dc4:	461c      	mov	r4, r3
 8009dc6:	4b46      	ldr	r3, [pc, #280]	; (8009ee0 <SlalomLeft+0x248>)
 8009dc8:	681a      	ldr	r2, [r3, #0]
 8009dca:	4b45      	ldr	r3, [pc, #276]	; (8009ee0 <SlalomLeft+0x248>)
 8009dcc:	685b      	ldr	r3, [r3, #4]
 8009dce:	4413      	add	r3, r2
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	f7fe fadf 	bl	8008394 <__aeabi_i2d>
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	460b      	mov	r3, r1
 8009dda:	4620      	mov	r0, r4
 8009ddc:	4629      	mov	r1, r5
 8009dde:	f7fe fdd3 	bl	8008988 <__aeabi_dcmpgt>
 8009de2:	4603      	mov	r3, r0
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d1c7      	bne.n	8009d78 <SlalomLeft+0xe0>

			////printf("1\r\n");
	}


	float start_angle = Angle;
 8009de8:	4b41      	ldr	r3, [pc, #260]	; (8009ef0 <SlalomLeft+0x258>)
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	607b      	str	r3, [r7, #4]
	while(start_angle - ang1 < Angle)
 8009dee:	e005      	b.n	8009dfc <SlalomLeft+0x164>
	{

			//velocity_ctrl_flag = 1;
			//
			//alpha_flag = 1;
			AngularAcceleration = alpha_turn;
 8009df0:	4a3d      	ldr	r2, [pc, #244]	; (8009ee8 <SlalomLeft+0x250>)
 8009df2:	69bb      	ldr	r3, [r7, #24]
 8009df4:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009df6:	4a3d      	ldr	r2, [pc, #244]	; (8009eec <SlalomLeft+0x254>)
 8009df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dfa:	6093      	str	r3, [r2, #8]
	while(start_angle - ang1 < Angle)
 8009dfc:	ed97 7a01 	vldr	s14, [r7, #4]
 8009e00:	edd7 7a05 	vldr	s15, [r7, #20]
 8009e04:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009e08:	4b39      	ldr	r3, [pc, #228]	; (8009ef0 <SlalomLeft+0x258>)
 8009e0a:	edd3 7a00 	vldr	s15, [r3]
 8009e0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e16:	d4eb      	bmi.n	8009df0 <SlalomLeft+0x158>

			//printf("1\r\n");
	}
	AngularAcceleration = 0;
 8009e18:	4b33      	ldr	r3, [pc, #204]	; (8009ee8 <SlalomLeft+0x250>)
 8009e1a:	f04f 0200 	mov.w	r2, #0
 8009e1e:	601a      	str	r2, [r3, #0]
	//alpha_flag = 0;

	while(start_angle - ang2 < Angle)
 8009e20:	e006      	b.n	8009e30 <SlalomLeft+0x198>
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = TargetAngularV;
 8009e22:	4b30      	ldr	r3, [pc, #192]	; (8009ee4 <SlalomLeft+0x24c>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	4a2f      	ldr	r2, [pc, #188]	; (8009ee4 <SlalomLeft+0x24c>)
 8009e28:	6013      	str	r3, [r2, #0]
			TargetVelocity[BODY] = v_turn;
 8009e2a:	4a30      	ldr	r2, [pc, #192]	; (8009eec <SlalomLeft+0x254>)
 8009e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e2e:	6093      	str	r3, [r2, #8]
	while(start_angle - ang2 < Angle)
 8009e30:	ed97 7a01 	vldr	s14, [r7, #4]
 8009e34:	edd7 7a04 	vldr	s15, [r7, #16]
 8009e38:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009e3c:	4b2c      	ldr	r3, [pc, #176]	; (8009ef0 <SlalomLeft+0x258>)
 8009e3e:	edd3 7a00 	vldr	s15, [r3]
 8009e42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e4a:	d4ea      	bmi.n	8009e22 <SlalomLeft+0x18a>
			////printf("\r\n");
	}

	while( start_angle - ang3 < Angle)
 8009e4c:	e016      	b.n	8009e7c <SlalomLeft+0x1e4>
	{

			//velocity_ctrl_flag = 1;
			//alpha_flag = 2;
			AngularAcceleration = -alpha_turn;
 8009e4e:	edd7 7a06 	vldr	s15, [r7, #24]
 8009e52:	eef1 7a67 	vneg.f32	s15, s15
 8009e56:	4b24      	ldr	r3, [pc, #144]	; (8009ee8 <SlalomLeft+0x250>)
 8009e58:	edc3 7a00 	vstr	s15, [r3]
			if(TargetAngularV > 0)
 8009e5c:	4b21      	ldr	r3, [pc, #132]	; (8009ee4 <SlalomLeft+0x24c>)
 8009e5e:	edd3 7a00 	vldr	s15, [r3]
 8009e62:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e6a:	dd04      	ble.n	8009e76 <SlalomLeft+0x1de>
			{
				TargetAngularV = 0;
 8009e6c:	4b1d      	ldr	r3, [pc, #116]	; (8009ee4 <SlalomLeft+0x24c>)
 8009e6e:	f04f 0200 	mov.w	r2, #0
 8009e72:	601a      	str	r2, [r3, #0]
				break;
 8009e74:	e010      	b.n	8009e98 <SlalomLeft+0x200>
			}
			TargetVelocity[BODY] = v_turn;
 8009e76:	4a1d      	ldr	r2, [pc, #116]	; (8009eec <SlalomLeft+0x254>)
 8009e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e7a:	6093      	str	r3, [r2, #8]
	while( start_angle - ang3 < Angle)
 8009e7c:	ed97 7a01 	vldr	s14, [r7, #4]
 8009e80:	edd7 7a03 	vldr	s15, [r7, #12]
 8009e84:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009e88:	4b19      	ldr	r3, [pc, #100]	; (8009ef0 <SlalomLeft+0x258>)
 8009e8a:	edd3 7a00 	vldr	s15, [r3]
 8009e8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e96:	d4da      	bmi.n	8009e4e <SlalomLeft+0x1b6>
			//printf("2\r\n");
	}
	//alpha_flag = 0;
	AngularAcceleration = 0;
 8009e98:	4b13      	ldr	r3, [pc, #76]	; (8009ee8 <SlalomLeft+0x250>)
 8009e9a:	f04f 0200 	mov.w	r2, #0
 8009e9e:	601a      	str	r2, [r3, #0]
	TargetAngularV = 0;
 8009ea0:	4b10      	ldr	r3, [pc, #64]	; (8009ee4 <SlalomLeft+0x24c>)
 8009ea2:	f04f 0200 	mov.w	r2, #0
 8009ea6:	601a      	str	r2, [r3, #0]
	Calc = SearchOrFast;
 8009ea8:	4b12      	ldr	r3, [pc, #72]	; (8009ef4 <SlalomLeft+0x25c>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	4a12      	ldr	r2, [pc, #72]	; (8009ef8 <SlalomLeft+0x260>)
 8009eae:	6013      	str	r3, [r2, #0]
	now_pulse = TotalPulse[LEFT] + TotalPulse[RIGHT];
 8009eb0:	4b0b      	ldr	r3, [pc, #44]	; (8009ee0 <SlalomLeft+0x248>)
 8009eb2:	681a      	ldr	r2, [r3, #0]
 8009eb4:	4b0a      	ldr	r3, [pc, #40]	; (8009ee0 <SlalomLeft+0x248>)
 8009eb6:	685b      	ldr	r3, [r3, #4]
 8009eb8:	4413      	add	r3, r2
 8009eba:	60bb      	str	r3, [r7, #8]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009ebc:	e033      	b.n	8009f26 <SlalomLeft+0x28e>
 8009ebe:	bf00      	nop
 8009ec0:	54442d18 	.word	0x54442d18
 8009ec4:	400921fb 	.word	0x400921fb
 8009ec8:	367915b2 	.word	0x367915b2
 8009ecc:	3f502de0 	.word	0x3f502de0
 8009ed0:	20000000 	.word	0x20000000
 8009ed4:	2000052c 	.word	0x2000052c
 8009ed8:	20000454 	.word	0x20000454
 8009edc:	40668000 	.word	0x40668000
 8009ee0:	2000043c 	.word	0x2000043c
 8009ee4:	20000414 	.word	0x20000414
 8009ee8:	20000430 	.word	0x20000430
 8009eec:	20000404 	.word	0x20000404
 8009ef0:	20000260 	.word	0x20000260
 8009ef4:	200003fc 	.word	0x200003fc
 8009ef8:	20000400 	.word	0x20000400
	{
			//velocity_ctrl_flag = 1;
			TargetAngularV = 0;
 8009efc:	4b32      	ldr	r3, [pc, #200]	; (8009fc8 <SlalomLeft+0x330>)
 8009efe:	f04f 0200 	mov.w	r2, #0
 8009f02:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = v_turn;
 8009f04:	4a31      	ldr	r2, [pc, #196]	; (8009fcc <SlalomLeft+0x334>)
 8009f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f08:	6093      	str	r3, [r2, #8]
			//printf("2\r\n");
			if(Calc == 0)
 8009f0a:	4b31      	ldr	r3, [pc, #196]	; (8009fd0 <SlalomLeft+0x338>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d109      	bne.n	8009f26 <SlalomLeft+0x28e>
			{
				wall_set();//
 8009f12:	f001 fc8f 	bl	800b834 <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 8009f16:	2201      	movs	r2, #1
 8009f18:	2101      	movs	r1, #1
 8009f1a:	2002      	movs	r0, #2
 8009f1c:	f001 fe1c 	bl	800bb58 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 8009f20:	4b2b      	ldr	r3, [pc, #172]	; (8009fd0 <SlalomLeft+0x338>)
 8009f22:	2201      	movs	r2, #1
 8009f24:	601a      	str	r2, [r3, #0]
	while( now_pulse + (2*fol/MM_PER_PULSE) > (TotalPulse[LEFT] + TotalPulse[RIGHT]) )
 8009f26:	68b8      	ldr	r0, [r7, #8]
 8009f28:	f7fe fa34 	bl	8008394 <__aeabi_i2d>
 8009f2c:	4604      	mov	r4, r0
 8009f2e:	460d      	mov	r5, r1
 8009f30:	edd7 7a07 	vldr	s15, [r7, #28]
 8009f34:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009f38:	ee17 0a90 	vmov	r0, s15
 8009f3c:	f7fe fa3c 	bl	80083b8 <__aeabi_f2d>
 8009f40:	a31d      	add	r3, pc, #116	; (adr r3, 8009fb8 <SlalomLeft+0x320>)
 8009f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f46:	f7fe fbb9 	bl	80086bc <__aeabi_ddiv>
 8009f4a:	4602      	mov	r2, r0
 8009f4c:	460b      	mov	r3, r1
 8009f4e:	4620      	mov	r0, r4
 8009f50:	4629      	mov	r1, r5
 8009f52:	f7fe f8d3 	bl	80080fc <__adddf3>
 8009f56:	4603      	mov	r3, r0
 8009f58:	460c      	mov	r4, r1
 8009f5a:	4625      	mov	r5, r4
 8009f5c:	461c      	mov	r4, r3
 8009f5e:	4b1d      	ldr	r3, [pc, #116]	; (8009fd4 <SlalomLeft+0x33c>)
 8009f60:	681a      	ldr	r2, [r3, #0]
 8009f62:	4b1c      	ldr	r3, [pc, #112]	; (8009fd4 <SlalomLeft+0x33c>)
 8009f64:	685b      	ldr	r3, [r3, #4]
 8009f66:	4413      	add	r3, r2
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f7fe fa13 	bl	8008394 <__aeabi_i2d>
 8009f6e:	4602      	mov	r2, r0
 8009f70:	460b      	mov	r3, r1
 8009f72:	4620      	mov	r0, r4
 8009f74:	4629      	mov	r1, r5
 8009f76:	f7fe fd07 	bl	8008988 <__aeabi_dcmpgt>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d1bd      	bne.n	8009efc <SlalomLeft+0x264>
			}
	}
	TargetAngle += -90*M_PI/180;
 8009f80:	4b15      	ldr	r3, [pc, #84]	; (8009fd8 <SlalomLeft+0x340>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	4618      	mov	r0, r3
 8009f86:	f7fe fa17 	bl	80083b8 <__aeabi_f2d>
 8009f8a:	a30d      	add	r3, pc, #52	; (adr r3, 8009fc0 <SlalomLeft+0x328>)
 8009f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f90:	f7fe f8b2 	bl	80080f8 <__aeabi_dsub>
 8009f94:	4603      	mov	r3, r0
 8009f96:	460c      	mov	r4, r1
 8009f98:	4618      	mov	r0, r3
 8009f9a:	4621      	mov	r1, r4
 8009f9c:	f7fe fd5c 	bl	8008a58 <__aeabi_d2f>
 8009fa0:	4602      	mov	r2, r0
 8009fa2:	4b0d      	ldr	r3, [pc, #52]	; (8009fd8 <SlalomLeft+0x340>)
 8009fa4:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += TotalPulse[BODY] - KeepPulse[BODY];
 8009fa6:	4b0b      	ldr	r3, [pc, #44]	; (8009fd4 <SlalomLeft+0x33c>)
 8009fa8:	689b      	ldr	r3, [r3, #8]
 8009faa:	4a0c      	ldr	r2, [pc, #48]	; (8009fdc <SlalomLeft+0x344>)
 8009fac:	6093      	str	r3, [r2, #8]
//	alpha = alpha_turnangleang1;
//	alpha = 0angleang2;
//	alpha = -alpha_turnangleang3;
//
//	folv_turn;
}
 8009fae:	bf00      	nop
 8009fb0:	3728      	adds	r7, #40	; 0x28
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bdb0      	pop	{r4, r5, r7, pc}
 8009fb6:	bf00      	nop
 8009fb8:	367915b2 	.word	0x367915b2
 8009fbc:	3f502de0 	.word	0x3f502de0
 8009fc0:	54442d18 	.word	0x54442d18
 8009fc4:	3ff921fb 	.word	0x3ff921fb
 8009fc8:	20000414 	.word	0x20000414
 8009fcc:	20000404 	.word	0x20000404
 8009fd0:	20000400 	.word	0x20000400
 8009fd4:	2000043c 	.word	0x2000043c
 8009fd8:	20000438 	.word	0x20000438
 8009fdc:	2000046c 	.word	0x2000046c

08009fe0 <Accel>:
//
void Accel(float add_distance, float explore_speed)
{
 8009fe0:	b5b0      	push	{r4, r5, r7, lr}
 8009fe2:	b084      	sub	sp, #16
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	ed87 0a01 	vstr	s0, [r7, #4]
 8009fea:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = accel;
 8009fee:	4b56      	ldr	r3, [pc, #344]	; (800a148 <Accel+0x168>)
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	711a      	strb	r2, [r3, #4]
	ControlWall();
 8009ff4:	f7ff f890 	bl	8009118 <ControlWall>
	TargetAngularV = 0;
 8009ff8:	4b54      	ldr	r3, [pc, #336]	; (800a14c <Accel+0x16c>)
 8009ffa:	f04f 0200 	mov.w	r2, #0
 8009ffe:	601a      	str	r2, [r3, #0]
	float additional_speed=0;
 800a000:	f04f 0300 	mov.w	r3, #0
 800a004:	60fb      	str	r3, [r7, #12]
	additional_speed = explore_speed - CurrentVelocity[BODY];
 800a006:	4b52      	ldr	r3, [pc, #328]	; (800a150 <Accel+0x170>)
 800a008:	edd3 7a02 	vldr	s15, [r3, #8]
 800a00c:	ed97 7a00 	vldr	s14, [r7]
 800a010:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a014:	edc7 7a03 	vstr	s15, [r7, #12]
	// =  - 
	//0
	 //TotalPulse[BODY];
	Acceleration = T1*additional_speed*additional_speed / (2*add_distance);
 800a018:	edd7 7a03 	vldr	s15, [r7, #12]
 800a01c:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800a154 <Accel+0x174>
 800a020:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a024:	edd7 7a03 	vldr	s15, [r7, #12]
 800a028:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a02c:	edd7 7a01 	vldr	s15, [r7, #4]
 800a030:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800a034:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a038:	4b47      	ldr	r3, [pc, #284]	; (800a158 <Accel+0x178>)
 800a03a:	edc3 7a00 	vstr	s15, [r3]
	WallWarn();
 800a03e:	f7ff f85f 	bl	8009100 <WallWarn>
	//printf("%d, %d\r\n",VelocityLeftOut,VelocityRightOut);
	int target_pulse = (int)(2*add_distance/MM_PER_PULSE);
 800a042:	edd7 7a01 	vldr	s15, [r7, #4]
 800a046:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a04a:	ee17 0a90 	vmov	r0, s15
 800a04e:	f7fe f9b3 	bl	80083b8 <__aeabi_f2d>
 800a052:	a339      	add	r3, pc, #228	; (adr r3, 800a138 <Accel+0x158>)
 800a054:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a058:	f7fe fb30 	bl	80086bc <__aeabi_ddiv>
 800a05c:	4603      	mov	r3, r0
 800a05e:	460c      	mov	r4, r1
 800a060:	4618      	mov	r0, r3
 800a062:	4621      	mov	r1, r4
 800a064:	f7fe fcb0 	bl	80089c8 <__aeabi_d2iz>
 800a068:	4603      	mov	r3, r0
 800a06a:	60bb      	str	r3, [r7, #8]

	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	//45mm90mm15000
	//90mm060000
	Calc = SearchOrFast;//Fast1
 800a06c:	4b3b      	ldr	r3, [pc, #236]	; (800a15c <Accel+0x17c>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	4a3b      	ldr	r2, [pc, #236]	; (800a160 <Accel+0x180>)
 800a072:	6013      	str	r3, [r2, #0]
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 800a074:	e035      	b.n	800a0e2 <Accel+0x102>
	{
		if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800a076:	4b3b      	ldr	r3, [pc, #236]	; (800a164 <Accel+0x184>)
 800a078:	689b      	ldr	r3, [r3, #8]
 800a07a:	4618      	mov	r0, r3
 800a07c:	f7fe f98a 	bl	8008394 <__aeabi_i2d>
 800a080:	4604      	mov	r4, r0
 800a082:	460d      	mov	r5, r1
 800a084:	68b8      	ldr	r0, [r7, #8]
 800a086:	f7fe f985 	bl	8008394 <__aeabi_i2d>
 800a08a:	a32d      	add	r3, pc, #180	; (adr r3, 800a140 <Accel+0x160>)
 800a08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a090:	f7fe f9ea 	bl	8008468 <__aeabi_dmul>
 800a094:	4602      	mov	r2, r0
 800a096:	460b      	mov	r3, r1
 800a098:	4620      	mov	r0, r4
 800a09a:	4629      	mov	r1, r5
 800a09c:	f7fe f82e 	bl	80080fc <__adddf3>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	460c      	mov	r4, r1
 800a0a4:	4625      	mov	r5, r4
 800a0a6:	461c      	mov	r4, r3
 800a0a8:	4b2f      	ldr	r3, [pc, #188]	; (800a168 <Accel+0x188>)
 800a0aa:	689b      	ldr	r3, [r3, #8]
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	f7fe f971 	bl	8008394 <__aeabi_i2d>
 800a0b2:	4602      	mov	r2, r0
 800a0b4:	460b      	mov	r3, r1
 800a0b6:	4620      	mov	r0, r4
 800a0b8:	4629      	mov	r1, r5
 800a0ba:	f7fe fc47 	bl	800894c <__aeabi_dcmplt>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d100      	bne.n	800a0c6 <Accel+0xe6>
 800a0c4:	e00d      	b.n	800a0e2 <Accel+0x102>
 800a0c6:	4b26      	ldr	r3, [pc, #152]	; (800a160 <Accel+0x180>)
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d109      	bne.n	800a0e2 <Accel+0x102>
		{
			wall_set();//
 800a0ce:	f001 fbb1 	bl	800b834 <wall_set>
			//
			make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 800a0d2:	2201      	movs	r2, #1
 800a0d4:	2101      	movs	r1, #1
 800a0d6:	2002      	movs	r0, #2
 800a0d8:	f001 fd3e 	bl	800bb58 <make_map>
			//UpdateWalkMap();
			//
			Calc = 1;
 800a0dc:	4b20      	ldr	r3, [pc, #128]	; (800a160 <Accel+0x180>)
 800a0de:	2201      	movs	r2, #1
 800a0e0:	601a      	str	r2, [r3, #0]
	while( ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY] ) )
 800a0e2:	4b20      	ldr	r3, [pc, #128]	; (800a164 <Accel+0x184>)
 800a0e4:	689a      	ldr	r2, [r3, #8]
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	441a      	add	r2, r3
 800a0ea:	4b1f      	ldr	r3, [pc, #124]	; (800a168 <Accel+0x188>)
 800a0ec:	689b      	ldr	r3, [r3, #8]
 800a0ee:	429a      	cmp	r2, r3
 800a0f0:	dcc1      	bgt.n	800a076 <Accel+0x96>
			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
			KeepCounter[RIGHT] = INITIAL_PULSE;
		}
#endif
	}
	Acceleration = 0;
 800a0f2:	4b19      	ldr	r3, [pc, #100]	; (800a158 <Accel+0x178>)
 800a0f4:	f04f 0200 	mov.w	r2, #0
 800a0f8:	601a      	str	r2, [r3, #0]
	//

	KeepPulse[BODY] += target_pulse;
 800a0fa:	4b1a      	ldr	r3, [pc, #104]	; (800a164 <Accel+0x184>)
 800a0fc:	689a      	ldr	r2, [r3, #8]
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	4413      	add	r3, r2
 800a102:	4a18      	ldr	r2, [pc, #96]	; (800a164 <Accel+0x184>)
 800a104:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a106:	4b17      	ldr	r3, [pc, #92]	; (800a164 <Accel+0x184>)
 800a108:	681a      	ldr	r2, [r3, #0]
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	0fd9      	lsrs	r1, r3, #31
 800a10e:	440b      	add	r3, r1
 800a110:	105b      	asrs	r3, r3, #1
 800a112:	4413      	add	r3, r2
 800a114:	4a13      	ldr	r2, [pc, #76]	; (800a164 <Accel+0x184>)
 800a116:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a118:	4b12      	ldr	r3, [pc, #72]	; (800a164 <Accel+0x184>)
 800a11a:	685a      	ldr	r2, [r3, #4]
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	0fd9      	lsrs	r1, r3, #31
 800a120:	440b      	add	r3, r1
 800a122:	105b      	asrs	r3, r3, #1
 800a124:	4413      	add	r3, r2
 800a126:	4a0f      	ldr	r2, [pc, #60]	; (800a164 <Accel+0x184>)
 800a128:	6053      	str	r3, [r2, #4]
	//
	//
//	float a_start = T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * START_ACCEL_DISTANCE);
//	float a= T1 * SEARCH_SPEED * SEARCH_SPEED /(2 * ACCE_DECE_DISTANCE);
//	float a_curve = T1 * SEARCH_SPEED * SEARCH_SPEED * (90+TREAD_WIDTH)*(90+TREAD_WIDTH) /(2 * 2 * CURVE_DISTANCE*90*90);
}
 800a12a:	bf00      	nop
 800a12c:	3710      	adds	r7, #16
 800a12e:	46bd      	mov	sp, r7
 800a130:	bdb0      	pop	{r4, r5, r7, pc}
 800a132:	bf00      	nop
 800a134:	f3af 8000 	nop.w
 800a138:	367915b2 	.word	0x367915b2
 800a13c:	3f502de0 	.word	0x3f502de0
 800a140:	9999999a 	.word	0x9999999a
 800a144:	3fe99999 	.word	0x3fe99999
 800a148:	20000000 	.word	0x20000000
 800a14c:	20000414 	.word	0x20000414
 800a150:	20000448 	.word	0x20000448
 800a154:	3a83126f 	.word	0x3a83126f
 800a158:	20000434 	.word	0x20000434
 800a15c:	200003fc 	.word	0x200003fc
 800a160:	20000400 	.word	0x20000400
 800a164:	2000046c 	.word	0x2000046c
 800a168:	2000043c 	.word	0x2000043c
 800a16c:	00000000 	.word	0x00000000

0800a170 <Decel>:
void Decel(float dec_distance, float end_speed)
{
 800a170:	b5b0      	push	{r4, r5, r7, lr}
 800a172:	b084      	sub	sp, #16
 800a174:	af00      	add	r7, sp, #0
 800a176:	ed87 0a01 	vstr	s0, [r7, #4]
 800a17a:	edc7 0a00 	vstr	s1, [r7]
	Pos.Act = decel;
 800a17e:	4b68      	ldr	r3, [pc, #416]	; (800a320 <Decel+0x1b0>)
 800a180:	2201      	movs	r2, #1
 800a182:	711a      	strb	r2, [r3, #4]
	//int keep_pulse = TotalPulse[BODY];
	float down_speed=0;
 800a184:	f04f 0300 	mov.w	r3, #0
 800a188:	60fb      	str	r3, [r7, #12]
	down_speed = CurrentVelocity[BODY] - end_speed;
 800a18a:	4b66      	ldr	r3, [pc, #408]	; (800a324 <Decel+0x1b4>)
 800a18c:	ed93 7a02 	vldr	s14, [r3, #8]
 800a190:	edd7 7a00 	vldr	s15, [r7]
 800a194:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a198:	edc7 7a03 	vstr	s15, [r7, #12]
	// =  - 
	//0
	Acceleration = -1 * (T1*down_speed*down_speed / (2*dec_distance) );
 800a19c:	edd7 7a03 	vldr	s15, [r7, #12]
 800a1a0:	ed9f 7a61 	vldr	s14, [pc, #388]	; 800a328 <Decel+0x1b8>
 800a1a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a1a8:	edd7 7a03 	vldr	s15, [r7, #12]
 800a1ac:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a1b0:	edd7 7a01 	vldr	s15, [r7, #4]
 800a1b4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800a1b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a1bc:	eef1 7a67 	vneg.f32	s15, s15
 800a1c0:	4b5a      	ldr	r3, [pc, #360]	; (800a32c <Decel+0x1bc>)
 800a1c2:	edc3 7a00 	vstr	s15, [r3]
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
	WallSafe();
 800a1c6:	f7fe ff8f 	bl	80090e8 <WallSafe>
	ControlWall();
 800a1ca:	f7fe ffa5 	bl	8009118 <ControlWall>
	//
	int target_pulse = (int)(2*dec_distance/MM_PER_PULSE);
 800a1ce:	edd7 7a01 	vldr	s15, [r7, #4]
 800a1d2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a1d6:	ee17 0a90 	vmov	r0, s15
 800a1da:	f7fe f8ed 	bl	80083b8 <__aeabi_f2d>
 800a1de:	a34c      	add	r3, pc, #304	; (adr r3, 800a310 <Decel+0x1a0>)
 800a1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e4:	f7fe fa6a 	bl	80086bc <__aeabi_ddiv>
 800a1e8:	4603      	mov	r3, r0
 800a1ea:	460c      	mov	r4, r1
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	4621      	mov	r1, r4
 800a1f0:	f7fe fbea 	bl	80089c8 <__aeabi_d2iz>
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	60bb      	str	r3, [r7, #8]
	//
		//while
		//
		//
	//KeepPulse[BODY]
	while( (	(Photo[FR]+Photo[FL]) < 3600) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800a1f8:	e052      	b.n	800a2a0 <Decel+0x130>
//			InitPulse((int*)(&(TIM4->CNT)), INITIAL_PULSE);
//			KeepCounter[RIGHT] = INITIAL_PULSE;
//		}
		//
		//ControlWall();
		if(TargetVelocity[BODY] <= 0)
 800a1fa:	4b4d      	ldr	r3, [pc, #308]	; (800a330 <Decel+0x1c0>)
 800a1fc:	edd3 7a02 	vldr	s15, [r3, #8]
 800a200:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a208:	d810      	bhi.n	800a22c <Decel+0xbc>
		{
			TargetVelocity[BODY] = 0;
 800a20a:	4b49      	ldr	r3, [pc, #292]	; (800a330 <Decel+0x1c0>)
 800a20c:	f04f 0200 	mov.w	r2, #0
 800a210:	609a      	str	r2, [r3, #8]
			Acceleration = 0;
 800a212:	4b46      	ldr	r3, [pc, #280]	; (800a32c <Decel+0x1bc>)
 800a214:	f04f 0200 	mov.w	r2, #0
 800a218:	601a      	str	r2, [r3, #0]
			TargetAngularV = 0;
 800a21a:	4b46      	ldr	r3, [pc, #280]	; (800a334 <Decel+0x1c4>)
 800a21c:	f04f 0200 	mov.w	r2, #0
 800a220:	601a      	str	r2, [r3, #0]
			AngularAcceleration = 0;
 800a222:	4b45      	ldr	r3, [pc, #276]	; (800a338 <Decel+0x1c8>)
 800a224:	f04f 0200 	mov.w	r2, #0
 800a228:	601a      	str	r2, [r3, #0]
			break;
 800a22a:	e050      	b.n	800a2ce <Decel+0x15e>
		}
		if(KeepPulse[BODY] + (target_pulse*0.65) < TotalPulse[BODY] )
 800a22c:	4b43      	ldr	r3, [pc, #268]	; (800a33c <Decel+0x1cc>)
 800a22e:	689b      	ldr	r3, [r3, #8]
 800a230:	4618      	mov	r0, r3
 800a232:	f7fe f8af 	bl	8008394 <__aeabi_i2d>
 800a236:	4604      	mov	r4, r0
 800a238:	460d      	mov	r5, r1
 800a23a:	68b8      	ldr	r0, [r7, #8]
 800a23c:	f7fe f8aa 	bl	8008394 <__aeabi_i2d>
 800a240:	a335      	add	r3, pc, #212	; (adr r3, 800a318 <Decel+0x1a8>)
 800a242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a246:	f7fe f90f 	bl	8008468 <__aeabi_dmul>
 800a24a:	4602      	mov	r2, r0
 800a24c:	460b      	mov	r3, r1
 800a24e:	4620      	mov	r0, r4
 800a250:	4629      	mov	r1, r5
 800a252:	f7fd ff53 	bl	80080fc <__adddf3>
 800a256:	4603      	mov	r3, r0
 800a258:	460c      	mov	r4, r1
 800a25a:	4625      	mov	r5, r4
 800a25c:	461c      	mov	r4, r3
 800a25e:	4b38      	ldr	r3, [pc, #224]	; (800a340 <Decel+0x1d0>)
 800a260:	689b      	ldr	r3, [r3, #8]
 800a262:	4618      	mov	r0, r3
 800a264:	f7fe f896 	bl	8008394 <__aeabi_i2d>
 800a268:	4602      	mov	r2, r0
 800a26a:	460b      	mov	r3, r1
 800a26c:	4620      	mov	r0, r4
 800a26e:	4629      	mov	r1, r5
 800a270:	f7fe fb6c 	bl	800894c <__aeabi_dcmplt>
 800a274:	4603      	mov	r3, r0
 800a276:	2b00      	cmp	r3, #0
 800a278:	d100      	bne.n	800a27c <Decel+0x10c>
 800a27a:	e011      	b.n	800a2a0 <Decel+0x130>
		{
			WallWarn();
 800a27c:	f7fe ff40 	bl	8009100 <WallWarn>
			//ControlWall();
			PIDChangeFlag(L_WALL_PID, 0);
 800a280:	2100      	movs	r1, #0
 800a282:	2002      	movs	r0, #2
 800a284:	f003 fb52 	bl	800d92c <PIDChangeFlag>
			PIDChangeFlag(R_WALL_PID, 0);
 800a288:	2100      	movs	r1, #0
 800a28a:	2003      	movs	r0, #3
 800a28c:	f003 fb4e 	bl	800d92c <PIDChangeFlag>
			PIDChangeFlag(D_WALL_PID, 0);
 800a290:	2100      	movs	r1, #0
 800a292:	2001      	movs	r0, #1
 800a294:	f003 fb4a 	bl	800d92c <PIDChangeFlag>
			PIDChangeFlag( A_VELO_PID , 1);
 800a298:	2101      	movs	r1, #1
 800a29a:	2000      	movs	r0, #0
 800a29c:	f003 fb46 	bl	800d92c <PIDChangeFlag>
	while( (	(Photo[FR]+Photo[FL]) < 3600) && ( KeepPulse[BODY] + target_pulse) > ( TotalPulse[BODY]) )
 800a2a0:	4b28      	ldr	r3, [pc, #160]	; (800a344 <Decel+0x1d4>)
 800a2a2:	ed93 7a03 	vldr	s14, [r3, #12]
 800a2a6:	4b27      	ldr	r3, [pc, #156]	; (800a344 <Decel+0x1d4>)
 800a2a8:	edd3 7a00 	vldr	s15, [r3]
 800a2ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a2b0:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800a348 <Decel+0x1d8>
 800a2b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a2b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2bc:	d507      	bpl.n	800a2ce <Decel+0x15e>
 800a2be:	4b1f      	ldr	r3, [pc, #124]	; (800a33c <Decel+0x1cc>)
 800a2c0:	689a      	ldr	r2, [r3, #8]
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	441a      	add	r2, r3
 800a2c6:	4b1e      	ldr	r3, [pc, #120]	; (800a340 <Decel+0x1d0>)
 800a2c8:	689b      	ldr	r3, [r3, #8]
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	dc95      	bgt.n	800a1fa <Decel+0x8a>

		}


	}
	WaitStopAndReset();
 800a2ce:	f7ff f83b 	bl	8009348 <WaitStopAndReset>
	KeepPulse[BODY] += target_pulse;
 800a2d2:	4b1a      	ldr	r3, [pc, #104]	; (800a33c <Decel+0x1cc>)
 800a2d4:	689a      	ldr	r2, [r3, #8]
 800a2d6:	68bb      	ldr	r3, [r7, #8]
 800a2d8:	4413      	add	r3, r2
 800a2da:	4a18      	ldr	r2, [pc, #96]	; (800a33c <Decel+0x1cc>)
 800a2dc:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a2de:	4b17      	ldr	r3, [pc, #92]	; (800a33c <Decel+0x1cc>)
 800a2e0:	681a      	ldr	r2, [r3, #0]
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	0fd9      	lsrs	r1, r3, #31
 800a2e6:	440b      	add	r3, r1
 800a2e8:	105b      	asrs	r3, r3, #1
 800a2ea:	4413      	add	r3, r2
 800a2ec:	4a13      	ldr	r2, [pc, #76]	; (800a33c <Decel+0x1cc>)
 800a2ee:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a2f0:	4b12      	ldr	r3, [pc, #72]	; (800a33c <Decel+0x1cc>)
 800a2f2:	685a      	ldr	r2, [r3, #4]
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	0fd9      	lsrs	r1, r3, #31
 800a2f8:	440b      	add	r3, r1
 800a2fa:	105b      	asrs	r3, r3, #1
 800a2fc:	4413      	add	r3, r2
 800a2fe:	4a0f      	ldr	r2, [pc, #60]	; (800a33c <Decel+0x1cc>)
 800a300:	6053      	str	r3, [r2, #4]


}
 800a302:	bf00      	nop
 800a304:	3710      	adds	r7, #16
 800a306:	46bd      	mov	sp, r7
 800a308:	bdb0      	pop	{r4, r5, r7, pc}
 800a30a:	bf00      	nop
 800a30c:	f3af 8000 	nop.w
 800a310:	367915b2 	.word	0x367915b2
 800a314:	3f502de0 	.word	0x3f502de0
 800a318:	cccccccd 	.word	0xcccccccd
 800a31c:	3fe4cccc 	.word	0x3fe4cccc
 800a320:	20000000 	.word	0x20000000
 800a324:	20000448 	.word	0x20000448
 800a328:	3a83126f 	.word	0x3a83126f
 800a32c:	20000434 	.word	0x20000434
 800a330:	20000404 	.word	0x20000404
 800a334:	20000414 	.word	0x20000414
 800a338:	20000430 	.word	0x20000430
 800a33c:	2000046c 	.word	0x2000046c
 800a340:	2000043c 	.word	0x2000043c
 800a344:	20000478 	.word	0x20000478
 800a348:	45610000 	.word	0x45610000
 800a34c:	00000000 	.word	0x00000000

0800a350 <Calib>:
//
//
void Calib(int distance)
{
 800a350:	b590      	push	{r4, r7, lr}
 800a352:	b085      	sub	sp, #20
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
	//Pos.
	int target_pulse = (int)(2*distance/MM_PER_PULSE);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	005b      	lsls	r3, r3, #1
 800a35c:	4618      	mov	r0, r3
 800a35e:	f7fe f819 	bl	8008394 <__aeabi_i2d>
 800a362:	a32b      	add	r3, pc, #172	; (adr r3, 800a410 <Calib+0xc0>)
 800a364:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a368:	f7fe f9a8 	bl	80086bc <__aeabi_ddiv>
 800a36c:	4603      	mov	r3, r0
 800a36e:	460c      	mov	r4, r1
 800a370:	4618      	mov	r0, r3
 800a372:	4621      	mov	r1, r4
 800a374:	f7fe fb28 	bl	80089c8 <__aeabi_d2iz>
 800a378:	4603      	mov	r3, r0
 800a37a:	60fb      	str	r3, [r7, #12]
	//int keep_pulse = TotalPulse[BODY]+target_pulse;
	if(target_pulse > 0)
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	dd15      	ble.n	800a3ae <Calib+0x5e>
	{
		while( KeepPulse[BODY] + target_pulse > TotalPulse[BODY] )
 800a382:	e006      	b.n	800a392 <Calib+0x42>
		{
			Acceleration = 0;
 800a384:	4b1c      	ldr	r3, [pc, #112]	; (800a3f8 <Calib+0xa8>)
 800a386:	f04f 0200 	mov.w	r2, #0
 800a38a:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = 70;
 800a38c:	4b1b      	ldr	r3, [pc, #108]	; (800a3fc <Calib+0xac>)
 800a38e:	4a1c      	ldr	r2, [pc, #112]	; (800a400 <Calib+0xb0>)
 800a390:	609a      	str	r2, [r3, #8]
		while( KeepPulse[BODY] + target_pulse > TotalPulse[BODY] )
 800a392:	4b1c      	ldr	r3, [pc, #112]	; (800a404 <Calib+0xb4>)
 800a394:	689a      	ldr	r2, [r3, #8]
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	441a      	add	r2, r3
 800a39a:	4b1b      	ldr	r3, [pc, #108]	; (800a408 <Calib+0xb8>)
 800a39c:	689b      	ldr	r3, [r3, #8]
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	dcf0      	bgt.n	800a384 <Calib+0x34>
		}
		KeepPulse[BODY] += target_pulse;
 800a3a2:	4b18      	ldr	r3, [pc, #96]	; (800a404 <Calib+0xb4>)
 800a3a4:	689a      	ldr	r2, [r3, #8]
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	4413      	add	r3, r2
 800a3aa:	4a16      	ldr	r2, [pc, #88]	; (800a404 <Calib+0xb4>)
 800a3ac:	6093      	str	r3, [r2, #8]

	}
	if(target_pulse < 0 )
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	da15      	bge.n	800a3e0 <Calib+0x90>
	{
		while( KeepPulse[BODY] + target_pulse < TotalPulse[BODY] )
 800a3b4:	e006      	b.n	800a3c4 <Calib+0x74>
		{
			Acceleration = 0;
 800a3b6:	4b10      	ldr	r3, [pc, #64]	; (800a3f8 <Calib+0xa8>)
 800a3b8:	f04f 0200 	mov.w	r2, #0
 800a3bc:	601a      	str	r2, [r3, #0]
			TargetVelocity[BODY] = -70;
 800a3be:	4b0f      	ldr	r3, [pc, #60]	; (800a3fc <Calib+0xac>)
 800a3c0:	4a12      	ldr	r2, [pc, #72]	; (800a40c <Calib+0xbc>)
 800a3c2:	609a      	str	r2, [r3, #8]
		while( KeepPulse[BODY] + target_pulse < TotalPulse[BODY] )
 800a3c4:	4b0f      	ldr	r3, [pc, #60]	; (800a404 <Calib+0xb4>)
 800a3c6:	689a      	ldr	r2, [r3, #8]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	441a      	add	r2, r3
 800a3cc:	4b0e      	ldr	r3, [pc, #56]	; (800a408 <Calib+0xb8>)
 800a3ce:	689b      	ldr	r3, [r3, #8]
 800a3d0:	429a      	cmp	r2, r3
 800a3d2:	dbf0      	blt.n	800a3b6 <Calib+0x66>
		}
		KeepPulse[BODY] += target_pulse;
 800a3d4:	4b0b      	ldr	r3, [pc, #44]	; (800a404 <Calib+0xb4>)
 800a3d6:	689a      	ldr	r2, [r3, #8]
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	4413      	add	r3, r2
 800a3dc:	4a09      	ldr	r2, [pc, #36]	; (800a404 <Calib+0xb4>)
 800a3de:	6093      	str	r3, [r2, #8]
	}
	TargetVelocity[BODY] = 0;
 800a3e0:	4b06      	ldr	r3, [pc, #24]	; (800a3fc <Calib+0xac>)
 800a3e2:	f04f 0200 	mov.w	r2, #0
 800a3e6:	609a      	str	r2, [r3, #8]
	Acceleration = 0;
 800a3e8:	4b03      	ldr	r3, [pc, #12]	; (800a3f8 <Calib+0xa8>)
 800a3ea:	f04f 0200 	mov.w	r2, #0
 800a3ee:	601a      	str	r2, [r3, #0]
}
 800a3f0:	bf00      	nop
 800a3f2:	3714      	adds	r7, #20
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd90      	pop	{r4, r7, pc}
 800a3f8:	20000434 	.word	0x20000434
 800a3fc:	20000404 	.word	0x20000404
 800a400:	428c0000 	.word	0x428c0000
 800a404:	2000046c 	.word	0x2000046c
 800a408:	2000043c 	.word	0x2000043c
 800a40c:	c28c0000 	.word	0xc28c0000
 800a410:	367915b2 	.word	0x367915b2
 800a414:	3f502de0 	.word	0x3f502de0

0800a418 <Compensate>:
void Compensate()
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	af00      	add	r7, sp, #0
	//
	//Pos.
	Pos.Act = compensate;
 800a41c:	4b06      	ldr	r3, [pc, #24]	; (800a438 <Compensate+0x20>)
 800a41e:	2206      	movs	r2, #6
 800a420:	711a      	strb	r2, [r3, #4]
	//
	TargetPhoto[FL];

#else
	//
	ControlWall();
 800a422:	f7fe fe79 	bl	8009118 <ControlWall>
	Calib(-50);
 800a426:	f06f 0031 	mvn.w	r0, #49	; 0x31
 800a42a:	f7ff ff91 	bl	800a350 <Calib>
	HAL_Delay(250);
 800a42e:	20fa      	movs	r0, #250	; 0xfa
 800a430:	f005 fc58 	bl	800fce4 <HAL_Delay>

//	Accel(7,-70);
//	Decel(7,0);
#endif

}
 800a434:	bf00      	nop
 800a436:	bd80      	pop	{r7, pc}
 800a438:	20000000 	.word	0x20000000
 800a43c:	00000000 	.word	0x00000000

0800a440 <GoStraight>:
void GoStraight(float move_distance,  float explore_speed, float accel)
{
 800a440:	b5b0      	push	{r4, r5, r7, lr}
 800a442:	b086      	sub	sp, #24
 800a444:	af00      	add	r7, sp, #0
 800a446:	ed87 0a03 	vstr	s0, [r7, #12]
 800a44a:	edc7 0a02 	vstr	s1, [r7, #8]
 800a44e:	ed87 1a01 	vstr	s2, [r7, #4]
	//explore_speed += accel;

	//
	//90
	//int keep_pulse = TotalPulse[BODY];
	int target_pulse = (int)(2*move_distance/MM_PER_PULSE);
 800a452:	edd7 7a03 	vldr	s15, [r7, #12]
 800a456:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a45a:	ee17 0a90 	vmov	r0, s15
 800a45e:	f7fd ffab 	bl	80083b8 <__aeabi_f2d>
 800a462:	a377      	add	r3, pc, #476	; (adr r3, 800a640 <GoStraight+0x200>)
 800a464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a468:	f7fe f928 	bl	80086bc <__aeabi_ddiv>
 800a46c:	4603      	mov	r3, r0
 800a46e:	460c      	mov	r4, r1
 800a470:	4618      	mov	r0, r3
 800a472:	4621      	mov	r1, r4
 800a474:	f7fe faa8 	bl	80089c8 <__aeabi_d2iz>
 800a478:	4603      	mov	r3, r0
 800a47a:	617b      	str	r3, [r7, #20]

	if(accel != 0) //
 800a47c:	edd7 7a01 	vldr	s15, [r7, #4]
 800a480:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a488:	d022      	beq.n	800a4d0 <GoStraight+0x90>
	{
		WallWarn();
 800a48a:	f7fe fe39 	bl	8009100 <WallWarn>
		ControlWall();
 800a48e:	f7fe fe43 	bl	8009118 <ControlWall>
		Accel( move_distance/2 , explore_speed+accel);	//	//explore
 800a492:	edd7 7a03 	vldr	s15, [r7, #12]
 800a496:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a49a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800a49e:	ed97 7a02 	vldr	s14, [r7, #8]
 800a4a2:	edd7 7a01 	vldr	s15, [r7, #4]
 800a4a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a4aa:	eef0 0a67 	vmov.f32	s1, s15
 800a4ae:	eeb0 0a66 	vmov.f32	s0, s13
 800a4b2:	f7ff fd95 	bl	8009fe0 <Accel>
		while( ( KeepPulse[BODY] + (target_pulse/2)) > ( TotalPulse[BODY]) )
 800a4b6:	bf00      	nop
 800a4b8:	4b5b      	ldr	r3, [pc, #364]	; (800a628 <GoStraight+0x1e8>)
 800a4ba:	689a      	ldr	r2, [r3, #8]
 800a4bc:	697b      	ldr	r3, [r7, #20]
 800a4be:	0fd9      	lsrs	r1, r3, #31
 800a4c0:	440b      	add	r3, r1
 800a4c2:	105b      	asrs	r3, r3, #1
 800a4c4:	441a      	add	r2, r3
 800a4c6:	4b59      	ldr	r3, [pc, #356]	; (800a62c <GoStraight+0x1ec>)
 800a4c8:	689b      	ldr	r3, [r3, #8]
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	dcf4      	bgt.n	800a4b8 <GoStraight+0x78>
 800a4ce:	e082      	b.n	800a5d6 <GoStraight+0x196>
	//		}
		}
	}
	else
	{
		Pos.Act = straight;
 800a4d0:	4b57      	ldr	r3, [pc, #348]	; (800a630 <GoStraight+0x1f0>)
 800a4d2:	2205      	movs	r2, #5
 800a4d4:	711a      	strb	r2, [r3, #4]
		WallSafe();
 800a4d6:	f7fe fe07 	bl	80090e8 <WallSafe>
		ControlWall();
 800a4da:	f7fe fe1d 	bl	8009118 <ControlWall>
		Calc = SearchOrFast;
 800a4de:	4b55      	ldr	r3, [pc, #340]	; (800a634 <GoStraight+0x1f4>)
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	4a55      	ldr	r2, [pc, #340]	; (800a638 <GoStraight+0x1f8>)
 800a4e4:	6013      	str	r3, [r2, #0]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 800a4e6:	e06e      	b.n	800a5c6 <GoStraight+0x186>
		{
			//45mm
			//ControlWall();
			// <=   
			if(KeepPulse[BODY] + (target_pulse*0.4) < TotalPulse[BODY] )
 800a4e8:	4b4f      	ldr	r3, [pc, #316]	; (800a628 <GoStraight+0x1e8>)
 800a4ea:	689b      	ldr	r3, [r3, #8]
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	f7fd ff51 	bl	8008394 <__aeabi_i2d>
 800a4f2:	4604      	mov	r4, r0
 800a4f4:	460d      	mov	r5, r1
 800a4f6:	6978      	ldr	r0, [r7, #20]
 800a4f8:	f7fd ff4c 	bl	8008394 <__aeabi_i2d>
 800a4fc:	a346      	add	r3, pc, #280	; (adr r3, 800a618 <GoStraight+0x1d8>)
 800a4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a502:	f7fd ffb1 	bl	8008468 <__aeabi_dmul>
 800a506:	4602      	mov	r2, r0
 800a508:	460b      	mov	r3, r1
 800a50a:	4620      	mov	r0, r4
 800a50c:	4629      	mov	r1, r5
 800a50e:	f7fd fdf5 	bl	80080fc <__adddf3>
 800a512:	4603      	mov	r3, r0
 800a514:	460c      	mov	r4, r1
 800a516:	4625      	mov	r5, r4
 800a518:	461c      	mov	r4, r3
 800a51a:	4b44      	ldr	r3, [pc, #272]	; (800a62c <GoStraight+0x1ec>)
 800a51c:	689b      	ldr	r3, [r3, #8]
 800a51e:	4618      	mov	r0, r3
 800a520:	f7fd ff38 	bl	8008394 <__aeabi_i2d>
 800a524:	4602      	mov	r2, r0
 800a526:	460b      	mov	r3, r1
 800a528:	4620      	mov	r0, r4
 800a52a:	4629      	mov	r1, r5
 800a52c:	f7fe fa0e 	bl	800894c <__aeabi_dcmplt>
 800a530:	4603      	mov	r3, r0
 800a532:	2b00      	cmp	r3, #0
 800a534:	d011      	beq.n	800a55a <GoStraight+0x11a>
			{
				WallWarn();
 800a536:	f7fe fde3 	bl	8009100 <WallWarn>
				PIDChangeFlag(L_WALL_PID, 0);
 800a53a:	2100      	movs	r1, #0
 800a53c:	2002      	movs	r0, #2
 800a53e:	f003 f9f5 	bl	800d92c <PIDChangeFlag>
				PIDChangeFlag(R_WALL_PID, 0);
 800a542:	2100      	movs	r1, #0
 800a544:	2003      	movs	r0, #3
 800a546:	f003 f9f1 	bl	800d92c <PIDChangeFlag>
				PIDChangeFlag(D_WALL_PID, 0);
 800a54a:	2100      	movs	r1, #0
 800a54c:	2001      	movs	r0, #1
 800a54e:	f003 f9ed 	bl	800d92c <PIDChangeFlag>
				PIDChangeFlag( A_VELO_PID , 1);
 800a552:	2101      	movs	r1, #1
 800a554:	2000      	movs	r0, #0
 800a556:	f003 f9e9 	bl	800d92c <PIDChangeFlag>
			}
			if(KeepPulse[BODY] + (target_pulse*0.80) < TotalPulse[BODY] && Calc == 0)
 800a55a:	4b33      	ldr	r3, [pc, #204]	; (800a628 <GoStraight+0x1e8>)
 800a55c:	689b      	ldr	r3, [r3, #8]
 800a55e:	4618      	mov	r0, r3
 800a560:	f7fd ff18 	bl	8008394 <__aeabi_i2d>
 800a564:	4604      	mov	r4, r0
 800a566:	460d      	mov	r5, r1
 800a568:	6978      	ldr	r0, [r7, #20]
 800a56a:	f7fd ff13 	bl	8008394 <__aeabi_i2d>
 800a56e:	a32c      	add	r3, pc, #176	; (adr r3, 800a620 <GoStraight+0x1e0>)
 800a570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a574:	f7fd ff78 	bl	8008468 <__aeabi_dmul>
 800a578:	4602      	mov	r2, r0
 800a57a:	460b      	mov	r3, r1
 800a57c:	4620      	mov	r0, r4
 800a57e:	4629      	mov	r1, r5
 800a580:	f7fd fdbc 	bl	80080fc <__adddf3>
 800a584:	4603      	mov	r3, r0
 800a586:	460c      	mov	r4, r1
 800a588:	4625      	mov	r5, r4
 800a58a:	461c      	mov	r4, r3
 800a58c:	4b27      	ldr	r3, [pc, #156]	; (800a62c <GoStraight+0x1ec>)
 800a58e:	689b      	ldr	r3, [r3, #8]
 800a590:	4618      	mov	r0, r3
 800a592:	f7fd feff 	bl	8008394 <__aeabi_i2d>
 800a596:	4602      	mov	r2, r0
 800a598:	460b      	mov	r3, r1
 800a59a:	4620      	mov	r0, r4
 800a59c:	4629      	mov	r1, r5
 800a59e:	f7fe f9d5 	bl	800894c <__aeabi_dcmplt>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d100      	bne.n	800a5aa <GoStraight+0x16a>
 800a5a8:	e00d      	b.n	800a5c6 <GoStraight+0x186>
 800a5aa:	4b23      	ldr	r3, [pc, #140]	; (800a638 <GoStraight+0x1f8>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d109      	bne.n	800a5c6 <GoStraight+0x186>
			{
				wall_set();//
 800a5b2:	f001 f93f 	bl	800b834 <wall_set>
				//
				make_map(X_GOAL_LESSER, Y_GOAL_LESSER, 0x01);
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	2101      	movs	r1, #1
 800a5ba:	2002      	movs	r0, #2
 800a5bc:	f001 facc 	bl	800bb58 <make_map>
				//UpdateWalkMap();
				//
				Calc = 1;
 800a5c0:	4b1d      	ldr	r3, [pc, #116]	; (800a638 <GoStraight+0x1f8>)
 800a5c2:	2201      	movs	r2, #1
 800a5c4:	601a      	str	r2, [r3, #0]
		while( ( KeepPulse[BODY] +(target_pulse)) > ( TotalPulse[BODY]) )
 800a5c6:	4b18      	ldr	r3, [pc, #96]	; (800a628 <GoStraight+0x1e8>)
 800a5c8:	689a      	ldr	r2, [r3, #8]
 800a5ca:	697b      	ldr	r3, [r7, #20]
 800a5cc:	441a      	add	r2, r3
 800a5ce:	4b17      	ldr	r3, [pc, #92]	; (800a62c <GoStraight+0x1ec>)
 800a5d0:	689b      	ldr	r3, [r3, #8]
 800a5d2:	429a      	cmp	r2, r3
 800a5d4:	dc88      	bgt.n	800a4e8 <GoStraight+0xa8>
	//
	//printf("%f, %f, %f\r\n",CurrentVelocity[LEFT],CurrentVelocity[RIGHT], Acceleration);
//	int target_pulse = (int)(2*(move_distance/2)/MM_PER_PULSE);
//	int keep_pulse = TotalPulse[BODY];
	//WallWarn();
	Acceleration = 0;
 800a5d6:	4b19      	ldr	r3, [pc, #100]	; (800a63c <GoStraight+0x1fc>)
 800a5d8:	f04f 0200 	mov.w	r2, #0
 800a5dc:	601a      	str	r2, [r3, #0]
	KeepPulse[BODY] += target_pulse;
 800a5de:	4b12      	ldr	r3, [pc, #72]	; (800a628 <GoStraight+0x1e8>)
 800a5e0:	689a      	ldr	r2, [r3, #8]
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	4413      	add	r3, r2
 800a5e6:	4a10      	ldr	r2, [pc, #64]	; (800a628 <GoStraight+0x1e8>)
 800a5e8:	6093      	str	r3, [r2, #8]
	KeepPulse[LEFT] += target_pulse/2;
 800a5ea:	4b0f      	ldr	r3, [pc, #60]	; (800a628 <GoStraight+0x1e8>)
 800a5ec:	681a      	ldr	r2, [r3, #0]
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	0fd9      	lsrs	r1, r3, #31
 800a5f2:	440b      	add	r3, r1
 800a5f4:	105b      	asrs	r3, r3, #1
 800a5f6:	4413      	add	r3, r2
 800a5f8:	4a0b      	ldr	r2, [pc, #44]	; (800a628 <GoStraight+0x1e8>)
 800a5fa:	6013      	str	r3, [r2, #0]
	KeepPulse[RIGHT] += target_pulse/2;
 800a5fc:	4b0a      	ldr	r3, [pc, #40]	; (800a628 <GoStraight+0x1e8>)
 800a5fe:	685a      	ldr	r2, [r3, #4]
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	0fd9      	lsrs	r1, r3, #31
 800a604:	440b      	add	r3, r1
 800a606:	105b      	asrs	r3, r3, #1
 800a608:	4413      	add	r3, r2
 800a60a:	4a07      	ldr	r2, [pc, #28]	; (800a628 <GoStraight+0x1e8>)
 800a60c:	6053      	str	r3, [r2, #4]

	//U

	//

}
 800a60e:	bf00      	nop
 800a610:	3718      	adds	r7, #24
 800a612:	46bd      	mov	sp, r7
 800a614:	bdb0      	pop	{r4, r5, r7, pc}
 800a616:	bf00      	nop
 800a618:	9999999a 	.word	0x9999999a
 800a61c:	3fd99999 	.word	0x3fd99999
 800a620:	9999999a 	.word	0x9999999a
 800a624:	3fe99999 	.word	0x3fe99999
 800a628:	2000046c 	.word	0x2000046c
 800a62c:	2000043c 	.word	0x2000043c
 800a630:	20000000 	.word	0x20000000
 800a634:	200003fc 	.word	0x200003fc
 800a638:	20000400 	.word	0x20000400
 800a63c:	20000434 	.word	0x20000434
 800a640:	367915b2 	.word	0x367915b2
 800a644:	3f502de0 	.word	0x3f502de0

0800a648 <TurnRight>:
void TurnRight(char mode)
{
 800a648:	b590      	push	{r4, r7, lr}
 800a64a:	b083      	sub	sp, #12
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	4603      	mov	r3, r0
 800a650:	71fb      	strb	r3, [r7, #7]
	//

	switch( mode )
 800a652:	79fb      	ldrb	r3, [r7, #7]
 800a654:	2b53      	cmp	r3, #83	; 0x53
 800a656:	d032      	beq.n	800a6be <TurnRight+0x76>
 800a658:	2b54      	cmp	r3, #84	; 0x54
 800a65a:	d000      	beq.n	800a65e <TurnRight+0x16>
	case 'S':
		//
		SlalomRight();
		break;
	default :
		break;
 800a65c:	e032      	b.n	800a6c4 <TurnRight+0x7c>
		Decel(45, 0);
 800a65e:	eddf 0a1e 	vldr	s1, [pc, #120]	; 800a6d8 <TurnRight+0x90>
 800a662:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 800a6dc <TurnRight+0x94>
 800a666:	f7ff fd83 	bl	800a170 <Decel>
		Rotate( 90 , 1.5*M_PI);
 800a66a:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800a6e0 <TurnRight+0x98>
 800a66e:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800a6e4 <TurnRight+0x9c>
 800a672:	f7ff f8bd 	bl	80097f0 <Rotate>
		TargetAngle += 90*M_PI/180;
 800a676:	4b1c      	ldr	r3, [pc, #112]	; (800a6e8 <TurnRight+0xa0>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	4618      	mov	r0, r3
 800a67c:	f7fd fe9c 	bl	80083b8 <__aeabi_f2d>
 800a680:	a313      	add	r3, pc, #76	; (adr r3, 800a6d0 <TurnRight+0x88>)
 800a682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a686:	f7fd fd39 	bl	80080fc <__adddf3>
 800a68a:	4603      	mov	r3, r0
 800a68c:	460c      	mov	r4, r1
 800a68e:	4618      	mov	r0, r3
 800a690:	4621      	mov	r1, r4
 800a692:	f7fe f9e1 	bl	8008a58 <__aeabi_d2f>
 800a696:	4602      	mov	r2, r0
 800a698:	4b13      	ldr	r3, [pc, #76]	; (800a6e8 <TurnRight+0xa0>)
 800a69a:	601a      	str	r2, [r3, #0]
		HAL_Delay(250);
 800a69c:	20fa      	movs	r0, #250	; 0xfa
 800a69e:	f005 fb21 	bl	800fce4 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800a6a2:	2101      	movs	r1, #1
 800a6a4:	2000      	movs	r0, #0
 800a6a6:	f003 f941 	bl	800d92c <PIDChangeFlag>
		Accel(45, ExploreVelocity);
 800a6aa:	4b10      	ldr	r3, [pc, #64]	; (800a6ec <TurnRight+0xa4>)
 800a6ac:	edd3 7a00 	vldr	s15, [r3]
 800a6b0:	eef0 0a67 	vmov.f32	s1, s15
 800a6b4:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800a6dc <TurnRight+0x94>
 800a6b8:	f7ff fc92 	bl	8009fe0 <Accel>
		break;
 800a6bc:	e002      	b.n	800a6c4 <TurnRight+0x7c>
		SlalomRight();
 800a6be:	f7ff f93b 	bl	8009938 <SlalomRight>
		break;
 800a6c2:	bf00      	nop
	}


}
 800a6c4:	bf00      	nop
 800a6c6:	370c      	adds	r7, #12
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd90      	pop	{r4, r7, pc}
 800a6cc:	f3af 8000 	nop.w
 800a6d0:	54442d18 	.word	0x54442d18
 800a6d4:	3ff921fb 	.word	0x3ff921fb
 800a6d8:	00000000 	.word	0x00000000
 800a6dc:	42340000 	.word	0x42340000
 800a6e0:	4096cbe4 	.word	0x4096cbe4
 800a6e4:	42b40000 	.word	0x42b40000
 800a6e8:	20000438 	.word	0x20000438
 800a6ec:	2000052c 	.word	0x2000052c

0800a6f0 <TurnLeft>:
void TurnLeft(char mode)
{
 800a6f0:	b590      	push	{r4, r7, lr}
 800a6f2:	b083      	sub	sp, #12
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	71fb      	strb	r3, [r7, #7]
	//
	//
	//
	//

	switch( mode )
 800a6fa:	79fb      	ldrb	r3, [r7, #7]
 800a6fc:	2b53      	cmp	r3, #83	; 0x53
 800a6fe:	d032      	beq.n	800a766 <TurnLeft+0x76>
 800a700:	2b54      	cmp	r3, #84	; 0x54
 800a702:	d000      	beq.n	800a706 <TurnLeft+0x16>
	case 'S':
		//
		SlalomLeft();
		break;
	default :
		break;
 800a704:	e032      	b.n	800a76c <TurnLeft+0x7c>
		Decel(45, 0);
 800a706:	eddf 0a1e 	vldr	s1, [pc, #120]	; 800a780 <TurnLeft+0x90>
 800a70a:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 800a784 <TurnLeft+0x94>
 800a70e:	f7ff fd2f 	bl	800a170 <Decel>
		Rotate( 90 , -1.5*M_PI);
 800a712:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800a788 <TurnLeft+0x98>
 800a716:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800a78c <TurnLeft+0x9c>
 800a71a:	f7ff f869 	bl	80097f0 <Rotate>
		TargetAngle += -90*M_PI/180;
 800a71e:	4b1c      	ldr	r3, [pc, #112]	; (800a790 <TurnLeft+0xa0>)
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	4618      	mov	r0, r3
 800a724:	f7fd fe48 	bl	80083b8 <__aeabi_f2d>
 800a728:	a313      	add	r3, pc, #76	; (adr r3, 800a778 <TurnLeft+0x88>)
 800a72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a72e:	f7fd fce3 	bl	80080f8 <__aeabi_dsub>
 800a732:	4603      	mov	r3, r0
 800a734:	460c      	mov	r4, r1
 800a736:	4618      	mov	r0, r3
 800a738:	4621      	mov	r1, r4
 800a73a:	f7fe f98d 	bl	8008a58 <__aeabi_d2f>
 800a73e:	4602      	mov	r2, r0
 800a740:	4b13      	ldr	r3, [pc, #76]	; (800a790 <TurnLeft+0xa0>)
 800a742:	601a      	str	r2, [r3, #0]
		HAL_Delay(250);
 800a744:	20fa      	movs	r0, #250	; 0xfa
 800a746:	f005 facd 	bl	800fce4 <HAL_Delay>
		PIDChangeFlag( A_VELO_PID , 1);
 800a74a:	2101      	movs	r1, #1
 800a74c:	2000      	movs	r0, #0
 800a74e:	f003 f8ed 	bl	800d92c <PIDChangeFlag>
		Accel(45, ExploreVelocity);
 800a752:	4b10      	ldr	r3, [pc, #64]	; (800a794 <TurnLeft+0xa4>)
 800a754:	edd3 7a00 	vldr	s15, [r3]
 800a758:	eef0 0a67 	vmov.f32	s1, s15
 800a75c:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800a784 <TurnLeft+0x94>
 800a760:	f7ff fc3e 	bl	8009fe0 <Accel>
		break;
 800a764:	e002      	b.n	800a76c <TurnLeft+0x7c>
		SlalomLeft();
 800a766:	f7ff fa97 	bl	8009c98 <SlalomLeft>
		break;
 800a76a:	bf00      	nop
	}

}
 800a76c:	bf00      	nop
 800a76e:	370c      	adds	r7, #12
 800a770:	46bd      	mov	sp, r7
 800a772:	bd90      	pop	{r4, r7, pc}
 800a774:	f3af 8000 	nop.w
 800a778:	54442d18 	.word	0x54442d18
 800a77c:	3ff921fb 	.word	0x3ff921fb
 800a780:	00000000 	.word	0x00000000
 800a784:	42340000 	.word	0x42340000
 800a788:	c096cbe4 	.word	0xc096cbe4
 800a78c:	42b40000 	.word	0x42b40000
 800a790:	20000438 	.word	0x20000438
 800a794:	2000052c 	.word	0x2000052c

0800a798 <GoBack>:
void GoBack()
{
 800a798:	b598      	push	{r3, r4, r7, lr}
 800a79a:	af00      	add	r7, sp, #0
	//
	Decel(45, 0);
 800a79c:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800a808 <GoBack+0x70>
 800a7a0:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800a80c <GoBack+0x74>
 800a7a4:	f7ff fce4 	bl	800a170 <Decel>
//	HAL_Delay(500);
	//
	//Compensate();
	//Calib();
	//
	Rotate(180, 1.5*M_PI);//
 800a7a8:	eddf 0a19 	vldr	s1, [pc, #100]	; 800a810 <GoBack+0x78>
 800a7ac:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800a814 <GoBack+0x7c>
 800a7b0:	f7ff f81e 	bl	80097f0 <Rotate>
//	PIDReset(R_VELO_PID);
//	PIDReset(A_VELO_PID);
	//HAL_Delay(200);
	//Rotate(90, 2.5);
	//HAL_Delay(500);
	TargetAngle += 180*M_PI/180;
 800a7b4:	4b18      	ldr	r3, [pc, #96]	; (800a818 <GoBack+0x80>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f7fd fdfd 	bl	80083b8 <__aeabi_f2d>
 800a7be:	a310      	add	r3, pc, #64	; (adr r3, 800a800 <GoBack+0x68>)
 800a7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c4:	f7fd fc9a 	bl	80080fc <__adddf3>
 800a7c8:	4603      	mov	r3, r0
 800a7ca:	460c      	mov	r4, r1
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	4621      	mov	r1, r4
 800a7d0:	f7fe f942 	bl	8008a58 <__aeabi_d2f>
 800a7d4:	4602      	mov	r2, r0
 800a7d6:	4b10      	ldr	r3, [pc, #64]	; (800a818 <GoBack+0x80>)
 800a7d8:	601a      	str	r2, [r3, #0]
	//
//	PIDReset(L_VELO_PID);
//	PIDReset(R_VELO_PID);
//	PIDReset(A_VELO_PID);
	HAL_Delay(200);
 800a7da:	20c8      	movs	r0, #200	; 0xc8
 800a7dc:	f005 fa82 	bl	800fce4 <HAL_Delay>
	Compensate();
 800a7e0:	f7ff fe1a 	bl	800a418 <Compensate>
	//PIDChangeFlag( A_VELO_PID, 1);
	Accel(61.5, ExploreVelocity);
 800a7e4:	4b0d      	ldr	r3, [pc, #52]	; (800a81c <GoBack+0x84>)
 800a7e6:	edd3 7a00 	vldr	s15, [r3]
 800a7ea:	eef0 0a67 	vmov.f32	s1, s15
 800a7ee:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800a820 <GoBack+0x88>
 800a7f2:	f7ff fbf5 	bl	8009fe0 <Accel>
	//

}
 800a7f6:	bf00      	nop
 800a7f8:	bd98      	pop	{r3, r4, r7, pc}
 800a7fa:	bf00      	nop
 800a7fc:	f3af 8000 	nop.w
 800a800:	54442d18 	.word	0x54442d18
 800a804:	400921fb 	.word	0x400921fb
 800a808:	00000000 	.word	0x00000000
 800a80c:	42340000 	.word	0x42340000
 800a810:	4096cbe4 	.word	0x4096cbe4
 800a814:	43340000 	.word	0x43340000
 800a818:	20000438 	.word	0x20000438
 800a81c:	2000052c 	.word	0x2000052c
 800a820:	42760000 	.word	0x42760000

0800a824 <SelectAction>:
//{
//
//}
//
void SelectAction(char turn_mode)	//
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b082      	sub	sp, #8
 800a828:	af00      	add	r7, sp, #0
 800a82a:	4603      	mov	r3, r0
 800a82c:	71fb      	strb	r3, [r7, #7]
	//
	switch(Pos.Dir)
 800a82e:	4b18      	ldr	r3, [pc, #96]	; (800a890 <SelectAction+0x6c>)
 800a830:	789b      	ldrb	r3, [r3, #2]
 800a832:	2b03      	cmp	r3, #3
 800a834:	d826      	bhi.n	800a884 <SelectAction+0x60>
 800a836:	a201      	add	r2, pc, #4	; (adr r2, 800a83c <SelectAction+0x18>)
 800a838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a83c:	0800a84d 	.word	0x0800a84d
 800a840:	0800a86b 	.word	0x0800a86b
 800a844:	0800a87f 	.word	0x0800a87f
 800a848:	0800a875 	.word	0x0800a875
	//
	case front:
		//flag
		//PIDChangeFlag( A_VELO_PID, 1);

		GoStraight(90, ExploreVelocity, AddVelocity);
 800a84c:	4b11      	ldr	r3, [pc, #68]	; (800a894 <SelectAction+0x70>)
 800a84e:	edd3 7a00 	vldr	s15, [r3]
 800a852:	4b11      	ldr	r3, [pc, #68]	; (800a898 <SelectAction+0x74>)
 800a854:	ed93 7a00 	vldr	s14, [r3]
 800a858:	eeb0 1a47 	vmov.f32	s2, s14
 800a85c:	eef0 0a67 	vmov.f32	s1, s15
 800a860:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800a89c <SelectAction+0x78>
 800a864:	f7ff fdec 	bl	800a440 <GoStraight>

		break;
 800a868:	e00d      	b.n	800a886 <SelectAction+0x62>
	//
	case right:	//
		//etc
		TurnRight(turn_mode);
 800a86a:	79fb      	ldrb	r3, [r7, #7]
 800a86c:	4618      	mov	r0, r3
 800a86e:	f7ff feeb 	bl	800a648 <TurnRight>
		break;
 800a872:	e008      	b.n	800a886 <SelectAction+0x62>
	//
	case left:
		TurnLeft(turn_mode);
 800a874:	79fb      	ldrb	r3, [r7, #7]
 800a876:	4618      	mov	r0, r3
 800a878:	f7ff ff3a 	bl	800a6f0 <TurnLeft>
		break;
 800a87c:	e003      	b.n	800a886 <SelectAction+0x62>
	case back:
		GoBack();	//U
 800a87e:	f7ff ff8b 	bl	800a798 <GoBack>
		break;
 800a882:	e000      	b.n	800a886 <SelectAction+0x62>


	default :
		break;
 800a884:	bf00      	nop

	}
}
 800a886:	bf00      	nop
 800a888:	3708      	adds	r7, #8
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}
 800a88e:	bf00      	nop
 800a890:	20000000 	.word	0x20000000
 800a894:	2000052c 	.word	0x2000052c
 800a898:	20000410 	.word	0x20000410
 800a89c:	42b40000 	.word	0x42b40000

0800a8a0 <InitPulse>:
// : ()
// : 
// : 
//-------------------------//
void InitPulse(int *timer_counter, int initial_pulse)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	b083      	sub	sp, #12
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	6039      	str	r1, [r7, #0]
	* timer_counter = initial_pulse;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	683a      	ldr	r2, [r7, #0]
 800a8ae:	601a      	str	r2, [r3, #0]
	//printf("timer_counter : %d\r\n", *timer_counter);
}
 800a8b0:	bf00      	nop
 800a8b2:	370c      	adds	r7, #12
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ba:	4770      	bx	lr

0800a8bc <GetWallDataAverage>:
// : 2n
// : n adc 0~
// : 
//-------------------------//
float GetWallDataAverage(int average_of_n_times, int adc_data, int receiver_num)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b087      	sub	sp, #28
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	60f8      	str	r0, [r7, #12]
 800a8c4:	60b9      	str	r1, [r7, #8]
 800a8c6:	607a      	str	r2, [r7, #4]
	static int count[4] = {0}, last[4]={0}, integrate[4]={0};
	int raw, error;
	static float average[4]={0};

	raw = adc_data;
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	617b      	str	r3, [r7, #20]
	error = abs( last[receiver_num] - raw );
 800a8cc:	4a2c      	ldr	r2, [pc, #176]	; (800a980 <GetWallDataAverage+0xc4>)
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	1ad3      	subs	r3, r2, r3
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	bfb8      	it	lt
 800a8dc:	425b      	neglt	r3, r3
 800a8de:	613b      	str	r3, [r7, #16]
	last[receiver_num] = raw;
 800a8e0:	4927      	ldr	r1, [pc, #156]	; (800a980 <GetWallDataAverage+0xc4>)
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	697a      	ldr	r2, [r7, #20]
 800a8e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	integrate[receiver_num] += error;
 800a8ea:	4a26      	ldr	r2, [pc, #152]	; (800a984 <GetWallDataAverage+0xc8>)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a8f2:	693b      	ldr	r3, [r7, #16]
 800a8f4:	441a      	add	r2, r3
 800a8f6:	4923      	ldr	r1, [pc, #140]	; (800a984 <GetWallDataAverage+0xc8>)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	count[receiver_num]++;
 800a8fe:	4a22      	ldr	r2, [pc, #136]	; (800a988 <GetWallDataAverage+0xcc>)
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a906:	1c5a      	adds	r2, r3, #1
 800a908:	491f      	ldr	r1, [pc, #124]	; (800a988 <GetWallDataAverage+0xcc>)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(count[receiver_num] == average_of_n_times)
 800a910:	4a1d      	ldr	r2, [pc, #116]	; (800a988 <GetWallDataAverage+0xcc>)
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a918:	68fa      	ldr	r2, [r7, #12]
 800a91a:	429a      	cmp	r2, r3
 800a91c:	d121      	bne.n	800a962 <GetWallDataAverage+0xa6>
	{
		average[receiver_num] = (float)integrate[receiver_num] / count[receiver_num];
 800a91e:	4a19      	ldr	r2, [pc, #100]	; (800a984 <GetWallDataAverage+0xc8>)
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a926:	ee07 3a90 	vmov	s15, r3
 800a92a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a92e:	4a16      	ldr	r2, [pc, #88]	; (800a988 <GetWallDataAverage+0xcc>)
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a936:	ee07 3a90 	vmov	s15, r3
 800a93a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a93e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a942:	4a12      	ldr	r2, [pc, #72]	; (800a98c <GetWallDataAverage+0xd0>)
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	009b      	lsls	r3, r3, #2
 800a948:	4413      	add	r3, r2
 800a94a:	edc3 7a00 	vstr	s15, [r3]
		integrate[receiver_num] = 0;
 800a94e:	4a0d      	ldr	r2, [pc, #52]	; (800a984 <GetWallDataAverage+0xc8>)
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2100      	movs	r1, #0
 800a954:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		count[receiver_num] = 0;
 800a958:	4a0b      	ldr	r2, [pc, #44]	; (800a988 <GetWallDataAverage+0xcc>)
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2100      	movs	r1, #0
 800a95e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
	return average[receiver_num];
 800a962:	4a0a      	ldr	r2, [pc, #40]	; (800a98c <GetWallDataAverage+0xd0>)
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	009b      	lsls	r3, r3, #2
 800a968:	4413      	add	r3, r2
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	ee07 3a90 	vmov	s15, r3
}
 800a970:	eeb0 0a67 	vmov.f32	s0, s15
 800a974:	371c      	adds	r7, #28
 800a976:	46bd      	mov	sp, r7
 800a978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97c:	4770      	bx	lr
 800a97e:	bf00      	nop
 800a980:	20000214 	.word	0x20000214
 800a984:	20000224 	.word	0x20000224
 800a988:	20000234 	.word	0x20000234
 800a98c:	20000244 	.word	0x20000244

0800a990 <ADCToBatteryVoltage>:
// : adc
// : adc
// : 
//-------------------------//
float ADCToBatteryVoltage(int adc_data, float split, float pin_v_max, float adc_resolution)	//adc
{
 800a990:	b480      	push	{r7}
 800a992:	b087      	sub	sp, #28
 800a994:	af00      	add	r7, sp, #0
 800a996:	60f8      	str	r0, [r7, #12]
 800a998:	ed87 0a02 	vstr	s0, [r7, #8]
 800a99c:	edc7 0a01 	vstr	s1, [r7, #4]
 800a9a0:	ed87 1a00 	vstr	s2, [r7]
	float battery_voltage = 0;
 800a9a4:	f04f 0300 	mov.w	r3, #0
 800a9a8:	617b      	str	r3, [r7, #20]
	battery_voltage =  adc_data * split* pin_v_max / adc_resolution;//V_SPLIT_NUM * PIN_V_MAX / ADC_RESOLUTION;	//
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	ee07 3a90 	vmov	s15, r3
 800a9b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a9b4:	edd7 7a02 	vldr	s15, [r7, #8]
 800a9b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a9bc:	edd7 7a01 	vldr	s15, [r7, #4]
 800a9c0:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a9c4:	ed97 7a00 	vldr	s14, [r7]
 800a9c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a9cc:	edc7 7a05 	vstr	s15, [r7, #20]
	return battery_voltage;
 800a9d0:	697b      	ldr	r3, [r7, #20]
 800a9d2:	ee07 3a90 	vmov	s15, r3
}
 800a9d6:	eeb0 0a67 	vmov.f32	s0, s15
 800a9da:	371c      	adds	r7, #28
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e2:	4770      	bx	lr

0800a9e4 <IntegerPower>:
// : 
// : 
//-------------------------//

int IntegerPower(int integer, int exponential)
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b085      	sub	sp, #20
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
 800a9ec:	6039      	str	r1, [r7, #0]
	int pattern_num = 1;
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	60bb      	str	r3, [r7, #8]
 800a9f6:	e007      	b.n	800aa08 <IntegerPower+0x24>
	{
		pattern_num *= integer;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	687a      	ldr	r2, [r7, #4]
 800a9fc:	fb02 f303 	mul.w	r3, r2, r3
 800aa00:	60fb      	str	r3, [r7, #12]
	for(int i=0; i < exponential ; i++)
 800aa02:	68bb      	ldr	r3, [r7, #8]
 800aa04:	3301      	adds	r3, #1
 800aa06:	60bb      	str	r3, [r7, #8]
 800aa08:	68ba      	ldr	r2, [r7, #8]
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	dbf3      	blt.n	800a9f8 <IntegerPower+0x14>
	}
	return pattern_num;
 800aa10:	68fb      	ldr	r3, [r7, #12]
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3714      	adds	r7, #20
 800aa16:	46bd      	mov	sp, r7
 800aa18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1c:	4770      	bx	lr

0800aa1e <GetBatteryLevel>:
// : 
//-------------------------//

//
int GetBatteryLevel(float current_voltage, float battery_min, float battery_max, int level_num)	//
{
 800aa1e:	b480      	push	{r7}
 800aa20:	b08b      	sub	sp, #44	; 0x2c
 800aa22:	af00      	add	r7, sp, #0
 800aa24:	ed87 0a03 	vstr	s0, [r7, #12]
 800aa28:	edc7 0a02 	vstr	s1, [r7, #8]
 800aa2c:	ed87 1a01 	vstr	s2, [r7, #4]
 800aa30:	6038      	str	r0, [r7, #0]
	float current_percentage = current_voltage / battery_max;
 800aa32:	edd7 6a03 	vldr	s13, [r7, #12]
 800aa36:	ed97 7a01 	vldr	s14, [r7, #4]
 800aa3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa3e:	edc7 7a07 	vstr	s15, [r7, #28]
	float lowest_percentage =  battery_min / battery_max;
 800aa42:	edd7 6a02 	vldr	s13, [r7, #8]
 800aa46:	ed97 7a01 	vldr	s14, [r7, #4]
 800aa4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa4e:	edc7 7a06 	vstr	s15, [r7, #24]

	float percentage_per_pattern = (1 - lowest_percentage) / (float) level_num;
 800aa52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800aa56:	edd7 7a06 	vldr	s15, [r7, #24]
 800aa5a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	ee07 3a90 	vmov	s15, r3
 800aa64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800aa68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800aa6c:	edc7 7a05 	vstr	s15, [r7, #20]

	int pattern = 0;
 800aa70:	2300      	movs	r3, #0
 800aa72:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800aa74:	2300      	movs	r3, #0
 800aa76:	623b      	str	r3, [r7, #32]
 800aa78:	e018      	b.n	800aaac <GetBatteryLevel+0x8e>
	{
		if( ( lowest_percentage + (percentage_per_pattern* i) )  <= current_percentage )
 800aa7a:	6a3b      	ldr	r3, [r7, #32]
 800aa7c:	ee07 3a90 	vmov	s15, r3
 800aa80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800aa84:	edd7 7a05 	vldr	s15, [r7, #20]
 800aa88:	ee27 7a27 	vmul.f32	s14, s14, s15
 800aa8c:	edd7 7a06 	vldr	s15, [r7, #24]
 800aa90:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aa94:	ed97 7a07 	vldr	s14, [r7, #28]
 800aa98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800aa9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aaa0:	db01      	blt.n	800aaa6 <GetBatteryLevel+0x88>
		{
			pattern = i;
 800aaa2:	6a3b      	ldr	r3, [r7, #32]
 800aaa4:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i=0; i < level_num; i++)
 800aaa6:	6a3b      	ldr	r3, [r7, #32]
 800aaa8:	3301      	adds	r3, #1
 800aaaa:	623b      	str	r3, [r7, #32]
 800aaac:	6a3a      	ldr	r2, [r7, #32]
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	429a      	cmp	r2, r3
 800aab2:	dbe2      	blt.n	800aa7a <GetBatteryLevel+0x5c>
		}
	}
	return pattern;
 800aab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800aab6:	4618      	mov	r0, r3
 800aab8:	372c      	adds	r7, #44	; 0x2c
 800aaba:	46bd      	mov	sp, r7
 800aabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac0:	4770      	bx	lr
	...

0800aac4 <Buffering>:
//{
//	Photo[SL];
//	FLASH_Write_Word_F(address, data);
//}
void Buffering()
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	af00      	add	r7, sp, #0
	  setbuf(stdout,NULL);
 800aac8:	4b07      	ldr	r3, [pc, #28]	; (800aae8 <Buffering+0x24>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	689b      	ldr	r3, [r3, #8]
 800aace:	2100      	movs	r1, #0
 800aad0:	4618      	mov	r0, r3
 800aad2:	f00a fff1 	bl	8015ab8 <setbuf>
	  setbuf(stdin,NULL);
 800aad6:	4b04      	ldr	r3, [pc, #16]	; (800aae8 <Buffering+0x24>)
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	685b      	ldr	r3, [r3, #4]
 800aadc:	2100      	movs	r1, #0
 800aade:	4618      	mov	r0, r3
 800aae0:	f00a ffea 	bl	8015ab8 <setbuf>
}
 800aae4:	bf00      	nop
 800aae6:	bd80      	pop	{r7, pc}
 800aae8:	20000028 	.word	0x20000028

0800aaec <Copy_Gain>:
void Copy_Gain()
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b092      	sub	sp, #72	; 0x48
 800aaf0:	af00      	add	r7, sp, #0
	//
	//
	//printf("\r\n\r\n");

	uint32_t address = start_adress_sector9;
 800aaf2:	4b2c      	ldr	r3, [pc, #176]	; (800aba4 <Copy_Gain+0xb8>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	647b      	str	r3, [r7, #68]	; 0x44
	float data[16]={0};
 800aaf8:	463b      	mov	r3, r7
 800aafa:	2240      	movs	r2, #64	; 0x40
 800aafc:	2100      	movs	r1, #0
 800aafe:	4618      	mov	r0, r3
 800ab00:	f00a f8ff 	bl	8014d02 <memset>
	data[0] = Pid[L_VELO_PID].KP;
 800ab04:	4b28      	ldr	r3, [pc, #160]	; (800aba8 <Copy_Gain+0xbc>)
 800ab06:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ab0a:	603b      	str	r3, [r7, #0]
	data[1] = Pid[L_VELO_PID].KI;
 800ab0c:	4b26      	ldr	r3, [pc, #152]	; (800aba8 <Copy_Gain+0xbc>)
 800ab0e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ab12:	607b      	str	r3, [r7, #4]
	data[2] = Pid[L_VELO_PID].KD;
 800ab14:	4b24      	ldr	r3, [pc, #144]	; (800aba8 <Copy_Gain+0xbc>)
 800ab16:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800ab1a:	60bb      	str	r3, [r7, #8]

	data[3] = Pid[A_VELO_PID].KP;
 800ab1c:	4b22      	ldr	r3, [pc, #136]	; (800aba8 <Copy_Gain+0xbc>)
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	60fb      	str	r3, [r7, #12]
	data[4] = Pid[A_VELO_PID].KI;
 800ab22:	4b21      	ldr	r3, [pc, #132]	; (800aba8 <Copy_Gain+0xbc>)
 800ab24:	685b      	ldr	r3, [r3, #4]
 800ab26:	613b      	str	r3, [r7, #16]
	data[5] = Pid[A_VELO_PID].KD;
 800ab28:	4b1f      	ldr	r3, [pc, #124]	; (800aba8 <Copy_Gain+0xbc>)
 800ab2a:	689b      	ldr	r3, [r3, #8]
 800ab2c:	617b      	str	r3, [r7, #20]

	data[6] = Pid[L_WALL_PID].KP;
 800ab2e:	4b1e      	ldr	r3, [pc, #120]	; (800aba8 <Copy_Gain+0xbc>)
 800ab30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab32:	61bb      	str	r3, [r7, #24]
	data[7] = Pid[L_WALL_PID].KI;
 800ab34:	4b1c      	ldr	r3, [pc, #112]	; (800aba8 <Copy_Gain+0xbc>)
 800ab36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab38:	61fb      	str	r3, [r7, #28]
	data[8] = Pid[L_WALL_PID].KD;
 800ab3a:	4b1b      	ldr	r3, [pc, #108]	; (800aba8 <Copy_Gain+0xbc>)
 800ab3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab3e:	623b      	str	r3, [r7, #32]

	data[9] = Pid[R_WALL_PID].KP;
 800ab40:	4b19      	ldr	r3, [pc, #100]	; (800aba8 <Copy_Gain+0xbc>)
 800ab42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ab46:	627b      	str	r3, [r7, #36]	; 0x24
	data[10] = Pid[R_WALL_PID].KI;
 800ab48:	4b17      	ldr	r3, [pc, #92]	; (800aba8 <Copy_Gain+0xbc>)
 800ab4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ab4e:	62bb      	str	r3, [r7, #40]	; 0x28
	data[11] = Pid[R_WALL_PID].KD;
 800ab50:	4b15      	ldr	r3, [pc, #84]	; (800aba8 <Copy_Gain+0xbc>)
 800ab52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ab56:	62fb      	str	r3, [r7, #44]	; 0x2c

	data[12] = Pid[D_WALL_PID].KP;
 800ab58:	4b13      	ldr	r3, [pc, #76]	; (800aba8 <Copy_Gain+0xbc>)
 800ab5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab5c:	633b      	str	r3, [r7, #48]	; 0x30
	data[13] = Pid[D_WALL_PID].KI;
 800ab5e:	4b12      	ldr	r3, [pc, #72]	; (800aba8 <Copy_Gain+0xbc>)
 800ab60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab62:	637b      	str	r3, [r7, #52]	; 0x34
	data[14] = Pid[D_WALL_PID].KD;
 800ab64:	4b10      	ldr	r3, [pc, #64]	; (800aba8 <Copy_Gain+0xbc>)
 800ab66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab68:	63bb      	str	r3, [r7, #56]	; 0x38
	for(int i=0; i < 15; i++)
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	643b      	str	r3, [r7, #64]	; 0x40
 800ab6e:	e012      	b.n	800ab96 <Copy_Gain+0xaa>
	{

		FLASH_Write_Word_F( address, data[i]);
 800ab70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab72:	009b      	lsls	r3, r3, #2
 800ab74:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ab78:	4413      	add	r3, r2
 800ab7a:	3b48      	subs	r3, #72	; 0x48
 800ab7c:	edd3 7a00 	vldr	s15, [r3]
 800ab80:	eeb0 0a67 	vmov.f32	s0, s15
 800ab84:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800ab86:	f004 fc75 	bl	800f474 <FLASH_Write_Word_F>
		address += 0x04;
 800ab8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ab8c:	3304      	adds	r3, #4
 800ab8e:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i=0; i < 15; i++)
 800ab90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab92:	3301      	adds	r3, #1
 800ab94:	643b      	str	r3, [r7, #64]	; 0x40
 800ab96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab98:	2b0e      	cmp	r3, #14
 800ab9a:	dde9      	ble.n	800ab70 <Copy_Gain+0x84>

	//printf("\r\n\r\n");
	//Copy_Gain
	//Flash_clear_sector9();

}
 800ab9c:	bf00      	nop
 800ab9e:	3748      	adds	r7, #72	; 0x48
 800aba0:	46bd      	mov	sp, r7
 800aba2:	bd80      	pop	{r7, pc}
 800aba4:	0801a044 	.word	0x0801a044
 800aba8:	2000026c 	.word	0x2000026c

0800abac <Load_Gain>:
void Load_Gain()
{
 800abac:	b590      	push	{r4, r7, lr}
 800abae:	b095      	sub	sp, #84	; 0x54
 800abb0:	af00      	add	r7, sp, #0
	//
	//
	//Flash_load_sector9();

	//
	uint32_t address = start_adress_sector9;//
 800abb2:	4b59      	ldr	r3, [pc, #356]	; (800ad18 <Load_Gain+0x16c>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	64fb      	str	r3, [r7, #76]	; 0x4c
	float data[16]={0};//1
 800abb8:	463b      	mov	r3, r7
 800abba:	2240      	movs	r2, #64	; 0x40
 800abbc:	2100      	movs	r1, #0
 800abbe:	4618      	mov	r0, r3
 800abc0:	f00a f89f 	bl	8014d02 <memset>

	//
	int judge;
	uint8_t j=0;
 800abc4:	2300      	movs	r3, #0
 800abc6:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800abca:	2300      	movs	r3, #0
 800abcc:	647b      	str	r3, [r7, #68]	; 0x44
 800abce:	e038      	b.n	800ac42 <Load_Gain+0x96>
	{
		FLASH_Read_Word_F( address, &data[i]);//
 800abd0:	463a      	mov	r2, r7
 800abd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800abd4:	009b      	lsls	r3, r3, #2
 800abd6:	4413      	add	r3, r2
 800abd8:	4619      	mov	r1, r3
 800abda:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800abdc:	f004 fc74 	bl	800f4c8 <FLASH_Read_Word_F>
		address += 0x04;
 800abe0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800abe2:	3304      	adds	r3, #4
 800abe4:	64fb      	str	r3, [r7, #76]	; 0x4c
		printf("%d, %f\r\n",i,data[i]);
 800abe6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800abe8:	009b      	lsls	r3, r3, #2
 800abea:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800abee:	4413      	add	r3, r2
 800abf0:	3b50      	subs	r3, #80	; 0x50
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	4618      	mov	r0, r3
 800abf6:	f7fd fbdf 	bl	80083b8 <__aeabi_f2d>
 800abfa:	4603      	mov	r3, r0
 800abfc:	460c      	mov	r4, r1
 800abfe:	461a      	mov	r2, r3
 800ac00:	4623      	mov	r3, r4
 800ac02:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ac04:	4845      	ldr	r0, [pc, #276]	; (800ad1c <Load_Gain+0x170>)
 800ac06:	f00a fec3 	bl	8015990 <iprintf>
		//work_ram[]
		judge = isnanf(data[i]);
 800ac0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac0c:	009b      	lsls	r3, r3, #2
 800ac0e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800ac12:	4413      	add	r3, r2
 800ac14:	3b50      	subs	r3, #80	; 0x50
 800ac16:	edd3 7a00 	vldr	s15, [r3]
 800ac1a:	eef4 7a67 	vcmp.f32	s15, s15
 800ac1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac22:	bf6c      	ite	vs
 800ac24:	2301      	movvs	r3, #1
 800ac26:	2300      	movvc	r3, #0
 800ac28:	b2db      	uxtb	r3, r3
 800ac2a:	643b      	str	r3, [r7, #64]	; 0x40
		if(judge != 0)
 800ac2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d004      	beq.n	800ac3c <Load_Gain+0x90>
		{
			j++;
 800ac32:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800ac36:	3301      	adds	r3, #1
 800ac38:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i=0; i < 15; i++)
 800ac3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac3e:	3301      	adds	r3, #1
 800ac40:	647b      	str	r3, [r7, #68]	; 0x44
 800ac42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac44:	2b0e      	cmp	r3, #14
 800ac46:	ddc3      	ble.n	800abd0 <Load_Gain+0x24>


	}
	//flash0
	//
	printf("%d\r\n",j);
 800ac48:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800ac4c:	4619      	mov	r1, r3
 800ac4e:	4834      	ldr	r0, [pc, #208]	; (800ad20 <Load_Gain+0x174>)
 800ac50:	f00a fe9e 	bl	8015990 <iprintf>
		if(j == 15)//nan0
 800ac54:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800ac58:	2b0f      	cmp	r3, #15
 800ac5a:	d059      	beq.n	800ad10 <Load_Gain+0x164>
//			Pid[A_VELO_PID].KD = data[5];
//
//			Pid[L_WALL_PID].KP = data[6];
//			Pid[L_WALL_PID].KI = data[7];
//			Pid[L_WALL_PID].KD = data[8];
			PIDSetGain(L_VELO_PID, data[0], data[1], data[2]);
 800ac5c:	edd7 7a00 	vldr	s15, [r7]
 800ac60:	ed97 7a01 	vldr	s14, [r7, #4]
 800ac64:	edd7 6a02 	vldr	s13, [r7, #8]
 800ac68:	eeb0 1a66 	vmov.f32	s2, s13
 800ac6c:	eef0 0a47 	vmov.f32	s1, s14
 800ac70:	eeb0 0a67 	vmov.f32	s0, s15
 800ac74:	2004      	movs	r0, #4
 800ac76:	f002 fe2d 	bl	800d8d4 <PIDSetGain>
			PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
 800ac7a:	edd7 7a00 	vldr	s15, [r7]
 800ac7e:	ed97 7a01 	vldr	s14, [r7, #4]
 800ac82:	edd7 6a02 	vldr	s13, [r7, #8]
 800ac86:	eeb0 1a66 	vmov.f32	s2, s13
 800ac8a:	eef0 0a47 	vmov.f32	s1, s14
 800ac8e:	eeb0 0a67 	vmov.f32	s0, s15
 800ac92:	2005      	movs	r0, #5
 800ac94:	f002 fe1e 	bl	800d8d4 <PIDSetGain>
			//PIDSetGain(R_VELO_PID, data[0], data[1], data[2]);
			//PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
			//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
			PIDSetGain(A_VELO_PID, data[3], data[4], data[5]);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800ac98:	edd7 7a03 	vldr	s15, [r7, #12]
 800ac9c:	ed97 7a04 	vldr	s14, [r7, #16]
 800aca0:	edd7 6a05 	vldr	s13, [r7, #20]
 800aca4:	eeb0 1a66 	vmov.f32	s2, s13
 800aca8:	eef0 0a47 	vmov.f32	s1, s14
 800acac:	eeb0 0a67 	vmov.f32	s0, s15
 800acb0:	2000      	movs	r0, #0
 800acb2:	f002 fe0f 	bl	800d8d4 <PIDSetGain>
			//I=
			//D= 
			//PIDSetGain(D_WALL_PID, data[0], data[1], data[2]);
			PIDSetGain(L_WALL_PID, data[6], data[7], data[8]);
 800acb6:	edd7 7a06 	vldr	s15, [r7, #24]
 800acba:	ed97 7a07 	vldr	s14, [r7, #28]
 800acbe:	edd7 6a08 	vldr	s13, [r7, #32]
 800acc2:	eeb0 1a66 	vmov.f32	s2, s13
 800acc6:	eef0 0a47 	vmov.f32	s1, s14
 800acca:	eeb0 0a67 	vmov.f32	s0, s15
 800acce:	2002      	movs	r0, #2
 800acd0:	f002 fe00 	bl	800d8d4 <PIDSetGain>
			PIDSetGain(R_WALL_PID, data[9], data[10], data[11]);
 800acd4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800acd8:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800acdc:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800ace0:	eeb0 1a66 	vmov.f32	s2, s13
 800ace4:	eef0 0a47 	vmov.f32	s1, s14
 800ace8:	eeb0 0a67 	vmov.f32	s0, s15
 800acec:	2003      	movs	r0, #3
 800acee:	f002 fdf1 	bl	800d8d4 <PIDSetGain>
			PIDSetGain(D_WALL_PID, data[12], data[13], data[14]);
 800acf2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800acf6:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800acfa:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800acfe:	eeb0 1a66 	vmov.f32	s2, s13
 800ad02:	eef0 0a47 	vmov.f32	s1, s14
 800ad06:	eeb0 0a67 	vmov.f32	s0, s15
 800ad0a:	2001      	movs	r0, #1
 800ad0c:	f002 fde2 	bl	800d8d4 <PIDSetGain>
			//PIDSetGain(R_WALL_PID, data[0], data[1], data[2]);
		}

}
 800ad10:	bf00      	nop
 800ad12:	3754      	adds	r7, #84	; 0x54
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd90      	pop	{r4, r7, pc}
 800ad18:	0801a044 	.word	0x0801a044
 800ad1c:	08019d8c 	.word	0x08019d8c
 800ad20:	08019d98 	.word	0x08019d98

0800ad24 <Change_Gain>:
void Change_Gain()
{
 800ad24:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ad28:	b086      	sub	sp, #24
 800ad2a:	af04      	add	r7, sp, #16
	//

	HAL_TIM_Base_Stop_IT(&htim1);
 800ad2c:	48af      	ldr	r0, [pc, #700]	; (800afec <Change_Gain+0x2c8>)
 800ad2e:	f007 fecc 	bl	8012aca <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim8);
 800ad32:	48af      	ldr	r0, [pc, #700]	; (800aff0 <Change_Gain+0x2cc>)
 800ad34:	f007 fec9 	bl	8012aca <HAL_TIM_Base_Stop_IT>
	Motor_PWM_Stop();
 800ad38:	f004 febc 	bl	800fab4 <Motor_PWM_Stop>
	EmitterOFF();
 800ad3c:	f004 fdd4 	bl	800f8e8 <EmitterOFF>
//	ADCStart();
//	printf("start\r\n");
	//ADCStop();//
	HAL_Delay(200);
 800ad40:	20c8      	movs	r0, #200	; 0xc8
 800ad42:	f004 ffcf 	bl	800fce4 <HAL_Delay>

	//
	char change_mode='0';
 800ad46:	2330      	movs	r3, #48	; 0x30
 800ad48:	71fb      	strb	r3, [r7, #7]
	char pid = '0';
 800ad4a:	2330      	movs	r3, #48	; 0x30
 800ad4c:	71bb      	strb	r3, [r7, #6]
	char nl;

	while(1)
	{
		//float a = Pid[2].KP;
		printf("PID\r\n");
 800ad4e:	48a9      	ldr	r0, [pc, #676]	; (800aff4 <Change_Gain+0x2d0>)
 800ad50:	f00a fe92 	bl	8015a78 <puts>
		printf("[1]  : %f, %f, %f\r\n",Pid[L_VELO_PID].KP, Pid[L_VELO_PID].KI, Pid[L_VELO_PID].KD);
 800ad54:	4ba8      	ldr	r3, [pc, #672]	; (800aff8 <Change_Gain+0x2d4>)
 800ad56:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	f7fd fb2c 	bl	80083b8 <__aeabi_f2d>
 800ad60:	4680      	mov	r8, r0
 800ad62:	4689      	mov	r9, r1
 800ad64:	4ba4      	ldr	r3, [pc, #656]	; (800aff8 <Change_Gain+0x2d4>)
 800ad66:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	f7fd fb24 	bl	80083b8 <__aeabi_f2d>
 800ad70:	4604      	mov	r4, r0
 800ad72:	460d      	mov	r5, r1
 800ad74:	4ba0      	ldr	r3, [pc, #640]	; (800aff8 <Change_Gain+0x2d4>)
 800ad76:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	f7fd fb1c 	bl	80083b8 <__aeabi_f2d>
 800ad80:	4602      	mov	r2, r0
 800ad82:	460b      	mov	r3, r1
 800ad84:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ad88:	e9cd 4500 	strd	r4, r5, [sp]
 800ad8c:	4642      	mov	r2, r8
 800ad8e:	464b      	mov	r3, r9
 800ad90:	489a      	ldr	r0, [pc, #616]	; (800affc <Change_Gain+0x2d8>)
 800ad92:	f00a fdfd 	bl	8015990 <iprintf>
		printf("[2]  : %f, %f, %f\r\n", Pid[A_VELO_PID].KP, Pid[A_VELO_PID].KI, Pid[A_VELO_PID].KD);	//
 800ad96:	4b98      	ldr	r3, [pc, #608]	; (800aff8 <Change_Gain+0x2d4>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	f7fd fb0c 	bl	80083b8 <__aeabi_f2d>
 800ada0:	4680      	mov	r8, r0
 800ada2:	4689      	mov	r9, r1
 800ada4:	4b94      	ldr	r3, [pc, #592]	; (800aff8 <Change_Gain+0x2d4>)
 800ada6:	685b      	ldr	r3, [r3, #4]
 800ada8:	4618      	mov	r0, r3
 800adaa:	f7fd fb05 	bl	80083b8 <__aeabi_f2d>
 800adae:	4604      	mov	r4, r0
 800adb0:	460d      	mov	r5, r1
 800adb2:	4b91      	ldr	r3, [pc, #580]	; (800aff8 <Change_Gain+0x2d4>)
 800adb4:	689b      	ldr	r3, [r3, #8]
 800adb6:	4618      	mov	r0, r3
 800adb8:	f7fd fafe 	bl	80083b8 <__aeabi_f2d>
 800adbc:	4602      	mov	r2, r0
 800adbe:	460b      	mov	r3, r1
 800adc0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800adc4:	e9cd 4500 	strd	r4, r5, [sp]
 800adc8:	4642      	mov	r2, r8
 800adca:	464b      	mov	r3, r9
 800adcc:	488c      	ldr	r0, [pc, #560]	; (800b000 <Change_Gain+0x2dc>)
 800adce:	f00a fddf 	bl	8015990 <iprintf>
		printf("[3]  : %f, %f, %f\r\n", Pid[L_WALL_PID].KP, Pid[L_WALL_PID].KI, Pid[L_WALL_PID].KD);
 800add2:	4b89      	ldr	r3, [pc, #548]	; (800aff8 <Change_Gain+0x2d4>)
 800add4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800add6:	4618      	mov	r0, r3
 800add8:	f7fd faee 	bl	80083b8 <__aeabi_f2d>
 800addc:	4680      	mov	r8, r0
 800adde:	4689      	mov	r9, r1
 800ade0:	4b85      	ldr	r3, [pc, #532]	; (800aff8 <Change_Gain+0x2d4>)
 800ade2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ade4:	4618      	mov	r0, r3
 800ade6:	f7fd fae7 	bl	80083b8 <__aeabi_f2d>
 800adea:	4604      	mov	r4, r0
 800adec:	460d      	mov	r5, r1
 800adee:	4b82      	ldr	r3, [pc, #520]	; (800aff8 <Change_Gain+0x2d4>)
 800adf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800adf2:	4618      	mov	r0, r3
 800adf4:	f7fd fae0 	bl	80083b8 <__aeabi_f2d>
 800adf8:	4602      	mov	r2, r0
 800adfa:	460b      	mov	r3, r1
 800adfc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ae00:	e9cd 4500 	strd	r4, r5, [sp]
 800ae04:	4642      	mov	r2, r8
 800ae06:	464b      	mov	r3, r9
 800ae08:	487e      	ldr	r0, [pc, #504]	; (800b004 <Change_Gain+0x2e0>)
 800ae0a:	f00a fdc1 	bl	8015990 <iprintf>
		printf("[4]  : %f, %f, %f\r\n", Pid[R_WALL_PID].KP, Pid[R_WALL_PID].KI, Pid[R_WALL_PID].KD);
 800ae0e:	4b7a      	ldr	r3, [pc, #488]	; (800aff8 <Change_Gain+0x2d4>)
 800ae10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ae14:	4618      	mov	r0, r3
 800ae16:	f7fd facf 	bl	80083b8 <__aeabi_f2d>
 800ae1a:	4680      	mov	r8, r0
 800ae1c:	4689      	mov	r9, r1
 800ae1e:	4b76      	ldr	r3, [pc, #472]	; (800aff8 <Change_Gain+0x2d4>)
 800ae20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae24:	4618      	mov	r0, r3
 800ae26:	f7fd fac7 	bl	80083b8 <__aeabi_f2d>
 800ae2a:	4604      	mov	r4, r0
 800ae2c:	460d      	mov	r5, r1
 800ae2e:	4b72      	ldr	r3, [pc, #456]	; (800aff8 <Change_Gain+0x2d4>)
 800ae30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ae34:	4618      	mov	r0, r3
 800ae36:	f7fd fabf 	bl	80083b8 <__aeabi_f2d>
 800ae3a:	4602      	mov	r2, r0
 800ae3c:	460b      	mov	r3, r1
 800ae3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ae42:	e9cd 4500 	strd	r4, r5, [sp]
 800ae46:	4642      	mov	r2, r8
 800ae48:	464b      	mov	r3, r9
 800ae4a:	486f      	ldr	r0, [pc, #444]	; (800b008 <Change_Gain+0x2e4>)
 800ae4c:	f00a fda0 	bl	8015990 <iprintf>
		printf("[5]  : %f, %f, %f\r\n", Pid[D_WALL_PID].KP, Pid[D_WALL_PID].KI, Pid[D_WALL_PID].KD);
 800ae50:	4b69      	ldr	r3, [pc, #420]	; (800aff8 <Change_Gain+0x2d4>)
 800ae52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae54:	4618      	mov	r0, r3
 800ae56:	f7fd faaf 	bl	80083b8 <__aeabi_f2d>
 800ae5a:	4680      	mov	r8, r0
 800ae5c:	4689      	mov	r9, r1
 800ae5e:	4b66      	ldr	r3, [pc, #408]	; (800aff8 <Change_Gain+0x2d4>)
 800ae60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae62:	4618      	mov	r0, r3
 800ae64:	f7fd faa8 	bl	80083b8 <__aeabi_f2d>
 800ae68:	4604      	mov	r4, r0
 800ae6a:	460d      	mov	r5, r1
 800ae6c:	4b62      	ldr	r3, [pc, #392]	; (800aff8 <Change_Gain+0x2d4>)
 800ae6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae70:	4618      	mov	r0, r3
 800ae72:	f7fd faa1 	bl	80083b8 <__aeabi_f2d>
 800ae76:	4602      	mov	r2, r0
 800ae78:	460b      	mov	r3, r1
 800ae7a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ae7e:	e9cd 4500 	strd	r4, r5, [sp]
 800ae82:	4642      	mov	r2, r8
 800ae84:	464b      	mov	r3, r9
 800ae86:	4861      	ldr	r0, [pc, #388]	; (800b00c <Change_Gain+0x2e8>)
 800ae88:	f00a fd82 	bl	8015990 <iprintf>

		Buffering();
 800ae8c:	f7ff fe1a 	bl	800aac4 <Buffering>
		printf("(0) :"); scanf("%c",&change_mode);
 800ae90:	485f      	ldr	r0, [pc, #380]	; (800b010 <Change_Gain+0x2ec>)
 800ae92:	f00a fd7d 	bl	8015990 <iprintf>
 800ae96:	1dfb      	adds	r3, r7, #7
 800ae98:	4619      	mov	r1, r3
 800ae9a:	485e      	ldr	r0, [pc, #376]	; (800b014 <Change_Gain+0x2f0>)
 800ae9c:	f00a fdf4 	bl	8015a88 <iscanf>
		if(change_mode == '0')
 800aea0:	79fb      	ldrb	r3, [r7, #7]
 800aea2:	2b30      	cmp	r3, #48	; 0x30
 800aea4:	f000 80f4 	beq.w	800b090 <Change_Gain+0x36c>
			break;
		}
		else
		{

			Buffering();
 800aea8:	f7ff fe0c 	bl	800aac4 <Buffering>
			printf("\r\nP , I or D ? : "); scanf("%c",&pid);
 800aeac:	485a      	ldr	r0, [pc, #360]	; (800b018 <Change_Gain+0x2f4>)
 800aeae:	f00a fd6f 	bl	8015990 <iprintf>
 800aeb2:	1dbb      	adds	r3, r7, #6
 800aeb4:	4619      	mov	r1, r3
 800aeb6:	4857      	ldr	r0, [pc, #348]	; (800b014 <Change_Gain+0x2f0>)
 800aeb8:	f00a fde6 	bl	8015a88 <iscanf>
			printf("\r\n%c %c \r\n",change_mode,pid);
 800aebc:	79fb      	ldrb	r3, [r7, #7]
 800aebe:	4619      	mov	r1, r3
 800aec0:	79bb      	ldrb	r3, [r7, #6]
 800aec2:	461a      	mov	r2, r3
 800aec4:	4855      	ldr	r0, [pc, #340]	; (800b01c <Change_Gain+0x2f8>)
 800aec6:	f00a fd63 	bl	8015990 <iprintf>

			Buffering();
 800aeca:	f7ff fdfb 	bl	800aac4 <Buffering>
			printf("\r\n : ");
 800aece:	4854      	ldr	r0, [pc, #336]	; (800b020 <Change_Gain+0x2fc>)
 800aed0:	f00a fd5e 	bl	8015990 <iprintf>

			switch(change_mode)
 800aed4:	79fb      	ldrb	r3, [r7, #7]
 800aed6:	3b31      	subs	r3, #49	; 0x31
 800aed8:	2b04      	cmp	r3, #4
 800aeda:	f200 80c1 	bhi.w	800b060 <Change_Gain+0x33c>
 800aede:	a201      	add	r2, pc, #4	; (adr r2, 800aee4 <Change_Gain+0x1c0>)
 800aee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aee4:	0800aef9 	.word	0x0800aef9
 800aee8:	0800af2b 	.word	0x0800af2b
 800aeec:	0800af5d 	.word	0x0800af5d
 800aef0:	0800af8d 	.word	0x0800af8d
 800aef4:	0800afbd 	.word	0x0800afbd
			{
			case '1'://
				//printf("p , i or d ?");scanf("%c",pid);

				if(pid == 'p')
 800aef8:	79bb      	ldrb	r3, [r7, #6]
 800aefa:	2b70      	cmp	r3, #112	; 0x70
 800aefc:	d104      	bne.n	800af08 <Change_Gain+0x1e4>
				{
					scanf("%f",&Pid[L_VELO_PID].KP);
 800aefe:	4949      	ldr	r1, [pc, #292]	; (800b024 <Change_Gain+0x300>)
 800af00:	4849      	ldr	r0, [pc, #292]	; (800b028 <Change_Gain+0x304>)
 800af02:	f00a fdc1 	bl	8015a88 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_VELO_PID].KD);
				}
				break;
 800af06:	e0af      	b.n	800b068 <Change_Gain+0x344>
				else if(pid == 'i')
 800af08:	79bb      	ldrb	r3, [r7, #6]
 800af0a:	2b69      	cmp	r3, #105	; 0x69
 800af0c:	d104      	bne.n	800af18 <Change_Gain+0x1f4>
					scanf("%f",&Pid[L_VELO_PID].KI);
 800af0e:	4947      	ldr	r1, [pc, #284]	; (800b02c <Change_Gain+0x308>)
 800af10:	4845      	ldr	r0, [pc, #276]	; (800b028 <Change_Gain+0x304>)
 800af12:	f00a fdb9 	bl	8015a88 <iscanf>
				break;
 800af16:	e0a7      	b.n	800b068 <Change_Gain+0x344>
				else if(pid == 'd')
 800af18:	79bb      	ldrb	r3, [r7, #6]
 800af1a:	2b64      	cmp	r3, #100	; 0x64
 800af1c:	f040 80a4 	bne.w	800b068 <Change_Gain+0x344>
					scanf("%f",&Pid[L_VELO_PID].KD);
 800af20:	4943      	ldr	r1, [pc, #268]	; (800b030 <Change_Gain+0x30c>)
 800af22:	4841      	ldr	r0, [pc, #260]	; (800b028 <Change_Gain+0x304>)
 800af24:	f00a fdb0 	bl	8015a88 <iscanf>
				break;
 800af28:	e09e      	b.n	800b068 <Change_Gain+0x344>

			case '2'://
				if(pid == 'p')
 800af2a:	79bb      	ldrb	r3, [r7, #6]
 800af2c:	2b70      	cmp	r3, #112	; 0x70
 800af2e:	d104      	bne.n	800af3a <Change_Gain+0x216>
				{
					scanf("%f",&Pid[A_VELO_PID].KP);
 800af30:	4931      	ldr	r1, [pc, #196]	; (800aff8 <Change_Gain+0x2d4>)
 800af32:	483d      	ldr	r0, [pc, #244]	; (800b028 <Change_Gain+0x304>)
 800af34:	f00a fda8 	bl	8015a88 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[A_VELO_PID].KD);
				}
				break;
 800af38:	e098      	b.n	800b06c <Change_Gain+0x348>
				else if(pid == 'i')
 800af3a:	79bb      	ldrb	r3, [r7, #6]
 800af3c:	2b69      	cmp	r3, #105	; 0x69
 800af3e:	d104      	bne.n	800af4a <Change_Gain+0x226>
					scanf("%f",&Pid[A_VELO_PID].KI);
 800af40:	493c      	ldr	r1, [pc, #240]	; (800b034 <Change_Gain+0x310>)
 800af42:	4839      	ldr	r0, [pc, #228]	; (800b028 <Change_Gain+0x304>)
 800af44:	f00a fda0 	bl	8015a88 <iscanf>
				break;
 800af48:	e090      	b.n	800b06c <Change_Gain+0x348>
				else if(pid == 'd')
 800af4a:	79bb      	ldrb	r3, [r7, #6]
 800af4c:	2b64      	cmp	r3, #100	; 0x64
 800af4e:	f040 808d 	bne.w	800b06c <Change_Gain+0x348>
					scanf("%f",&Pid[A_VELO_PID].KD);
 800af52:	4939      	ldr	r1, [pc, #228]	; (800b038 <Change_Gain+0x314>)
 800af54:	4834      	ldr	r0, [pc, #208]	; (800b028 <Change_Gain+0x304>)
 800af56:	f00a fd97 	bl	8015a88 <iscanf>
				break;
 800af5a:	e087      	b.n	800b06c <Change_Gain+0x348>

			case '3'://
				if(pid == 'p')
 800af5c:	79bb      	ldrb	r3, [r7, #6]
 800af5e:	2b70      	cmp	r3, #112	; 0x70
 800af60:	d104      	bne.n	800af6c <Change_Gain+0x248>
				{
					scanf("%f",&Pid[L_WALL_PID].KP);
 800af62:	4936      	ldr	r1, [pc, #216]	; (800b03c <Change_Gain+0x318>)
 800af64:	4830      	ldr	r0, [pc, #192]	; (800b028 <Change_Gain+0x304>)
 800af66:	f00a fd8f 	bl	8015a88 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[L_WALL_PID].KD);
				}
				break;
 800af6a:	e081      	b.n	800b070 <Change_Gain+0x34c>
				else if(pid == 'i')
 800af6c:	79bb      	ldrb	r3, [r7, #6]
 800af6e:	2b69      	cmp	r3, #105	; 0x69
 800af70:	d104      	bne.n	800af7c <Change_Gain+0x258>
					scanf("%f",&Pid[L_WALL_PID].KI);
 800af72:	4933      	ldr	r1, [pc, #204]	; (800b040 <Change_Gain+0x31c>)
 800af74:	482c      	ldr	r0, [pc, #176]	; (800b028 <Change_Gain+0x304>)
 800af76:	f00a fd87 	bl	8015a88 <iscanf>
				break;
 800af7a:	e079      	b.n	800b070 <Change_Gain+0x34c>
				else if(pid == 'd')
 800af7c:	79bb      	ldrb	r3, [r7, #6]
 800af7e:	2b64      	cmp	r3, #100	; 0x64
 800af80:	d176      	bne.n	800b070 <Change_Gain+0x34c>
					scanf("%f",&Pid[L_WALL_PID].KD);
 800af82:	4930      	ldr	r1, [pc, #192]	; (800b044 <Change_Gain+0x320>)
 800af84:	4828      	ldr	r0, [pc, #160]	; (800b028 <Change_Gain+0x304>)
 800af86:	f00a fd7f 	bl	8015a88 <iscanf>
				break;
 800af8a:	e071      	b.n	800b070 <Change_Gain+0x34c>
			case '4'://
				if(pid == 'p')
 800af8c:	79bb      	ldrb	r3, [r7, #6]
 800af8e:	2b70      	cmp	r3, #112	; 0x70
 800af90:	d104      	bne.n	800af9c <Change_Gain+0x278>
				{
					scanf("%f",&Pid[R_WALL_PID].KP);
 800af92:	492d      	ldr	r1, [pc, #180]	; (800b048 <Change_Gain+0x324>)
 800af94:	4824      	ldr	r0, [pc, #144]	; (800b028 <Change_Gain+0x304>)
 800af96:	f00a fd77 	bl	8015a88 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[R_WALL_PID].KD);
				}
				break;
 800af9a:	e06b      	b.n	800b074 <Change_Gain+0x350>
				else if(pid == 'i')
 800af9c:	79bb      	ldrb	r3, [r7, #6]
 800af9e:	2b69      	cmp	r3, #105	; 0x69
 800afa0:	d104      	bne.n	800afac <Change_Gain+0x288>
					scanf("%f",&Pid[R_WALL_PID].KI);
 800afa2:	492a      	ldr	r1, [pc, #168]	; (800b04c <Change_Gain+0x328>)
 800afa4:	4820      	ldr	r0, [pc, #128]	; (800b028 <Change_Gain+0x304>)
 800afa6:	f00a fd6f 	bl	8015a88 <iscanf>
				break;
 800afaa:	e063      	b.n	800b074 <Change_Gain+0x350>
				else if(pid == 'd')
 800afac:	79bb      	ldrb	r3, [r7, #6]
 800afae:	2b64      	cmp	r3, #100	; 0x64
 800afb0:	d160      	bne.n	800b074 <Change_Gain+0x350>
					scanf("%f",&Pid[R_WALL_PID].KD);
 800afb2:	4927      	ldr	r1, [pc, #156]	; (800b050 <Change_Gain+0x32c>)
 800afb4:	481c      	ldr	r0, [pc, #112]	; (800b028 <Change_Gain+0x304>)
 800afb6:	f00a fd67 	bl	8015a88 <iscanf>
				break;
 800afba:	e05b      	b.n	800b074 <Change_Gain+0x350>
			case '5'://
				if(pid == 'p')
 800afbc:	79bb      	ldrb	r3, [r7, #6]
 800afbe:	2b70      	cmp	r3, #112	; 0x70
 800afc0:	d104      	bne.n	800afcc <Change_Gain+0x2a8>
				{
					scanf("%f",&Pid[D_WALL_PID].KP);
 800afc2:	4924      	ldr	r1, [pc, #144]	; (800b054 <Change_Gain+0x330>)
 800afc4:	4818      	ldr	r0, [pc, #96]	; (800b028 <Change_Gain+0x304>)
 800afc6:	f00a fd5f 	bl	8015a88 <iscanf>
				}
				else if(pid == 'd')
				{
					scanf("%f",&Pid[D_WALL_PID].KD);
				}
				break;
 800afca:	e055      	b.n	800b078 <Change_Gain+0x354>
				else if(pid == 'i')
 800afcc:	79bb      	ldrb	r3, [r7, #6]
 800afce:	2b69      	cmp	r3, #105	; 0x69
 800afd0:	d104      	bne.n	800afdc <Change_Gain+0x2b8>
					scanf("%f",&Pid[D_WALL_PID].KI);
 800afd2:	4921      	ldr	r1, [pc, #132]	; (800b058 <Change_Gain+0x334>)
 800afd4:	4814      	ldr	r0, [pc, #80]	; (800b028 <Change_Gain+0x304>)
 800afd6:	f00a fd57 	bl	8015a88 <iscanf>
				break;
 800afda:	e04d      	b.n	800b078 <Change_Gain+0x354>
				else if(pid == 'd')
 800afdc:	79bb      	ldrb	r3, [r7, #6]
 800afde:	2b64      	cmp	r3, #100	; 0x64
 800afe0:	d14a      	bne.n	800b078 <Change_Gain+0x354>
					scanf("%f",&Pid[D_WALL_PID].KD);
 800afe2:	491e      	ldr	r1, [pc, #120]	; (800b05c <Change_Gain+0x338>)
 800afe4:	4810      	ldr	r0, [pc, #64]	; (800b028 <Change_Gain+0x304>)
 800afe6:	f00a fd4f 	bl	8015a88 <iscanf>
				break;
 800afea:	e045      	b.n	800b078 <Change_Gain+0x354>
 800afec:	2000092c 	.word	0x2000092c
 800aff0:	200006a4 	.word	0x200006a4
 800aff4:	08019da0 	.word	0x08019da0
 800aff8:	2000026c 	.word	0x2000026c
 800affc:	08019db8 	.word	0x08019db8
 800b000:	08019dd8 	.word	0x08019dd8
 800b004:	08019df4 	.word	0x08019df4
 800b008:	08019e10 	.word	0x08019e10
 800b00c:	08019e2c 	.word	0x08019e2c
 800b010:	08019e48 	.word	0x08019e48
 800b014:	08019e60 	.word	0x08019e60
 800b018:	08019e64 	.word	0x08019e64
 800b01c:	08019e78 	.word	0x08019e78
 800b020:	08019e9c 	.word	0x08019e9c
 800b024:	2000031c 	.word	0x2000031c
 800b028:	08019eb0 	.word	0x08019eb0
 800b02c:	20000320 	.word	0x20000320
 800b030:	20000324 	.word	0x20000324
 800b034:	20000270 	.word	0x20000270
 800b038:	20000274 	.word	0x20000274
 800b03c:	200002c4 	.word	0x200002c4
 800b040:	200002c8 	.word	0x200002c8
 800b044:	200002cc 	.word	0x200002cc
 800b048:	200002f0 	.word	0x200002f0
 800b04c:	200002f4 	.word	0x200002f4
 800b050:	200002f8 	.word	0x200002f8
 800b054:	20000298 	.word	0x20000298
 800b058:	2000029c 	.word	0x2000029c
 800b05c:	200002a0 	.word	0x200002a0
			default :
				printf("\r\n");
 800b060:	4816      	ldr	r0, [pc, #88]	; (800b0bc <Change_Gain+0x398>)
 800b062:	f00a fd09 	bl	8015a78 <puts>
				break;
 800b066:	e008      	b.n	800b07a <Change_Gain+0x356>
				break;
 800b068:	bf00      	nop
 800b06a:	e006      	b.n	800b07a <Change_Gain+0x356>
				break;
 800b06c:	bf00      	nop
 800b06e:	e004      	b.n	800b07a <Change_Gain+0x356>
				break;
 800b070:	bf00      	nop
 800b072:	e002      	b.n	800b07a <Change_Gain+0x356>
				break;
 800b074:	bf00      	nop
 800b076:	e000      	b.n	800b07a <Change_Gain+0x356>
				break;
 800b078:	bf00      	nop
			}
			Buffering();
 800b07a:	f7ff fd23 	bl	800aac4 <Buffering>
			scanf("%c",&nl);
 800b07e:	1d7b      	adds	r3, r7, #5
 800b080:	4619      	mov	r1, r3
 800b082:	480f      	ldr	r0, [pc, #60]	; (800b0c0 <Change_Gain+0x39c>)
 800b084:	f00a fd00 	bl	8015a88 <iscanf>
			printf("\r\n");
 800b088:	480e      	ldr	r0, [pc, #56]	; (800b0c4 <Change_Gain+0x3a0>)
 800b08a:	f00a fcf5 	bl	8015a78 <puts>
		printf("PID\r\n");
 800b08e:	e65e      	b.n	800ad4e <Change_Gain+0x2a>
			break;
 800b090:	bf00      	nop
		}

	}
	printf("\r\n\r\n");
 800b092:	480d      	ldr	r0, [pc, #52]	; (800b0c8 <Change_Gain+0x3a4>)
 800b094:	f00a fcf0 	bl	8015a78 <puts>

	//

	//ROM
	//work_ram[5120] ()5200
	Flash_clear_sector9();
 800b098:	f004 fa69 	bl	800f56e <Flash_clear_sector9>
	//printf("\r\n\r\n");
	Copy_Gain();
 800b09c:	f7ff fd26 	bl	800aaec <Copy_Gain>
	//printf("\r\n\r\n");

	ChangeLED(7);
 800b0a0:	2007      	movs	r0, #7
 800b0a2:	f004 fc2f 	bl	800f904 <ChangeLED>
	HAL_Delay(200);
 800b0a6:	20c8      	movs	r0, #200	; 0xc8
 800b0a8:	f004 fe1c 	bl	800fce4 <HAL_Delay>
	ChangeLED(0);
 800b0ac:	2000      	movs	r0, #0
 800b0ae:	f004 fc29 	bl	800f904 <ChangeLED>
	HAL_TIM_Base_Start_IT(&htim8);
	Motor_PWM_Start();
	Emitter_ON();
	ADC_Start();
#endif
}
 800b0b2:	bf00      	nop
 800b0b4:	3708      	adds	r7, #8
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b0bc:	08019eb4 	.word	0x08019eb4
 800b0c0:	08019e60 	.word	0x08019e60
 800b0c4:	08019ec8 	.word	0x08019ec8
 800b0c8:	08019ecc 	.word	0x08019ecc
 800b0cc:	00000000 	.word	0x00000000

0800b0d0 <HAL_TIM_PeriodElapsedCallback>:
//	}
//}

//Convert
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b0d0:	b5b0      	push	{r4, r5, r7, lr}
 800b0d2:	b088      	sub	sp, #32
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
	if( htim == &htim1)
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	4aaf      	ldr	r2, [pc, #700]	; (800b398 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800b0dc:	4293      	cmp	r3, r2
 800b0de:	f040 8244 	bne.w	800b56a <HAL_TIM_PeriodElapsedCallback+0x49a>
//		{
//			t = 0;
//		}
//*-----------------*/
		//ControlMotor();
		PulseDisplacement[LEFT] = - (TIM3->CNT - INITIAL_PULSE);
 800b0e2:	4bae      	ldr	r3, [pc, #696]	; (800b39c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 800b0e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0e6:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800b0ea:	332f      	adds	r3, #47	; 0x2f
 800b0ec:	461a      	mov	r2, r3
 800b0ee:	4bac      	ldr	r3, [pc, #688]	; (800b3a0 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800b0f0:	601a      	str	r2, [r3, #0]
		TIM3->CNT = INITIAL_PULSE;
 800b0f2:	4baa      	ldr	r3, [pc, #680]	; (800b39c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 800b0f4:	f247 522f 	movw	r2, #29999	; 0x752f
 800b0f8:	625a      	str	r2, [r3, #36]	; 0x24
		PulseDisplacement[RIGHT] = - (TIM4->CNT - INITIAL_PULSE);
 800b0fa:	4baa      	ldr	r3, [pc, #680]	; (800b3a4 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800b0fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0fe:	f5c3 43ea 	rsb	r3, r3, #29952	; 0x7500
 800b102:	332f      	adds	r3, #47	; 0x2f
 800b104:	461a      	mov	r2, r3
 800b106:	4ba6      	ldr	r3, [pc, #664]	; (800b3a0 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800b108:	605a      	str	r2, [r3, #4]
		TIM4->CNT = INITIAL_PULSE;
 800b10a:	4ba6      	ldr	r3, [pc, #664]	; (800b3a4 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 800b10c:	f247 522f 	movw	r2, #29999	; 0x752f
 800b110:	625a      	str	r2, [r3, #36]	; 0x24
	//	PulseDisplacement[LEFT] = GetPulseDisplacement( (int*)(&(TIM3->CNT)),  INITIAL_PULSE/*&KeepCounter[LEFT]*/);
	//	PulseDisplacement[RIGHT] = GetPulseDisplacement( (int*)(&(TIM4->CNT)),  INITIAL_PULSE/*&KeepCounter[RIGHT]*/);
		// mm/s
		CurrentVelocity[LEFT] =  (float)PulseDisplacement[LEFT] * convert_to_velocity;
 800b112:	4ba3      	ldr	r3, [pc, #652]	; (800b3a0 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	ee07 3a90 	vmov	s15, r3
 800b11a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b11e:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 800b3a8 <HAL_TIM_PeriodElapsedCallback+0x2d8>
 800b122:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b126:	4ba1      	ldr	r3, [pc, #644]	; (800b3ac <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800b128:	edc3 7a00 	vstr	s15, [r3]
		CurrentVelocity[RIGHT] =  (float)PulseDisplacement[RIGHT] * convert_to_velocity;
 800b12c:	4b9c      	ldr	r3, [pc, #624]	; (800b3a0 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800b12e:	685b      	ldr	r3, [r3, #4]
 800b130:	ee07 3a90 	vmov	s15, r3
 800b134:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b138:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 800b3a8 <HAL_TIM_PeriodElapsedCallback+0x2d8>
 800b13c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b140:	4b9a      	ldr	r3, [pc, #616]	; (800b3ac <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800b142:	edc3 7a01 	vstr	s15, [r3, #4]
		CurrentVelocity[BODY] = (CurrentVelocity[LEFT] + CurrentVelocity[RIGHT] )*0.5f;
 800b146:	4b99      	ldr	r3, [pc, #612]	; (800b3ac <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800b148:	ed93 7a00 	vldr	s14, [r3]
 800b14c:	4b97      	ldr	r3, [pc, #604]	; (800b3ac <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800b14e:	edd3 7a01 	vldr	s15, [r3, #4]
 800b152:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b156:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800b15a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b15e:	4b93      	ldr	r3, [pc, #588]	; (800b3ac <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800b160:	edc3 7a02 	vstr	s15, [r3, #8]
		// mm/ms
		TotalPulse[LEFT] += PulseDisplacement[LEFT];
 800b164:	4b92      	ldr	r3, [pc, #584]	; (800b3b0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800b166:	681a      	ldr	r2, [r3, #0]
 800b168:	4b8d      	ldr	r3, [pc, #564]	; (800b3a0 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	4413      	add	r3, r2
 800b16e:	4a90      	ldr	r2, [pc, #576]	; (800b3b0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800b170:	6013      	str	r3, [r2, #0]
		TotalPulse[RIGHT] += PulseDisplacement[RIGHT];
 800b172:	4b8f      	ldr	r3, [pc, #572]	; (800b3b0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800b174:	685a      	ldr	r2, [r3, #4]
 800b176:	4b8a      	ldr	r3, [pc, #552]	; (800b3a0 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800b178:	685b      	ldr	r3, [r3, #4]
 800b17a:	4413      	add	r3, r2
 800b17c:	4a8c      	ldr	r2, [pc, #560]	; (800b3b0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800b17e:	6053      	str	r3, [r2, #4]
		TotalPulse[BODY] = TotalPulse[LEFT]+TotalPulse[RIGHT];
 800b180:	4b8b      	ldr	r3, [pc, #556]	; (800b3b0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800b182:	681a      	ldr	r2, [r3, #0]
 800b184:	4b8a      	ldr	r3, [pc, #552]	; (800b3b0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800b186:	685b      	ldr	r3, [r3, #4]
 800b188:	4413      	add	r3, r2
 800b18a:	4a89      	ldr	r2, [pc, #548]	; (800b3b0 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 800b18c:	6093      	str	r3, [r2, #8]
#if 1
		//static float angle=0;
		static float zg_last=0, ya_last=0;
		float zg_law, ya_law;
		//uint8_t zgb,zgf;
		ZGyro = ReadIMU(0x37, 0x38);
 800b18e:	2138      	movs	r1, #56	; 0x38
 800b190:	2037      	movs	r0, #55	; 0x37
 800b192:	f004 fa41 	bl	800f618 <ReadIMU>
 800b196:	eef0 7a40 	vmov.f32	s15, s0
 800b19a:	4b86      	ldr	r3, [pc, #536]	; (800b3b4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800b19c:	edc3 7a00 	vstr	s15, [r3]
	    zg_law =  ( ZGyro - zg_offset )*convert_to_imu_angv;//16.4 * 180;//rad/s or rad/0.001s
 800b1a0:	4b84      	ldr	r3, [pc, #528]	; (800b3b4 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800b1a2:	ed93 7a00 	vldr	s14, [r3]
 800b1a6:	4b84      	ldr	r3, [pc, #528]	; (800b3b8 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800b1a8:	edd3 7a00 	vldr	s15, [r3]
 800b1ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b1b0:	ed9f 7a82 	vldr	s14, [pc, #520]	; 800b3bc <HAL_TIM_PeriodElapsedCallback+0x2ec>
 800b1b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b1b8:	edc7 7a07 	vstr	s15, [r7, #28]
	    AngularV = -((0.01*zg_law) + (0.99)* (zg_last));
 800b1bc:	69f8      	ldr	r0, [r7, #28]
 800b1be:	f7fd f8fb 	bl	80083b8 <__aeabi_f2d>
 800b1c2:	a36f      	add	r3, pc, #444	; (adr r3, 800b380 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800b1c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c8:	f7fd f94e 	bl	8008468 <__aeabi_dmul>
 800b1cc:	4603      	mov	r3, r0
 800b1ce:	460c      	mov	r4, r1
 800b1d0:	4625      	mov	r5, r4
 800b1d2:	461c      	mov	r4, r3
 800b1d4:	4b7a      	ldr	r3, [pc, #488]	; (800b3c0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	4618      	mov	r0, r3
 800b1da:	f7fd f8ed 	bl	80083b8 <__aeabi_f2d>
 800b1de:	a36a      	add	r3, pc, #424	; (adr r3, 800b388 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800b1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e4:	f7fd f940 	bl	8008468 <__aeabi_dmul>
 800b1e8:	4602      	mov	r2, r0
 800b1ea:	460b      	mov	r3, r1
 800b1ec:	4620      	mov	r0, r4
 800b1ee:	4629      	mov	r1, r5
 800b1f0:	f7fc ff84 	bl	80080fc <__adddf3>
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	460c      	mov	r4, r1
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	4621      	mov	r1, r4
 800b1fc:	f7fd fc2c 	bl	8008a58 <__aeabi_d2f>
 800b200:	4603      	mov	r3, r0
 800b202:	ee07 3a90 	vmov	s15, r3
 800b206:	eef1 7a67 	vneg.f32	s15, s15
 800b20a:	4b6e      	ldr	r3, [pc, #440]	; (800b3c4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800b20c:	edc3 7a00 	vstr	s15, [r3]
	    zg_last = zg_law;
 800b210:	4a6b      	ldr	r2, [pc, #428]	; (800b3c0 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800b212:	69fb      	ldr	r3, [r7, #28]
 800b214:	6013      	str	r3, [r2, #0]
		Angle += AngularV * T1;
 800b216:	4b6b      	ldr	r3, [pc, #428]	; (800b3c4 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800b218:	edd3 7a00 	vldr	s15, [r3]
 800b21c:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 800b3c8 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 800b220:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b224:	4b69      	ldr	r3, [pc, #420]	; (800b3cc <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800b226:	edd3 7a00 	vldr	s15, [r3]
 800b22a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b22e:	4b67      	ldr	r3, [pc, #412]	; (800b3cc <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800b230:	edc3 7a00 	vstr	s15, [r3]

		//mm/s^2mm/sms
		YAccel = ReadIMU(0x2F, 0x30);//1g204820481g9.8....m/s^2mm10004.78515625mm/s^2
 800b234:	2130      	movs	r1, #48	; 0x30
 800b236:	202f      	movs	r0, #47	; 0x2f
 800b238:	f004 f9ee 	bl	800f618 <ReadIMU>
 800b23c:	eef0 7a40 	vmov.f32	s15, s0
 800b240:	4b63      	ldr	r3, [pc, #396]	; (800b3d0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800b242:	edc3 7a00 	vstr	s15, [r3]
	    ya_law =  ( YAccel - ya_offset )*convert_to_imu_yaccel;//
 800b246:	4b62      	ldr	r3, [pc, #392]	; (800b3d0 <HAL_TIM_PeriodElapsedCallback+0x300>)
 800b248:	ed93 7a00 	vldr	s14, [r3]
 800b24c:	4b61      	ldr	r3, [pc, #388]	; (800b3d4 <HAL_TIM_PeriodElapsedCallback+0x304>)
 800b24e:	edd3 7a00 	vldr	s15, [r3]
 800b252:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b256:	ed9f 7a60 	vldr	s14, [pc, #384]	; 800b3d8 <HAL_TIM_PeriodElapsedCallback+0x308>
 800b25a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b25e:	edc7 7a06 	vstr	s15, [r7, #24]
	    ImuAccel = ((0.01*ya_law) + (0.99)* (ya_last));
 800b262:	69b8      	ldr	r0, [r7, #24]
 800b264:	f7fd f8a8 	bl	80083b8 <__aeabi_f2d>
 800b268:	a345      	add	r3, pc, #276	; (adr r3, 800b380 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800b26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b26e:	f7fd f8fb 	bl	8008468 <__aeabi_dmul>
 800b272:	4603      	mov	r3, r0
 800b274:	460c      	mov	r4, r1
 800b276:	4625      	mov	r5, r4
 800b278:	461c      	mov	r4, r3
 800b27a:	4b58      	ldr	r3, [pc, #352]	; (800b3dc <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	4618      	mov	r0, r3
 800b280:	f7fd f89a 	bl	80083b8 <__aeabi_f2d>
 800b284:	a340      	add	r3, pc, #256	; (adr r3, 800b388 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800b286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b28a:	f7fd f8ed 	bl	8008468 <__aeabi_dmul>
 800b28e:	4602      	mov	r2, r0
 800b290:	460b      	mov	r3, r1
 800b292:	4620      	mov	r0, r4
 800b294:	4629      	mov	r1, r5
 800b296:	f7fc ff31 	bl	80080fc <__adddf3>
 800b29a:	4603      	mov	r3, r0
 800b29c:	460c      	mov	r4, r1
 800b29e:	4618      	mov	r0, r3
 800b2a0:	4621      	mov	r1, r4
 800b2a2:	f7fd fbd9 	bl	8008a58 <__aeabi_d2f>
 800b2a6:	4602      	mov	r2, r0
 800b2a8:	4b4d      	ldr	r3, [pc, #308]	; (800b3e0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800b2aa:	601a      	str	r2, [r3, #0]
	    ya_last = ya_law;
 800b2ac:	4a4b      	ldr	r2, [pc, #300]	; (800b3dc <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800b2ae:	69bb      	ldr	r3, [r7, #24]
 800b2b0:	6013      	str	r3, [r2, #0]
		ImuVelocity += ImuAccel * T1;//mm/sm/ssms
 800b2b2:	4b4b      	ldr	r3, [pc, #300]	; (800b3e0 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800b2b4:	edd3 7a00 	vldr	s15, [r3]
 800b2b8:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800b3c8 <HAL_TIM_PeriodElapsedCallback+0x2f8>
 800b2bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b2c0:	4b48      	ldr	r3, [pc, #288]	; (800b3e4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 800b2c2:	edd3 7a00 	vldr	s15, [r3]
 800b2c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b2ca:	4b46      	ldr	r3, [pc, #280]	; (800b3e4 <HAL_TIM_PeriodElapsedCallback+0x314>)
 800b2cc:	edc3 7a00 	vstr	s15, [r3]
		else
		{
			TargetAngularV += AngularAcceleration;
		}
#else
		int wall_d =0,wall_l =0,wall_r =0;
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	617b      	str	r3, [r7, #20]
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	613b      	str	r3, [r7, #16]
 800b2d8:	2300      	movs	r3, #0
 800b2da:	60fb      	str	r3, [r7, #12]
			int ang_out=0;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	60bb      	str	r3, [r7, #8]
		//
			if( Pos.Dir == front)
 800b2e0:	4b41      	ldr	r3, [pc, #260]	; (800b3e8 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800b2e2:	789b      	ldrb	r3, [r3, #2]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	f040 80e0 	bne.w	800b4aa <HAL_TIM_PeriodElapsedCallback+0x3da>
			{
				if( Pid[A_VELO_PID].flag == 1 )
 800b2ea:	4b40      	ldr	r3, [pc, #256]	; (800b3ec <HAL_TIM_PeriodElapsedCallback+0x31c>)
 800b2ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2ee:	2b01      	cmp	r3, #1
 800b2f0:	d116      	bne.n	800b320 <HAL_TIM_PeriodElapsedCallback+0x250>
				{
					ang_out = PIDControl( A_VELO_PID,  TargetAngle, Angle);
 800b2f2:	4b3f      	ldr	r3, [pc, #252]	; (800b3f0 <HAL_TIM_PeriodElapsedCallback+0x320>)
 800b2f4:	edd3 7a00 	vldr	s15, [r3]
 800b2f8:	4b34      	ldr	r3, [pc, #208]	; (800b3cc <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800b2fa:	ed93 7a00 	vldr	s14, [r3]
 800b2fe:	eef0 0a47 	vmov.f32	s1, s14
 800b302:	eeb0 0a67 	vmov.f32	s0, s15
 800b306:	2000      	movs	r0, #0
 800b308:	f002 fb64 	bl	800d9d4 <PIDControl>
 800b30c:	60b8      	str	r0, [r7, #8]
					TargetAngularV = (float)ang_out;	//
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	ee07 3a90 	vmov	s15, r3
 800b314:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b318:	4b36      	ldr	r3, [pc, #216]	; (800b3f4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800b31a:	edc3 7a00 	vstr	s15, [r3]
 800b31e:	e0c4      	b.n	800b4aa <HAL_TIM_PeriodElapsedCallback+0x3da>
				}
				else if( Pid[D_WALL_PID].flag == 1 )
 800b320:	4b32      	ldr	r3, [pc, #200]	; (800b3ec <HAL_TIM_PeriodElapsedCallback+0x31c>)
 800b322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b324:	2b01      	cmp	r3, #1
 800b326:	d16b      	bne.n	800b400 <HAL_TIM_PeriodElapsedCallback+0x330>
				{
					wall_d = PIDControl( D_WALL_PID, Photo[SL], Photo[SR]+PhotoDiff);	//++
 800b328:	4b33      	ldr	r3, [pc, #204]	; (800b3f8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800b32a:	edd3 6a02 	vldr	s13, [r3, #8]
 800b32e:	4b32      	ldr	r3, [pc, #200]	; (800b3f8 <HAL_TIM_PeriodElapsedCallback+0x328>)
 800b330:	ed93 7a01 	vldr	s14, [r3, #4]
 800b334:	4b31      	ldr	r3, [pc, #196]	; (800b3fc <HAL_TIM_PeriodElapsedCallback+0x32c>)
 800b336:	edd3 7a00 	vldr	s15, [r3]
 800b33a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b33e:	eef0 0a67 	vmov.f32	s1, s15
 800b342:	eeb0 0a66 	vmov.f32	s0, s13
 800b346:	2001      	movs	r0, #1
 800b348:	f002 fb44 	bl	800d9d4 <PIDControl>
 800b34c:	6178      	str	r0, [r7, #20]
					TargetAngularV = (float)wall_d*0.001;//0.002 
 800b34e:	697b      	ldr	r3, [r7, #20]
 800b350:	ee07 3a90 	vmov	s15, r3
 800b354:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b358:	ee17 0a90 	vmov	r0, s15
 800b35c:	f7fd f82c 	bl	80083b8 <__aeabi_f2d>
 800b360:	a30b      	add	r3, pc, #44	; (adr r3, 800b390 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800b362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b366:	f7fd f87f 	bl	8008468 <__aeabi_dmul>
 800b36a:	4603      	mov	r3, r0
 800b36c:	460c      	mov	r4, r1
 800b36e:	4618      	mov	r0, r3
 800b370:	4621      	mov	r1, r4
 800b372:	f7fd fb71 	bl	8008a58 <__aeabi_d2f>
 800b376:	4602      	mov	r2, r0
 800b378:	4b1e      	ldr	r3, [pc, #120]	; (800b3f4 <HAL_TIM_PeriodElapsedCallback+0x324>)
 800b37a:	601a      	str	r2, [r3, #0]
 800b37c:	e095      	b.n	800b4aa <HAL_TIM_PeriodElapsedCallback+0x3da>
 800b37e:	bf00      	nop
 800b380:	47ae147b 	.word	0x47ae147b
 800b384:	3f847ae1 	.word	0x3f847ae1
 800b388:	7ae147ae 	.word	0x7ae147ae
 800b38c:	3fefae14 	.word	0x3fefae14
 800b390:	d2f1a9fc 	.word	0xd2f1a9fc
 800b394:	3f50624d 	.word	0x3f50624d
 800b398:	2000092c 	.word	0x2000092c
 800b39c:	40000400 	.word	0x40000400
 800b3a0:	200005f4 	.word	0x200005f4
 800b3a4:	40000800 	.word	0x40000800
 800b3a8:	3f7ccccf 	.word	0x3f7ccccf
 800b3ac:	20000448 	.word	0x20000448
 800b3b0:	2000043c 	.word	0x2000043c
 800b3b4:	200003ec 	.word	0x200003ec
 800b3b8:	200003e4 	.word	0x200003e4
 800b3bc:	3a8b7d78 	.word	0x3a8b7d78
 800b3c0:	20000254 	.word	0x20000254
 800b3c4:	2000025c 	.word	0x2000025c
 800b3c8:	3a83126f 	.word	0x3a83126f
 800b3cc:	20000260 	.word	0x20000260
 800b3d0:	200003f0 	.word	0x200003f0
 800b3d4:	200003e8 	.word	0x200003e8
 800b3d8:	40992fb0 	.word	0x40992fb0
 800b3dc:	20000258 	.word	0x20000258
 800b3e0:	20000264 	.word	0x20000264
 800b3e4:	20000268 	.word	0x20000268
 800b3e8:	20000000 	.word	0x20000000
 800b3ec:	2000026c 	.word	0x2000026c
 800b3f0:	20000438 	.word	0x20000438
 800b3f4:	20000414 	.word	0x20000414
 800b3f8:	20000478 	.word	0x20000478
 800b3fc:	20000428 	.word	0x20000428
				}
				else if( Pid[L_WALL_PID].flag == 1 )
 800b400:	4b79      	ldr	r3, [pc, #484]	; (800b5e8 <HAL_TIM_PeriodElapsedCallback+0x518>)
 800b402:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b406:	2b01      	cmp	r3, #1
 800b408:	d125      	bne.n	800b456 <HAL_TIM_PeriodElapsedCallback+0x386>
				{
					wall_l = PIDControl( L_WALL_PID,  Photo[SL], TargetPhoto[SL]);
 800b40a:	4b78      	ldr	r3, [pc, #480]	; (800b5ec <HAL_TIM_PeriodElapsedCallback+0x51c>)
 800b40c:	edd3 7a02 	vldr	s15, [r3, #8]
 800b410:	4b77      	ldr	r3, [pc, #476]	; (800b5f0 <HAL_TIM_PeriodElapsedCallback+0x520>)
 800b412:	ed93 7a02 	vldr	s14, [r3, #8]
 800b416:	eef0 0a47 	vmov.f32	s1, s14
 800b41a:	eeb0 0a67 	vmov.f32	s0, s15
 800b41e:	2002      	movs	r0, #2
 800b420:	f002 fad8 	bl	800d9d4 <PIDControl>
 800b424:	6138      	str	r0, [r7, #16]
					TargetAngularV = (float)wall_l*0.001;//0.002 
 800b426:	693b      	ldr	r3, [r7, #16]
 800b428:	ee07 3a90 	vmov	s15, r3
 800b42c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b430:	ee17 0a90 	vmov	r0, s15
 800b434:	f7fc ffc0 	bl	80083b8 <__aeabi_f2d>
 800b438:	a369      	add	r3, pc, #420	; (adr r3, 800b5e0 <HAL_TIM_PeriodElapsedCallback+0x510>)
 800b43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b43e:	f7fd f813 	bl	8008468 <__aeabi_dmul>
 800b442:	4603      	mov	r3, r0
 800b444:	460c      	mov	r4, r1
 800b446:	4618      	mov	r0, r3
 800b448:	4621      	mov	r1, r4
 800b44a:	f7fd fb05 	bl	8008a58 <__aeabi_d2f>
 800b44e:	4602      	mov	r2, r0
 800b450:	4b68      	ldr	r3, [pc, #416]	; (800b5f4 <HAL_TIM_PeriodElapsedCallback+0x524>)
 800b452:	601a      	str	r2, [r3, #0]
 800b454:	e029      	b.n	800b4aa <HAL_TIM_PeriodElapsedCallback+0x3da>

				}
				else if( Pid[R_WALL_PID].flag == 1 )
 800b456:	4b64      	ldr	r3, [pc, #400]	; (800b5e8 <HAL_TIM_PeriodElapsedCallback+0x518>)
 800b458:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b45c:	2b01      	cmp	r3, #1
 800b45e:	d124      	bne.n	800b4aa <HAL_TIM_PeriodElapsedCallback+0x3da>
				{
					wall_r = PIDControl( R_WALL_PID,  TargetPhoto[SR], Photo[SR]);			//-
 800b460:	4b63      	ldr	r3, [pc, #396]	; (800b5f0 <HAL_TIM_PeriodElapsedCallback+0x520>)
 800b462:	edd3 7a01 	vldr	s15, [r3, #4]
 800b466:	4b61      	ldr	r3, [pc, #388]	; (800b5ec <HAL_TIM_PeriodElapsedCallback+0x51c>)
 800b468:	ed93 7a01 	vldr	s14, [r3, #4]
 800b46c:	eef0 0a47 	vmov.f32	s1, s14
 800b470:	eeb0 0a67 	vmov.f32	s0, s15
 800b474:	2003      	movs	r0, #3
 800b476:	f002 faad 	bl	800d9d4 <PIDControl>
 800b47a:	60f8      	str	r0, [r7, #12]
					TargetAngularV = (float)wall_r*0.001;//0.002 
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	ee07 3a90 	vmov	s15, r3
 800b482:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b486:	ee17 0a90 	vmov	r0, s15
 800b48a:	f7fc ff95 	bl	80083b8 <__aeabi_f2d>
 800b48e:	a354      	add	r3, pc, #336	; (adr r3, 800b5e0 <HAL_TIM_PeriodElapsedCallback+0x510>)
 800b490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b494:	f7fc ffe8 	bl	8008468 <__aeabi_dmul>
 800b498:	4603      	mov	r3, r0
 800b49a:	460c      	mov	r4, r1
 800b49c:	4618      	mov	r0, r3
 800b49e:	4621      	mov	r1, r4
 800b4a0:	f7fd fada 	bl	8008a58 <__aeabi_d2f>
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	4b53      	ldr	r3, [pc, #332]	; (800b5f4 <HAL_TIM_PeriodElapsedCallback+0x524>)
 800b4a8:	601a      	str	r2, [r3, #0]
				}
			}
#endif
		TargetVelocity[BODY] += Acceleration;
 800b4aa:	4b53      	ldr	r3, [pc, #332]	; (800b5f8 <HAL_TIM_PeriodElapsedCallback+0x528>)
 800b4ac:	ed93 7a02 	vldr	s14, [r3, #8]
 800b4b0:	4b52      	ldr	r3, [pc, #328]	; (800b5fc <HAL_TIM_PeriodElapsedCallback+0x52c>)
 800b4b2:	edd3 7a00 	vldr	s15, [r3]
 800b4b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b4ba:	4b4f      	ldr	r3, [pc, #316]	; (800b5f8 <HAL_TIM_PeriodElapsedCallback+0x528>)
 800b4bc:	edc3 7a02 	vstr	s15, [r3, #8]
		TargetAngularV += AngularAcceleration;
 800b4c0:	4b4c      	ldr	r3, [pc, #304]	; (800b5f4 <HAL_TIM_PeriodElapsedCallback+0x524>)
 800b4c2:	ed93 7a00 	vldr	s14, [r3]
 800b4c6:	4b4e      	ldr	r3, [pc, #312]	; (800b600 <HAL_TIM_PeriodElapsedCallback+0x530>)
 800b4c8:	edd3 7a00 	vldr	s15, [r3]
 800b4cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b4d0:	4b48      	ldr	r3, [pc, #288]	; (800b5f4 <HAL_TIM_PeriodElapsedCallback+0x524>)
 800b4d2:	edc3 7a00 	vstr	s15, [r3]
		//TargetAngularV += AngularAcceleration;
		TargetVelocity[RIGHT] = ( TargetVelocity[BODY] - TargetAngularV * TREAD_WIDTH * 0.5f );
 800b4d6:	4b48      	ldr	r3, [pc, #288]	; (800b5f8 <HAL_TIM_PeriodElapsedCallback+0x528>)
 800b4d8:	ed93 7a02 	vldr	s14, [r3, #8]
 800b4dc:	4b45      	ldr	r3, [pc, #276]	; (800b5f4 <HAL_TIM_PeriodElapsedCallback+0x524>)
 800b4de:	edd3 7a00 	vldr	s15, [r3]
 800b4e2:	eddf 6a48 	vldr	s13, [pc, #288]	; 800b604 <HAL_TIM_PeriodElapsedCallback+0x534>
 800b4e6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b4ea:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800b4ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800b4f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b4f6:	4b40      	ldr	r3, [pc, #256]	; (800b5f8 <HAL_TIM_PeriodElapsedCallback+0x528>)
 800b4f8:	edc3 7a01 	vstr	s15, [r3, #4]
		TargetVelocity[LEFT] = ( TargetAngularV *TREAD_WIDTH ) + TargetVelocity[RIGHT];
 800b4fc:	4b3d      	ldr	r3, [pc, #244]	; (800b5f4 <HAL_TIM_PeriodElapsedCallback+0x524>)
 800b4fe:	edd3 7a00 	vldr	s15, [r3]
 800b502:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800b604 <HAL_TIM_PeriodElapsedCallback+0x534>
 800b506:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b50a:	4b3b      	ldr	r3, [pc, #236]	; (800b5f8 <HAL_TIM_PeriodElapsedCallback+0x528>)
 800b50c:	edd3 7a01 	vldr	s15, [r3, #4]
 800b510:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b514:	4b38      	ldr	r3, [pc, #224]	; (800b5f8 <HAL_TIM_PeriodElapsedCallback+0x528>)
 800b516:	edc3 7a00 	vstr	s15, [r3]

		VelocityLeftOut = PIDControl( L_VELO_PID, TargetVelocity[LEFT], CurrentVelocity[LEFT]);
 800b51a:	4b37      	ldr	r3, [pc, #220]	; (800b5f8 <HAL_TIM_PeriodElapsedCallback+0x528>)
 800b51c:	edd3 7a00 	vldr	s15, [r3]
 800b520:	4b39      	ldr	r3, [pc, #228]	; (800b608 <HAL_TIM_PeriodElapsedCallback+0x538>)
 800b522:	ed93 7a00 	vldr	s14, [r3]
 800b526:	eef0 0a47 	vmov.f32	s1, s14
 800b52a:	eeb0 0a67 	vmov.f32	s0, s15
 800b52e:	2004      	movs	r0, #4
 800b530:	f002 fa50 	bl	800d9d4 <PIDControl>
 800b534:	4602      	mov	r2, r0
 800b536:	4b35      	ldr	r3, [pc, #212]	; (800b60c <HAL_TIM_PeriodElapsedCallback+0x53c>)
 800b538:	601a      	str	r2, [r3, #0]
		VelocityRightOut = PIDControl( R_VELO_PID, TargetVelocity[RIGHT], CurrentVelocity[RIGHT]);
 800b53a:	4b2f      	ldr	r3, [pc, #188]	; (800b5f8 <HAL_TIM_PeriodElapsedCallback+0x528>)
 800b53c:	edd3 7a01 	vldr	s15, [r3, #4]
 800b540:	4b31      	ldr	r3, [pc, #196]	; (800b608 <HAL_TIM_PeriodElapsedCallback+0x538>)
 800b542:	ed93 7a01 	vldr	s14, [r3, #4]
 800b546:	eef0 0a47 	vmov.f32	s1, s14
 800b54a:	eeb0 0a67 	vmov.f32	s0, s15
 800b54e:	2005      	movs	r0, #5
 800b550:	f002 fa40 	bl	800d9d4 <PIDControl>
 800b554:	4602      	mov	r2, r0
 800b556:	4b2e      	ldr	r3, [pc, #184]	; (800b610 <HAL_TIM_PeriodElapsedCallback+0x540>)
 800b558:	601a      	str	r2, [r3, #0]

		//
		Motor_Switch( VelocityLeftOut, VelocityRightOut );
 800b55a:	4b2c      	ldr	r3, [pc, #176]	; (800b60c <HAL_TIM_PeriodElapsedCallback+0x53c>)
 800b55c:	681a      	ldr	r2, [r3, #0]
 800b55e:	4b2c      	ldr	r3, [pc, #176]	; (800b610 <HAL_TIM_PeriodElapsedCallback+0x540>)
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	4619      	mov	r1, r3
 800b564:	4610      	mov	r0, r2
 800b566:	f004 fabf 	bl	800fae8 <Motor_Switch>
//+
//PID

	}

	if( htim == &htim8)
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	4a29      	ldr	r2, [pc, #164]	; (800b614 <HAL_TIM_PeriodElapsedCallback+0x544>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d12f      	bne.n	800b5d2 <HAL_TIM_PeriodElapsedCallback+0x502>
		//timer8 += t;

		//
		//UpdatePhotoData();
		//TIM11ms
		Photo[FL] = GetWallDataAverage(10, adc1[0], FL);	//adc1_IN10
 800b572:	4b29      	ldr	r3, [pc, #164]	; (800b618 <HAL_TIM_PeriodElapsedCallback+0x548>)
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	2200      	movs	r2, #0
 800b578:	4619      	mov	r1, r3
 800b57a:	200a      	movs	r0, #10
 800b57c:	f7ff f99e 	bl	800a8bc <GetWallDataAverage>
 800b580:	eef0 7a40 	vmov.f32	s15, s0
 800b584:	4b19      	ldr	r3, [pc, #100]	; (800b5ec <HAL_TIM_PeriodElapsedCallback+0x51c>)
 800b586:	edc3 7a00 	vstr	s15, [r3]
		Photo[SR] = GetWallDataAverage(10, adc1[1], SR);	//adc1_IN14
 800b58a:	4b23      	ldr	r3, [pc, #140]	; (800b618 <HAL_TIM_PeriodElapsedCallback+0x548>)
 800b58c:	685b      	ldr	r3, [r3, #4]
 800b58e:	2201      	movs	r2, #1
 800b590:	4619      	mov	r1, r3
 800b592:	200a      	movs	r0, #10
 800b594:	f7ff f992 	bl	800a8bc <GetWallDataAverage>
 800b598:	eef0 7a40 	vmov.f32	s15, s0
 800b59c:	4b13      	ldr	r3, [pc, #76]	; (800b5ec <HAL_TIM_PeriodElapsedCallback+0x51c>)
 800b59e:	edc3 7a01 	vstr	s15, [r3, #4]
		Photo[SL] = GetWallDataAverage(10, adc2[0], SL);	//adc2_IN11
 800b5a2:	4b1e      	ldr	r3, [pc, #120]	; (800b61c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	2202      	movs	r2, #2
 800b5a8:	4619      	mov	r1, r3
 800b5aa:	200a      	movs	r0, #10
 800b5ac:	f7ff f986 	bl	800a8bc <GetWallDataAverage>
 800b5b0:	eef0 7a40 	vmov.f32	s15, s0
 800b5b4:	4b0d      	ldr	r3, [pc, #52]	; (800b5ec <HAL_TIM_PeriodElapsedCallback+0x51c>)
 800b5b6:	edc3 7a02 	vstr	s15, [r3, #8]
		Photo[FR] = GetWallDataAverage(10, adc2[1], FR);	//adc2_IN15
 800b5ba:	4b18      	ldr	r3, [pc, #96]	; (800b61c <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800b5bc:	685b      	ldr	r3, [r3, #4]
 800b5be:	2203      	movs	r2, #3
 800b5c0:	4619      	mov	r1, r3
 800b5c2:	200a      	movs	r0, #10
 800b5c4:	f7ff f97a 	bl	800a8bc <GetWallDataAverage>
 800b5c8:	eef0 7a40 	vmov.f32	s15, s0
 800b5cc:	4b07      	ldr	r3, [pc, #28]	; (800b5ec <HAL_TIM_PeriodElapsedCallback+0x51c>)
 800b5ce:	edc3 7a03 	vstr	s15, [r3, #12]
//	if( htim == &htim9)
//	{
//		timer8 += t;
//
//	}
}
 800b5d2:	bf00      	nop
 800b5d4:	3720      	adds	r7, #32
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bdb0      	pop	{r4, r5, r7, pc}
 800b5da:	bf00      	nop
 800b5dc:	f3af 8000 	nop.w
 800b5e0:	d2f1a9fc 	.word	0xd2f1a9fc
 800b5e4:	3f50624d 	.word	0x3f50624d
 800b5e8:	2000026c 	.word	0x2000026c
 800b5ec:	20000478 	.word	0x20000478
 800b5f0:	20000538 	.word	0x20000538
 800b5f4:	20000414 	.word	0x20000414
 800b5f8:	20000404 	.word	0x20000404
 800b5fc:	20000434 	.word	0x20000434
 800b600:	20000430 	.word	0x20000430
 800b604:	42173333 	.word	0x42173333
 800b608:	20000448 	.word	0x20000448
 800b60c:	20000530 	.word	0x20000530
 800b610:	2000054c 	.word	0x2000054c
 800b614:	200006a4 	.word	0x200006a4
 800b618:	200003d0 	.word	0x200003d0
 800b61c:	200003dc 	.word	0x200003dc

0800b620 <flash_store_init>:
//{
//
//}
//
void flash_store_init()
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b084      	sub	sp, #16
 800b624:	af00      	add	r7, sp, #0
	uint32_t address=start_adress_sector1;
 800b626:	4b30      	ldr	r3, [pc, #192]	; (800b6e8 <flash_store_init+0xc8>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	60fb      	str	r3, [r7, #12]

	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800b62c:	2300      	movs	r3, #0
 800b62e:	60bb      	str	r3, [r7, #8]
 800b630:	e053      	b.n	800b6da <flash_store_init+0xba>
	{
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800b632:	2300      	movs	r3, #0
 800b634:	607b      	str	r3, [r7, #4]
 800b636:	e04a      	b.n	800b6ce <flash_store_init+0xae>
			{
				FLASH_Write_Word(address+0, Wall[i][j].north);
 800b638:	492c      	ldr	r1, [pc, #176]	; (800b6ec <flash_store_init+0xcc>)
 800b63a:	687a      	ldr	r2, [r7, #4]
 800b63c:	4613      	mov	r3, r2
 800b63e:	00db      	lsls	r3, r3, #3
 800b640:	4413      	add	r3, r2
 800b642:	68ba      	ldr	r2, [r7, #8]
 800b644:	4413      	add	r3, r2
 800b646:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b64a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b64e:	b2db      	uxtb	r3, r3
 800b650:	4619      	mov	r1, r3
 800b652:	68f8      	ldr	r0, [r7, #12]
 800b654:	f003 febc 	bl	800f3d0 <FLASH_Write_Word>
				FLASH_Write_Word(address+4, Wall[i][j].east);
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	1d18      	adds	r0, r3, #4
 800b65c:	4923      	ldr	r1, [pc, #140]	; (800b6ec <flash_store_init+0xcc>)
 800b65e:	687a      	ldr	r2, [r7, #4]
 800b660:	4613      	mov	r3, r2
 800b662:	00db      	lsls	r3, r3, #3
 800b664:	4413      	add	r3, r2
 800b666:	68ba      	ldr	r2, [r7, #8]
 800b668:	4413      	add	r3, r2
 800b66a:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b66e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b672:	b2db      	uxtb	r3, r3
 800b674:	4619      	mov	r1, r3
 800b676:	f003 feab 	bl	800f3d0 <FLASH_Write_Word>
				FLASH_Write_Word(address+8, Wall[i][j].south);
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	f103 0008 	add.w	r0, r3, #8
 800b680:	491a      	ldr	r1, [pc, #104]	; (800b6ec <flash_store_init+0xcc>)
 800b682:	687a      	ldr	r2, [r7, #4]
 800b684:	4613      	mov	r3, r2
 800b686:	00db      	lsls	r3, r3, #3
 800b688:	4413      	add	r3, r2
 800b68a:	68ba      	ldr	r2, [r7, #8]
 800b68c:	4413      	add	r3, r2
 800b68e:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b692:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800b696:	b2db      	uxtb	r3, r3
 800b698:	4619      	mov	r1, r3
 800b69a:	f003 fe99 	bl	800f3d0 <FLASH_Write_Word>
				FLASH_Write_Word(address+12, Wall[i][j].west);
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	f103 000c 	add.w	r0, r3, #12
 800b6a4:	4911      	ldr	r1, [pc, #68]	; (800b6ec <flash_store_init+0xcc>)
 800b6a6:	687a      	ldr	r2, [r7, #4]
 800b6a8:	4613      	mov	r3, r2
 800b6aa:	00db      	lsls	r3, r3, #3
 800b6ac:	4413      	add	r3, r2
 800b6ae:	68ba      	ldr	r2, [r7, #8]
 800b6b0:	4413      	add	r3, r2
 800b6b2:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800b6b6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800b6ba:	b2db      	uxtb	r3, r3
 800b6bc:	4619      	mov	r1, r3
 800b6be:	f003 fe87 	bl	800f3d0 <FLASH_Write_Word>
				address += 16;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	3310      	adds	r3, #16
 800b6c6:	60fb      	str	r3, [r7, #12]
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	3301      	adds	r3, #1
 800b6cc:	607b      	str	r3, [r7, #4]
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	2b08      	cmp	r3, #8
 800b6d2:	ddb1      	ble.n	800b638 <flash_store_init+0x18>
	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800b6d4:	68bb      	ldr	r3, [r7, #8]
 800b6d6:	3301      	adds	r3, #1
 800b6d8:	60bb      	str	r3, [r7, #8]
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	2b08      	cmp	r3, #8
 800b6de:	dda8      	ble.n	800b632 <flash_store_init+0x12>
			}
	}
}
 800b6e0:	bf00      	nop
 800b6e2:	3710      	adds	r7, #16
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bd80      	pop	{r7, pc}
 800b6e8:	0801a040 	.word	0x0801a040
 800b6ec:	20000600 	.word	0x20000600

0800b6f0 <wall_init>:
void wall_init(){
 800b6f0:	b480      	push	{r7}
 800b6f2:	b085      	sub	sp, #20
 800b6f4:	af00      	add	r7, sp, #0

	//
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b6f6:	2300      	movs	r3, #0
 800b6f8:	60fb      	str	r3, [r7, #12]
 800b6fa:	e043      	b.n	800b784 <wall_init+0x94>
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	60bb      	str	r3, [r7, #8]
 800b700:	e03a      	b.n	800b778 <wall_init+0x88>
				Wall[i][j].north = UNKNOWN;
 800b702:	494b      	ldr	r1, [pc, #300]	; (800b830 <wall_init+0x140>)
 800b704:	68fa      	ldr	r2, [r7, #12]
 800b706:	4613      	mov	r3, r2
 800b708:	00db      	lsls	r3, r3, #3
 800b70a:	4413      	add	r3, r2
 800b70c:	68ba      	ldr	r2, [r7, #8]
 800b70e:	441a      	add	r2, r3
 800b710:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b714:	2002      	movs	r0, #2
 800b716:	f360 0301 	bfi	r3, r0, #0, #2
 800b71a:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].east = UNKNOWN;
 800b71e:	4944      	ldr	r1, [pc, #272]	; (800b830 <wall_init+0x140>)
 800b720:	68fa      	ldr	r2, [r7, #12]
 800b722:	4613      	mov	r3, r2
 800b724:	00db      	lsls	r3, r3, #3
 800b726:	4413      	add	r3, r2
 800b728:	68ba      	ldr	r2, [r7, #8]
 800b72a:	441a      	add	r2, r3
 800b72c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b730:	2002      	movs	r0, #2
 800b732:	f360 0383 	bfi	r3, r0, #2, #2
 800b736:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].south = UNKNOWN;
 800b73a:	493d      	ldr	r1, [pc, #244]	; (800b830 <wall_init+0x140>)
 800b73c:	68fa      	ldr	r2, [r7, #12]
 800b73e:	4613      	mov	r3, r2
 800b740:	00db      	lsls	r3, r3, #3
 800b742:	4413      	add	r3, r2
 800b744:	68ba      	ldr	r2, [r7, #8]
 800b746:	441a      	add	r2, r3
 800b748:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b74c:	2002      	movs	r0, #2
 800b74e:	f360 1305 	bfi	r3, r0, #4, #2
 800b752:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].west = UNKNOWN;
 800b756:	4936      	ldr	r1, [pc, #216]	; (800b830 <wall_init+0x140>)
 800b758:	68fa      	ldr	r2, [r7, #12]
 800b75a:	4613      	mov	r3, r2
 800b75c:	00db      	lsls	r3, r3, #3
 800b75e:	4413      	add	r3, r2
 800b760:	68ba      	ldr	r2, [r7, #8]
 800b762:	441a      	add	r2, r3
 800b764:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b768:	2002      	movs	r0, #2
 800b76a:	f360 1387 	bfi	r3, r0, #6, #2
 800b76e:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		for(int j=0; j < NUMBER_OF_SQUARES; j++){
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	3301      	adds	r3, #1
 800b776:	60bb      	str	r3, [r7, #8]
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	2b08      	cmp	r3, #8
 800b77c:	ddc1      	ble.n	800b702 <wall_init+0x12>
	for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	3301      	adds	r3, #1
 800b782:	60fb      	str	r3, [r7, #12]
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	2b08      	cmp	r3, #8
 800b788:	ddb8      	ble.n	800b6fc <wall_init+0xc>

			}
	}

	//
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800b78a:	2300      	movs	r3, #0
 800b78c:	607b      	str	r3, [r7, #4]
 800b78e:	e030      	b.n	800b7f2 <wall_init+0x102>
	{
		Wall[n][NUMBER_OF_SQUARES-1].north = WALL;
 800b790:	4927      	ldr	r1, [pc, #156]	; (800b830 <wall_init+0x140>)
 800b792:	687a      	ldr	r2, [r7, #4]
 800b794:	4613      	mov	r3, r2
 800b796:	00db      	lsls	r3, r3, #3
 800b798:	4413      	add	r3, r2
 800b79a:	005b      	lsls	r3, r3, #1
 800b79c:	440b      	add	r3, r1
 800b79e:	f103 0210 	add.w	r2, r3, #16
 800b7a2:	7813      	ldrb	r3, [r2, #0]
 800b7a4:	2101      	movs	r1, #1
 800b7a6:	f361 0301 	bfi	r3, r1, #0, #2
 800b7aa:	7013      	strb	r3, [r2, #0]
		Wall[NUMBER_OF_SQUARES-1][n].east = WALL;
 800b7ac:	4920      	ldr	r1, [pc, #128]	; (800b830 <wall_init+0x140>)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	f103 0248 	add.w	r2, r3, #72	; 0x48
 800b7b4:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b7b8:	2001      	movs	r0, #1
 800b7ba:	f360 0383 	bfi	r3, r0, #2, #2
 800b7be:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		Wall[n][0].south = WALL;
 800b7c2:	491b      	ldr	r1, [pc, #108]	; (800b830 <wall_init+0x140>)
 800b7c4:	687a      	ldr	r2, [r7, #4]
 800b7c6:	4613      	mov	r3, r2
 800b7c8:	00db      	lsls	r3, r3, #3
 800b7ca:	4413      	add	r3, r2
 800b7cc:	005b      	lsls	r3, r3, #1
 800b7ce:	18ca      	adds	r2, r1, r3
 800b7d0:	7813      	ldrb	r3, [r2, #0]
 800b7d2:	2101      	movs	r1, #1
 800b7d4:	f361 1305 	bfi	r3, r1, #4, #2
 800b7d8:	7013      	strb	r3, [r2, #0]
		Wall[0][n].west = WALL;
 800b7da:	4915      	ldr	r1, [pc, #84]	; (800b830 <wall_init+0x140>)
 800b7dc:	687a      	ldr	r2, [r7, #4]
 800b7de:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b7e2:	2001      	movs	r0, #1
 800b7e4:	f360 1387 	bfi	r3, r0, #6, #2
 800b7e8:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	for(int n=0; n < NUMBER_OF_SQUARES; n++)
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	3301      	adds	r3, #1
 800b7f0:	607b      	str	r3, [r7, #4]
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	2b08      	cmp	r3, #8
 800b7f6:	ddcb      	ble.n	800b790 <wall_init+0xa0>
	}

	//
	Wall[0][0].east = WALL;
 800b7f8:	4a0d      	ldr	r2, [pc, #52]	; (800b830 <wall_init+0x140>)
 800b7fa:	7813      	ldrb	r3, [r2, #0]
 800b7fc:	2101      	movs	r1, #1
 800b7fe:	f361 0383 	bfi	r3, r1, #2, #2
 800b802:	7013      	strb	r3, [r2, #0]
	Wall[0][0].north = NOWALL;
 800b804:	4a0a      	ldr	r2, [pc, #40]	; (800b830 <wall_init+0x140>)
 800b806:	7813      	ldrb	r3, [r2, #0]
 800b808:	f36f 0301 	bfc	r3, #0, #2
 800b80c:	7013      	strb	r3, [r2, #0]
	Wall[1][0].west = WALL;
 800b80e:	4a08      	ldr	r2, [pc, #32]	; (800b830 <wall_init+0x140>)
 800b810:	7c93      	ldrb	r3, [r2, #18]
 800b812:	2101      	movs	r1, #1
 800b814:	f361 1387 	bfi	r3, r1, #6, #2
 800b818:	7493      	strb	r3, [r2, #18]
	Wall[0][1].south = NOWALL;
 800b81a:	4a05      	ldr	r2, [pc, #20]	; (800b830 <wall_init+0x140>)
 800b81c:	7893      	ldrb	r3, [r2, #2]
 800b81e:	f36f 1305 	bfc	r3, #4, #2
 800b822:	7093      	strb	r3, [r2, #2]
//	Flash_clear_sector1();

	//
	//flash_store_init();

}
 800b824:	bf00      	nop
 800b826:	3714      	adds	r7, #20
 800b828:	46bd      	mov	sp, r7
 800b82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b82e:	4770      	bx	lr
 800b830:	20000600 	.word	0x20000600

0800b834 <wall_set>:
	FLASH_Write_Word(address+8, Wall[x][y].south);
	FLASH_Write_Word(address+12, Wall[x][y].west);

}
//xy
void wall_set(){
 800b834:	b490      	push	{r4, r7}
 800b836:	b082      	sub	sp, #8
 800b838:	af00      	add	r7, sp, #0
	uint8_t wall_dir[4];
	//
	  wall_dir[Pos.NextCar] = ((Photo[FL] + Photo[FR])/2 > FRONT_WALL)  ?   WALL : NOWALL;	//70
 800b83a:	4b96      	ldr	r3, [pc, #600]	; (800ba94 <wall_set+0x260>)
 800b83c:	ed93 7a00 	vldr	s14, [r3]
 800b840:	4b94      	ldr	r3, [pc, #592]	; (800ba94 <wall_set+0x260>)
 800b842:	edd3 7a03 	vldr	s15, [r3, #12]
 800b846:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b84a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800b84e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b852:	ed9f 7a91 	vldr	s14, [pc, #580]	; 800ba98 <wall_set+0x264>
 800b856:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b85a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b85e:	bfcc      	ite	gt
 800b860:	2301      	movgt	r3, #1
 800b862:	2300      	movle	r3, #0
 800b864:	b2da      	uxtb	r2, r3
 800b866:	4b8d      	ldr	r3, [pc, #564]	; (800ba9c <wall_set+0x268>)
 800b868:	7a5b      	ldrb	r3, [r3, #9]
 800b86a:	f107 0108 	add.w	r1, r7, #8
 800b86e:	440b      	add	r3, r1
 800b870:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 1)%4] = Photo[SR] > RIGHT_WALL  ?  WALL :  NOWALL;
 800b874:	4b87      	ldr	r3, [pc, #540]	; (800ba94 <wall_set+0x260>)
 800b876:	edd3 7a01 	vldr	s15, [r3, #4]
 800b87a:	ed9f 7a89 	vldr	s14, [pc, #548]	; 800baa0 <wall_set+0x26c>
 800b87e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b886:	bfcc      	ite	gt
 800b888:	2301      	movgt	r3, #1
 800b88a:	2300      	movle	r3, #0
 800b88c:	b2d9      	uxtb	r1, r3
 800b88e:	4b83      	ldr	r3, [pc, #524]	; (800ba9c <wall_set+0x268>)
 800b890:	7a5b      	ldrb	r3, [r3, #9]
 800b892:	3301      	adds	r3, #1
 800b894:	425a      	negs	r2, r3
 800b896:	f003 0303 	and.w	r3, r3, #3
 800b89a:	f002 0203 	and.w	r2, r2, #3
 800b89e:	bf58      	it	pl
 800b8a0:	4253      	negpl	r3, r2
 800b8a2:	460a      	mov	r2, r1
 800b8a4:	f107 0108 	add.w	r1, r7, #8
 800b8a8:	440b      	add	r3, r1
 800b8aa:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 2)%4] = NOWALL;
 800b8ae:	4b7b      	ldr	r3, [pc, #492]	; (800ba9c <wall_set+0x268>)
 800b8b0:	7a5b      	ldrb	r3, [r3, #9]
 800b8b2:	3302      	adds	r3, #2
 800b8b4:	425a      	negs	r2, r3
 800b8b6:	f003 0303 	and.w	r3, r3, #3
 800b8ba:	f002 0203 	and.w	r2, r2, #3
 800b8be:	bf58      	it	pl
 800b8c0:	4253      	negpl	r3, r2
 800b8c2:	f107 0208 	add.w	r2, r7, #8
 800b8c6:	4413      	add	r3, r2
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	f803 2c04 	strb.w	r2, [r3, #-4]
	  wall_dir[(Pos.NextCar + 3)%4] = Photo[SL] > LEFT_WALL ?  WALL :  NOWALL;
 800b8ce:	4b71      	ldr	r3, [pc, #452]	; (800ba94 <wall_set+0x260>)
 800b8d0:	edd3 7a02 	vldr	s15, [r3, #8]
 800b8d4:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800baa4 <wall_set+0x270>
 800b8d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b8dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8e0:	bfcc      	ite	gt
 800b8e2:	2301      	movgt	r3, #1
 800b8e4:	2300      	movle	r3, #0
 800b8e6:	b2d9      	uxtb	r1, r3
 800b8e8:	4b6c      	ldr	r3, [pc, #432]	; (800ba9c <wall_set+0x268>)
 800b8ea:	7a5b      	ldrb	r3, [r3, #9]
 800b8ec:	3303      	adds	r3, #3
 800b8ee:	425a      	negs	r2, r3
 800b8f0:	f003 0303 	and.w	r3, r3, #3
 800b8f4:	f002 0203 	and.w	r2, r2, #3
 800b8f8:	bf58      	it	pl
 800b8fa:	4253      	negpl	r3, r2
 800b8fc:	460a      	mov	r2, r1
 800b8fe:	f107 0108 	add.w	r1, r7, #8
 800b902:	440b      	add	r3, r1
 800b904:	f803 2c04 	strb.w	r2, [r3, #-4]

	  //
	  Wall[Pos.NextX][Pos.NextY].north = wall_dir[0];
 800b908:	7939      	ldrb	r1, [r7, #4]
 800b90a:	4b64      	ldr	r3, [pc, #400]	; (800ba9c <wall_set+0x268>)
 800b90c:	799b      	ldrb	r3, [r3, #6]
 800b90e:	461a      	mov	r2, r3
 800b910:	4b62      	ldr	r3, [pc, #392]	; (800ba9c <wall_set+0x268>)
 800b912:	79db      	ldrb	r3, [r3, #7]
 800b914:	461c      	mov	r4, r3
 800b916:	460b      	mov	r3, r1
 800b918:	f003 0303 	and.w	r3, r3, #3
 800b91c:	b2d8      	uxtb	r0, r3
 800b91e:	4962      	ldr	r1, [pc, #392]	; (800baa8 <wall_set+0x274>)
 800b920:	4613      	mov	r3, r2
 800b922:	00db      	lsls	r3, r3, #3
 800b924:	4413      	add	r3, r2
 800b926:	191a      	adds	r2, r3, r4
 800b928:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b92c:	f360 0301 	bfi	r3, r0, #0, #2
 800b930:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].east = wall_dir[1];
 800b934:	7979      	ldrb	r1, [r7, #5]
 800b936:	4b59      	ldr	r3, [pc, #356]	; (800ba9c <wall_set+0x268>)
 800b938:	799b      	ldrb	r3, [r3, #6]
 800b93a:	461a      	mov	r2, r3
 800b93c:	4b57      	ldr	r3, [pc, #348]	; (800ba9c <wall_set+0x268>)
 800b93e:	79db      	ldrb	r3, [r3, #7]
 800b940:	461c      	mov	r4, r3
 800b942:	460b      	mov	r3, r1
 800b944:	f003 0303 	and.w	r3, r3, #3
 800b948:	b2d8      	uxtb	r0, r3
 800b94a:	4957      	ldr	r1, [pc, #348]	; (800baa8 <wall_set+0x274>)
 800b94c:	4613      	mov	r3, r2
 800b94e:	00db      	lsls	r3, r3, #3
 800b950:	4413      	add	r3, r2
 800b952:	191a      	adds	r2, r3, r4
 800b954:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b958:	f360 0383 	bfi	r3, r0, #2, #2
 800b95c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].south = wall_dir[2];
 800b960:	79b9      	ldrb	r1, [r7, #6]
 800b962:	4b4e      	ldr	r3, [pc, #312]	; (800ba9c <wall_set+0x268>)
 800b964:	799b      	ldrb	r3, [r3, #6]
 800b966:	461a      	mov	r2, r3
 800b968:	4b4c      	ldr	r3, [pc, #304]	; (800ba9c <wall_set+0x268>)
 800b96a:	79db      	ldrb	r3, [r3, #7]
 800b96c:	461c      	mov	r4, r3
 800b96e:	460b      	mov	r3, r1
 800b970:	f003 0303 	and.w	r3, r3, #3
 800b974:	b2d8      	uxtb	r0, r3
 800b976:	494c      	ldr	r1, [pc, #304]	; (800baa8 <wall_set+0x274>)
 800b978:	4613      	mov	r3, r2
 800b97a:	00db      	lsls	r3, r3, #3
 800b97c:	4413      	add	r3, r2
 800b97e:	191a      	adds	r2, r3, r4
 800b980:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b984:	f360 1305 	bfi	r3, r0, #4, #2
 800b988:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
	  Wall[Pos.NextX][Pos.NextY].west = wall_dir[3];
 800b98c:	79f9      	ldrb	r1, [r7, #7]
 800b98e:	4b43      	ldr	r3, [pc, #268]	; (800ba9c <wall_set+0x268>)
 800b990:	799b      	ldrb	r3, [r3, #6]
 800b992:	461a      	mov	r2, r3
 800b994:	4b41      	ldr	r3, [pc, #260]	; (800ba9c <wall_set+0x268>)
 800b996:	79db      	ldrb	r3, [r3, #7]
 800b998:	461c      	mov	r4, r3
 800b99a:	460b      	mov	r3, r1
 800b99c:	f003 0303 	and.w	r3, r3, #3
 800b9a0:	b2d8      	uxtb	r0, r3
 800b9a2:	4941      	ldr	r1, [pc, #260]	; (800baa8 <wall_set+0x274>)
 800b9a4:	4613      	mov	r3, r2
 800b9a6:	00db      	lsls	r3, r3, #3
 800b9a8:	4413      	add	r3, r2
 800b9aa:	191a      	adds	r2, r3, r4
 800b9ac:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b9b0:	f360 1387 	bfi	r3, r0, #6, #2
 800b9b4:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]

	  //
	  //uint32_t address;
	  if(Pos.NextY < (NUMBER_OF_SQUARES-1) )
 800b9b8:	4b38      	ldr	r3, [pc, #224]	; (800ba9c <wall_set+0x268>)
 800b9ba:	79db      	ldrb	r3, [r3, #7]
 800b9bc:	2b07      	cmp	r3, #7
 800b9be:	d815      	bhi.n	800b9ec <wall_set+0x1b8>
	  {
		  Wall[Pos.NextX][Pos.NextY+1].south = wall_dir[0];//
 800b9c0:	7939      	ldrb	r1, [r7, #4]
 800b9c2:	4b36      	ldr	r3, [pc, #216]	; (800ba9c <wall_set+0x268>)
 800b9c4:	799b      	ldrb	r3, [r3, #6]
 800b9c6:	461c      	mov	r4, r3
 800b9c8:	4b34      	ldr	r3, [pc, #208]	; (800ba9c <wall_set+0x268>)
 800b9ca:	79db      	ldrb	r3, [r3, #7]
 800b9cc:	1c5a      	adds	r2, r3, #1
 800b9ce:	460b      	mov	r3, r1
 800b9d0:	f003 0303 	and.w	r3, r3, #3
 800b9d4:	b2d8      	uxtb	r0, r3
 800b9d6:	4934      	ldr	r1, [pc, #208]	; (800baa8 <wall_set+0x274>)
 800b9d8:	4623      	mov	r3, r4
 800b9da:	00db      	lsls	r3, r3, #3
 800b9dc:	4423      	add	r3, r4
 800b9de:	441a      	add	r2, r3
 800b9e0:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800b9e4:	f360 1305 	bfi	r3, r0, #4, #2
 800b9e8:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
		  //address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY+1)*16*(NUMBER_OF_SQUARES) );
		  //FLASH_Write_Word(address+8, Wall[Pos.NextX][Pos.NextY+1].south);
	  }
	  if(Pos.NextX < (NUMBER_OF_SQUARES-1) )
 800b9ec:	4b2b      	ldr	r3, [pc, #172]	; (800ba9c <wall_set+0x268>)
 800b9ee:	799b      	ldrb	r3, [r3, #6]
 800b9f0:	2b07      	cmp	r3, #7
 800b9f2:	d815      	bhi.n	800ba20 <wall_set+0x1ec>
	  {
		  Wall[Pos.NextX+1][Pos.NextY].west = wall_dir[1];//
 800b9f4:	7979      	ldrb	r1, [r7, #5]
 800b9f6:	4b29      	ldr	r3, [pc, #164]	; (800ba9c <wall_set+0x268>)
 800b9f8:	799b      	ldrb	r3, [r3, #6]
 800b9fa:	1c5a      	adds	r2, r3, #1
 800b9fc:	4b27      	ldr	r3, [pc, #156]	; (800ba9c <wall_set+0x268>)
 800b9fe:	79db      	ldrb	r3, [r3, #7]
 800ba00:	461c      	mov	r4, r3
 800ba02:	460b      	mov	r3, r1
 800ba04:	f003 0303 	and.w	r3, r3, #3
 800ba08:	b2d8      	uxtb	r0, r3
 800ba0a:	4927      	ldr	r1, [pc, #156]	; (800baa8 <wall_set+0x274>)
 800ba0c:	4613      	mov	r3, r2
 800ba0e:	00db      	lsls	r3, r3, #3
 800ba10:	4413      	add	r3, r2
 800ba12:	191a      	adds	r2, r3, r4
 800ba14:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba18:	f360 1387 	bfi	r3, r0, #6, #2
 800ba1c:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( (Pos.NextX+1)*16) + ( (Pos.NextY)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+12, Wall[Pos.NextX+1][Pos.NextY].west);
	  }
	  if(Pos.NextY > 0 )
 800ba20:	4b1e      	ldr	r3, [pc, #120]	; (800ba9c <wall_set+0x268>)
 800ba22:	79db      	ldrb	r3, [r3, #7]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d015      	beq.n	800ba54 <wall_set+0x220>
	  {
		  Wall[Pos.NextX][Pos.NextY-1].north = wall_dir[2];//
 800ba28:	79b9      	ldrb	r1, [r7, #6]
 800ba2a:	4b1c      	ldr	r3, [pc, #112]	; (800ba9c <wall_set+0x268>)
 800ba2c:	799b      	ldrb	r3, [r3, #6]
 800ba2e:	461c      	mov	r4, r3
 800ba30:	4b1a      	ldr	r3, [pc, #104]	; (800ba9c <wall_set+0x268>)
 800ba32:	79db      	ldrb	r3, [r3, #7]
 800ba34:	1e5a      	subs	r2, r3, #1
 800ba36:	460b      	mov	r3, r1
 800ba38:	f003 0303 	and.w	r3, r3, #3
 800ba3c:	b2d8      	uxtb	r0, r3
 800ba3e:	491a      	ldr	r1, [pc, #104]	; (800baa8 <wall_set+0x274>)
 800ba40:	4623      	mov	r3, r4
 800ba42:	00db      	lsls	r3, r3, #3
 800ba44:	4423      	add	r3, r4
 800ba46:	441a      	add	r2, r3
 800ba48:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba4c:	f360 0301 	bfi	r3, r0, #0, #2
 800ba50:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
//		  address = start_adress_sector1 + ( Pos.NextX*16) + ( (Pos.NextY-1)*16*(NUMBER_OF_SQUARES) );
//		  FLASH_Write_Word(address+0, Wall[Pos.NextX][Pos.NextY-1].north);
	  }
	  if(Pos.NextX > 0 )
 800ba54:	4b11      	ldr	r3, [pc, #68]	; (800ba9c <wall_set+0x268>)
 800ba56:	799b      	ldrb	r3, [r3, #6]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d015      	beq.n	800ba88 <wall_set+0x254>
	  {
		  Wall[Pos.NextX-1][Pos.NextY].east = wall_dir[3];//
 800ba5c:	79f9      	ldrb	r1, [r7, #7]
 800ba5e:	4b0f      	ldr	r3, [pc, #60]	; (800ba9c <wall_set+0x268>)
 800ba60:	799b      	ldrb	r3, [r3, #6]
 800ba62:	1e5a      	subs	r2, r3, #1
 800ba64:	4b0d      	ldr	r3, [pc, #52]	; (800ba9c <wall_set+0x268>)
 800ba66:	79db      	ldrb	r3, [r3, #7]
 800ba68:	461c      	mov	r4, r3
 800ba6a:	460b      	mov	r3, r1
 800ba6c:	f003 0303 	and.w	r3, r3, #3
 800ba70:	b2d8      	uxtb	r0, r3
 800ba72:	490d      	ldr	r1, [pc, #52]	; (800baa8 <wall_set+0x274>)
 800ba74:	4613      	mov	r3, r2
 800ba76:	00db      	lsls	r3, r3, #3
 800ba78:	4413      	add	r3, r2
 800ba7a:	191a      	adds	r2, r3, r4
 800ba7c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800ba80:	f360 0383 	bfi	r3, r0, #2, #2
 800ba84:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]


	  //flash
	  //flash
//	  wall_store_running(Pos.X,Pos.Y);
}
 800ba88:	bf00      	nop
 800ba8a:	3708      	adds	r7, #8
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bc90      	pop	{r4, r7}
 800ba90:	4770      	bx	lr
 800ba92:	bf00      	nop
 800ba94:	20000478 	.word	0x20000478
 800ba98:	428c0000 	.word	0x428c0000
 800ba9c:	20000000 	.word	0x20000000
 800baa0:	42b40000 	.word	0x42b40000
 800baa4:	42c80000 	.word	0x42c80000
 800baa8:	20000600 	.word	0x20000600

0800baac <init_map>:


void init_map(int x, int y)
{
 800baac:	b480      	push	{r7}
 800baae:	b085      	sub	sp, #20
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	6078      	str	r0, [r7, #4]
 800bab4:	6039      	str	r1, [r7, #0]
//Map0xffx,y0

	int i,j;

	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800bab6:	2300      	movs	r3, #0
 800bab8:	60fb      	str	r3, [r7, #12]
 800baba:	e015      	b.n	800bae8 <init_map+0x3c>
	{
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800babc:	2300      	movs	r3, #0
 800babe:	60bb      	str	r3, [r7, #8]
 800bac0:	e00c      	b.n	800badc <init_map+0x30>
		{
			walk_map[i][j] = 255;	//255
 800bac2:	4924      	ldr	r1, [pc, #144]	; (800bb54 <init_map+0xa8>)
 800bac4:	68fa      	ldr	r2, [r7, #12]
 800bac6:	4613      	mov	r3, r2
 800bac8:	00db      	lsls	r3, r3, #3
 800baca:	4413      	add	r3, r2
 800bacc:	68ba      	ldr	r2, [r7, #8]
 800bace:	4413      	add	r3, r2
 800bad0:	22ff      	movs	r2, #255	; 0xff
 800bad2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for(j = 0; j < NUMBER_OF_SQUARES; j++)	//(y)
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	3301      	adds	r3, #1
 800bada:	60bb      	str	r3, [r7, #8]
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	2b08      	cmp	r3, #8
 800bae0:	ddef      	ble.n	800bac2 <init_map+0x16>
	for(i = 0; i < NUMBER_OF_SQUARES; i++)		//(x)
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	3301      	adds	r3, #1
 800bae6:	60fb      	str	r3, [r7, #12]
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	2b08      	cmp	r3, #8
 800baec:	dde6      	ble.n	800babc <init_map+0x10>
		}
	}

	walk_map[x][y] = 0;				//
 800baee:	4919      	ldr	r1, [pc, #100]	; (800bb54 <init_map+0xa8>)
 800baf0:	687a      	ldr	r2, [r7, #4]
 800baf2:	4613      	mov	r3, r2
 800baf4:	00db      	lsls	r3, r3, #3
 800baf6:	4413      	add	r3, r2
 800baf8:	683a      	ldr	r2, [r7, #0]
 800bafa:	4413      	add	r3, r2
 800bafc:	2200      	movs	r2, #0
 800bafe:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	walk_map[x][y+1] = 0;
 800bb02:	683b      	ldr	r3, [r7, #0]
 800bb04:	1c59      	adds	r1, r3, #1
 800bb06:	4813      	ldr	r0, [pc, #76]	; (800bb54 <init_map+0xa8>)
 800bb08:	687a      	ldr	r2, [r7, #4]
 800bb0a:	4613      	mov	r3, r2
 800bb0c:	00db      	lsls	r3, r3, #3
 800bb0e:	4413      	add	r3, r2
 800bb10:	440b      	add	r3, r1
 800bb12:	2200      	movs	r2, #0
 800bb14:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	walk_map[x+1][y] = 0;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	1c5a      	adds	r2, r3, #1
 800bb1c:	490d      	ldr	r1, [pc, #52]	; (800bb54 <init_map+0xa8>)
 800bb1e:	4613      	mov	r3, r2
 800bb20:	00db      	lsls	r3, r3, #3
 800bb22:	4413      	add	r3, r2
 800bb24:	683a      	ldr	r2, [r7, #0]
 800bb26:	4413      	add	r3, r2
 800bb28:	2200      	movs	r2, #0
 800bb2a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	walk_map[x+1][y+1] = 0;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	1c5a      	adds	r2, r3, #1
 800bb32:	683b      	ldr	r3, [r7, #0]
 800bb34:	1c59      	adds	r1, r3, #1
 800bb36:	4807      	ldr	r0, [pc, #28]	; (800bb54 <init_map+0xa8>)
 800bb38:	4613      	mov	r3, r2
 800bb3a:	00db      	lsls	r3, r3, #3
 800bb3c:	4413      	add	r3, r2
 800bb3e:	440b      	add	r3, r1
 800bb40:	2200      	movs	r2, #0
 800bb42:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	//

}
 800bb46:	bf00      	nop
 800bb48:	3714      	adds	r7, #20
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb50:	4770      	bx	lr
 800bb52:	bf00      	nop
 800bb54:	20000488 	.word	0x20000488

0800bb58 <make_map>:


void make_map(int x, int y, int mask)	//
{
 800bb58:	b590      	push	{r4, r7, lr}
 800bb5a:	b089      	sub	sp, #36	; 0x24
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	60f8      	str	r0, [r7, #12]
 800bb60:	60b9      	str	r1, [r7, #8]
 800bb62:	607a      	str	r2, [r7, #4]
//mask(MASK_SEARCH or MASK_SECOND)
//MapMap
	int i,j;
	_Bool change_flag;			//Map

	init_map(x,y);				//Map
 800bb64:	68b9      	ldr	r1, [r7, #8]
 800bb66:	68f8      	ldr	r0, [r7, #12]
 800bb68:	f7ff ffa0 	bl	800baac <init_map>

	do //(6,9)(7,10)7,11
	{
		change_flag = false;				//
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	75fb      	strb	r3, [r7, #23]
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800bb70:	2300      	movs	r3, #0
 800bb72:	61fb      	str	r3, [r7, #28]
 800bb74:	e0fa      	b.n	800bd6c <make_map+0x214>
		{
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800bb76:	2300      	movs	r3, #0
 800bb78:	61bb      	str	r3, [r7, #24]
 800bb7a:	e0f0      	b.n	800bd5e <make_map+0x206>
			{
				if(walk_map[i][j] == 255)		//255
 800bb7c:	4981      	ldr	r1, [pc, #516]	; (800bd84 <make_map+0x22c>)
 800bb7e:	69fa      	ldr	r2, [r7, #28]
 800bb80:	4613      	mov	r3, r2
 800bb82:	00db      	lsls	r3, r3, #3
 800bb84:	4413      	add	r3, r2
 800bb86:	69ba      	ldr	r2, [r7, #24]
 800bb88:	4413      	add	r3, r2
 800bb8a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bb8e:	2bff      	cmp	r3, #255	; 0xff
 800bb90:	f000 80e1 	beq.w	800bd56 <make_map+0x1fe>
				{
					continue;
				}

				if(j < NUMBER_OF_SQUARES-1)					//
 800bb94:	69bb      	ldr	r3, [r7, #24]
 800bb96:	2b07      	cmp	r3, #7
 800bb98:	dc34      	bgt.n	800bc04 <make_map+0xac>
				{
					if( (Wall[i][j].north & mask) == NOWALL)	//(maskstatic_parameters)
 800bb9a:	497b      	ldr	r1, [pc, #492]	; (800bd88 <make_map+0x230>)
 800bb9c:	69fa      	ldr	r2, [r7, #28]
 800bb9e:	4613      	mov	r3, r2
 800bba0:	00db      	lsls	r3, r3, #3
 800bba2:	4413      	add	r3, r2
 800bba4:	69ba      	ldr	r2, [r7, #24]
 800bba6:	4413      	add	r3, r2
 800bba8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bbac:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bbb0:	b2db      	uxtb	r3, r3
 800bbb2:	461a      	mov	r2, r3
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	4013      	ands	r3, r2
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d123      	bne.n	800bc04 <make_map+0xac>
					{
						if(walk_map[i][j+1] == 255)			//
 800bbbc:	69bb      	ldr	r3, [r7, #24]
 800bbbe:	1c59      	adds	r1, r3, #1
 800bbc0:	4870      	ldr	r0, [pc, #448]	; (800bd84 <make_map+0x22c>)
 800bbc2:	69fa      	ldr	r2, [r7, #28]
 800bbc4:	4613      	mov	r3, r2
 800bbc6:	00db      	lsls	r3, r3, #3
 800bbc8:	4413      	add	r3, r2
 800bbca:	440b      	add	r3, r1
 800bbcc:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800bbd0:	2bff      	cmp	r3, #255	; 0xff
 800bbd2:	d117      	bne.n	800bc04 <make_map+0xac>
						{
							walk_map[i][j+1] = walk_map[i][j] + 1;	//
 800bbd4:	496b      	ldr	r1, [pc, #428]	; (800bd84 <make_map+0x22c>)
 800bbd6:	69fa      	ldr	r2, [r7, #28]
 800bbd8:	4613      	mov	r3, r2
 800bbda:	00db      	lsls	r3, r3, #3
 800bbdc:	4413      	add	r3, r2
 800bbde:	69ba      	ldr	r2, [r7, #24]
 800bbe0:	4413      	add	r3, r2
 800bbe2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bbe6:	69ba      	ldr	r2, [r7, #24]
 800bbe8:	1c51      	adds	r1, r2, #1
 800bbea:	3301      	adds	r3, #1
 800bbec:	b29c      	uxth	r4, r3
 800bbee:	4865      	ldr	r0, [pc, #404]	; (800bd84 <make_map+0x22c>)
 800bbf0:	69fa      	ldr	r2, [r7, #28]
 800bbf2:	4613      	mov	r3, r2
 800bbf4:	00db      	lsls	r3, r3, #3
 800bbf6:	4413      	add	r3, r2
 800bbf8:	440b      	add	r3, r1
 800bbfa:	4622      	mov	r2, r4
 800bbfc:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
							change_flag = true;		//
 800bc00:	2301      	movs	r3, #1
 800bc02:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(i < NUMBER_OF_SQUARES-1)					//
 800bc04:	69fb      	ldr	r3, [r7, #28]
 800bc06:	2b07      	cmp	r3, #7
 800bc08:	dc34      	bgt.n	800bc74 <make_map+0x11c>
				{
					if( (Wall[i][j].east & mask) == NOWALL)		//
 800bc0a:	495f      	ldr	r1, [pc, #380]	; (800bd88 <make_map+0x230>)
 800bc0c:	69fa      	ldr	r2, [r7, #28]
 800bc0e:	4613      	mov	r3, r2
 800bc10:	00db      	lsls	r3, r3, #3
 800bc12:	4413      	add	r3, r2
 800bc14:	69ba      	ldr	r2, [r7, #24]
 800bc16:	4413      	add	r3, r2
 800bc18:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bc1c:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800bc20:	b2db      	uxtb	r3, r3
 800bc22:	461a      	mov	r2, r3
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	4013      	ands	r3, r2
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d123      	bne.n	800bc74 <make_map+0x11c>
					{
						if(walk_map[i+1][j] == 255)			//
 800bc2c:	69fb      	ldr	r3, [r7, #28]
 800bc2e:	1c5a      	adds	r2, r3, #1
 800bc30:	4954      	ldr	r1, [pc, #336]	; (800bd84 <make_map+0x22c>)
 800bc32:	4613      	mov	r3, r2
 800bc34:	00db      	lsls	r3, r3, #3
 800bc36:	4413      	add	r3, r2
 800bc38:	69ba      	ldr	r2, [r7, #24]
 800bc3a:	4413      	add	r3, r2
 800bc3c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bc40:	2bff      	cmp	r3, #255	; 0xff
 800bc42:	d117      	bne.n	800bc74 <make_map+0x11c>
						{
							walk_map[i+1][j] = walk_map[i][j] + 1;	//
 800bc44:	494f      	ldr	r1, [pc, #316]	; (800bd84 <make_map+0x22c>)
 800bc46:	69fa      	ldr	r2, [r7, #28]
 800bc48:	4613      	mov	r3, r2
 800bc4a:	00db      	lsls	r3, r3, #3
 800bc4c:	4413      	add	r3, r2
 800bc4e:	69ba      	ldr	r2, [r7, #24]
 800bc50:	4413      	add	r3, r2
 800bc52:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bc56:	69fa      	ldr	r2, [r7, #28]
 800bc58:	3201      	adds	r2, #1
 800bc5a:	3301      	adds	r3, #1
 800bc5c:	b298      	uxth	r0, r3
 800bc5e:	4949      	ldr	r1, [pc, #292]	; (800bd84 <make_map+0x22c>)
 800bc60:	4613      	mov	r3, r2
 800bc62:	00db      	lsls	r3, r3, #3
 800bc64:	4413      	add	r3, r2
 800bc66:	69ba      	ldr	r2, [r7, #24]
 800bc68:	4413      	add	r3, r2
 800bc6a:	4602      	mov	r2, r0
 800bc6c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800bc70:	2301      	movs	r3, #1
 800bc72:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(j > 0)						//
 800bc74:	69bb      	ldr	r3, [r7, #24]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	dd34      	ble.n	800bce4 <make_map+0x18c>
				{
					if( (Wall[i][j].south & mask) == NOWALL)	//
 800bc7a:	4943      	ldr	r1, [pc, #268]	; (800bd88 <make_map+0x230>)
 800bc7c:	69fa      	ldr	r2, [r7, #28]
 800bc7e:	4613      	mov	r3, r2
 800bc80:	00db      	lsls	r3, r3, #3
 800bc82:	4413      	add	r3, r2
 800bc84:	69ba      	ldr	r2, [r7, #24]
 800bc86:	4413      	add	r3, r2
 800bc88:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bc8c:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800bc90:	b2db      	uxtb	r3, r3
 800bc92:	461a      	mov	r2, r3
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	4013      	ands	r3, r2
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d123      	bne.n	800bce4 <make_map+0x18c>
					{
						if(walk_map[i][j-1] == 255)			//
 800bc9c:	69bb      	ldr	r3, [r7, #24]
 800bc9e:	1e59      	subs	r1, r3, #1
 800bca0:	4838      	ldr	r0, [pc, #224]	; (800bd84 <make_map+0x22c>)
 800bca2:	69fa      	ldr	r2, [r7, #28]
 800bca4:	4613      	mov	r3, r2
 800bca6:	00db      	lsls	r3, r3, #3
 800bca8:	4413      	add	r3, r2
 800bcaa:	440b      	add	r3, r1
 800bcac:	f830 3013 	ldrh.w	r3, [r0, r3, lsl #1]
 800bcb0:	2bff      	cmp	r3, #255	; 0xff
 800bcb2:	d117      	bne.n	800bce4 <make_map+0x18c>
						{
							walk_map[i][j-1] = walk_map[i][j] + 1;	//
 800bcb4:	4933      	ldr	r1, [pc, #204]	; (800bd84 <make_map+0x22c>)
 800bcb6:	69fa      	ldr	r2, [r7, #28]
 800bcb8:	4613      	mov	r3, r2
 800bcba:	00db      	lsls	r3, r3, #3
 800bcbc:	4413      	add	r3, r2
 800bcbe:	69ba      	ldr	r2, [r7, #24]
 800bcc0:	4413      	add	r3, r2
 800bcc2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bcc6:	69ba      	ldr	r2, [r7, #24]
 800bcc8:	1e51      	subs	r1, r2, #1
 800bcca:	3301      	adds	r3, #1
 800bccc:	b29c      	uxth	r4, r3
 800bcce:	482d      	ldr	r0, [pc, #180]	; (800bd84 <make_map+0x22c>)
 800bcd0:	69fa      	ldr	r2, [r7, #28]
 800bcd2:	4613      	mov	r3, r2
 800bcd4:	00db      	lsls	r3, r3, #3
 800bcd6:	4413      	add	r3, r2
 800bcd8:	440b      	add	r3, r1
 800bcda:	4622      	mov	r2, r4
 800bcdc:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
							change_flag = true;		//
 800bce0:	2301      	movs	r3, #1
 800bce2:	75fb      	strb	r3, [r7, #23]
						}
					}
				}

				if(i > 0)						//
 800bce4:	69fb      	ldr	r3, [r7, #28]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	dd36      	ble.n	800bd58 <make_map+0x200>
				{
					if( (Wall[i][j].west & mask) == NOWALL)		//
 800bcea:	4927      	ldr	r1, [pc, #156]	; (800bd88 <make_map+0x230>)
 800bcec:	69fa      	ldr	r2, [r7, #28]
 800bcee:	4613      	mov	r3, r2
 800bcf0:	00db      	lsls	r3, r3, #3
 800bcf2:	4413      	add	r3, r2
 800bcf4:	69ba      	ldr	r2, [r7, #24]
 800bcf6:	4413      	add	r3, r2
 800bcf8:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bcfc:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800bd00:	b2db      	uxtb	r3, r3
 800bd02:	461a      	mov	r2, r3
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	4013      	ands	r3, r2
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d125      	bne.n	800bd58 <make_map+0x200>
					{
						if(walk_map[i-1][j] == 255)			//
 800bd0c:	69fb      	ldr	r3, [r7, #28]
 800bd0e:	1e5a      	subs	r2, r3, #1
 800bd10:	491c      	ldr	r1, [pc, #112]	; (800bd84 <make_map+0x22c>)
 800bd12:	4613      	mov	r3, r2
 800bd14:	00db      	lsls	r3, r3, #3
 800bd16:	4413      	add	r3, r2
 800bd18:	69ba      	ldr	r2, [r7, #24]
 800bd1a:	4413      	add	r3, r2
 800bd1c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bd20:	2bff      	cmp	r3, #255	; 0xff
 800bd22:	d119      	bne.n	800bd58 <make_map+0x200>
						{
							walk_map[i-1][j] = walk_map[i][j] + 1;	//
 800bd24:	4917      	ldr	r1, [pc, #92]	; (800bd84 <make_map+0x22c>)
 800bd26:	69fa      	ldr	r2, [r7, #28]
 800bd28:	4613      	mov	r3, r2
 800bd2a:	00db      	lsls	r3, r3, #3
 800bd2c:	4413      	add	r3, r2
 800bd2e:	69ba      	ldr	r2, [r7, #24]
 800bd30:	4413      	add	r3, r2
 800bd32:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bd36:	69fa      	ldr	r2, [r7, #28]
 800bd38:	3a01      	subs	r2, #1
 800bd3a:	3301      	adds	r3, #1
 800bd3c:	b298      	uxth	r0, r3
 800bd3e:	4911      	ldr	r1, [pc, #68]	; (800bd84 <make_map+0x22c>)
 800bd40:	4613      	mov	r3, r2
 800bd42:	00db      	lsls	r3, r3, #3
 800bd44:	4413      	add	r3, r2
 800bd46:	69ba      	ldr	r2, [r7, #24]
 800bd48:	4413      	add	r3, r2
 800bd4a:	4602      	mov	r2, r0
 800bd4c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
							change_flag = true;		//
 800bd50:	2301      	movs	r3, #1
 800bd52:	75fb      	strb	r3, [r7, #23]
 800bd54:	e000      	b.n	800bd58 <make_map+0x200>
					continue;
 800bd56:	bf00      	nop
			for(j = 0; j < NUMBER_OF_SQUARES; j++)		//(y)
 800bd58:	69bb      	ldr	r3, [r7, #24]
 800bd5a:	3301      	adds	r3, #1
 800bd5c:	61bb      	str	r3, [r7, #24]
 800bd5e:	69bb      	ldr	r3, [r7, #24]
 800bd60:	2b08      	cmp	r3, #8
 800bd62:	f77f af0b 	ble.w	800bb7c <make_map+0x24>
		for(i = 0; i < NUMBER_OF_SQUARES; i++)			//(x)
 800bd66:	69fb      	ldr	r3, [r7, #28]
 800bd68:	3301      	adds	r3, #1
 800bd6a:	61fb      	str	r3, [r7, #28]
 800bd6c:	69fb      	ldr	r3, [r7, #28]
 800bd6e:	2b08      	cmp	r3, #8
 800bd70:	f77f af01 	ble.w	800bb76 <make_map+0x1e>

			}

		}

	}while(change_flag == true);	//
 800bd74:	7dfb      	ldrb	r3, [r7, #23]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	f47f aef8 	bne.w	800bb6c <make_map+0x14>

}
 800bd7c:	bf00      	nop
 800bd7e:	3724      	adds	r7, #36	; 0x24
 800bd80:	46bd      	mov	sp, r7
 800bd82:	bd90      	pop	{r4, r7, pc}
 800bd84:	20000488 	.word	0x20000488
 800bd88:	20000600 	.word	0x20000600

0800bd8c <wall_ram_print>:
	flash_store_init();

}
//
//
void wall_ram_print(){
 800bd8c:	b5b0      	push	{r4, r5, r7, lr}
 800bd8e:	b084      	sub	sp, #16
 800bd90:	af02      	add	r7, sp, #8

	//
	for(int j=NUMBER_OF_SQUARES-1; j >= 0 ; j--){
 800bd92:	2308      	movs	r3, #8
 800bd94:	607b      	str	r3, [r7, #4]
 800bd96:	e048      	b.n	800be2a <wall_ram_print+0x9e>
		for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800bd98:	2300      	movs	r3, #0
 800bd9a:	603b      	str	r3, [r7, #0]
 800bd9c:	e03c      	b.n	800be18 <wall_ram_print+0x8c>
			//
			//
			//  ...
			//4
		    printf("%d%d%d%d ",Wall[i][j].north, Wall[i][j].east, Wall[i][j].south, Wall[i][j].west);
 800bd9e:	4929      	ldr	r1, [pc, #164]	; (800be44 <wall_ram_print+0xb8>)
 800bda0:	683a      	ldr	r2, [r7, #0]
 800bda2:	4613      	mov	r3, r2
 800bda4:	00db      	lsls	r3, r3, #3
 800bda6:	4413      	add	r3, r2
 800bda8:	687a      	ldr	r2, [r7, #4]
 800bdaa:	4413      	add	r3, r2
 800bdac:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bdb0:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bdb4:	b2db      	uxtb	r3, r3
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	4922      	ldr	r1, [pc, #136]	; (800be44 <wall_ram_print+0xb8>)
 800bdba:	683a      	ldr	r2, [r7, #0]
 800bdbc:	4613      	mov	r3, r2
 800bdbe:	00db      	lsls	r3, r3, #3
 800bdc0:	4413      	add	r3, r2
 800bdc2:	687a      	ldr	r2, [r7, #4]
 800bdc4:	4413      	add	r3, r2
 800bdc6:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bdca:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800bdce:	b2db      	uxtb	r3, r3
 800bdd0:	461c      	mov	r4, r3
 800bdd2:	491c      	ldr	r1, [pc, #112]	; (800be44 <wall_ram_print+0xb8>)
 800bdd4:	683a      	ldr	r2, [r7, #0]
 800bdd6:	4613      	mov	r3, r2
 800bdd8:	00db      	lsls	r3, r3, #3
 800bdda:	4413      	add	r3, r2
 800bddc:	687a      	ldr	r2, [r7, #4]
 800bdde:	4413      	add	r3, r2
 800bde0:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bde4:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800bde8:	b2db      	uxtb	r3, r3
 800bdea:	461d      	mov	r5, r3
 800bdec:	4915      	ldr	r1, [pc, #84]	; (800be44 <wall_ram_print+0xb8>)
 800bdee:	683a      	ldr	r2, [r7, #0]
 800bdf0:	4613      	mov	r3, r2
 800bdf2:	00db      	lsls	r3, r3, #3
 800bdf4:	4413      	add	r3, r2
 800bdf6:	687a      	ldr	r2, [r7, #4]
 800bdf8:	4413      	add	r3, r2
 800bdfa:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800bdfe:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800be02:	b2db      	uxtb	r3, r3
 800be04:	9300      	str	r3, [sp, #0]
 800be06:	462b      	mov	r3, r5
 800be08:	4622      	mov	r2, r4
 800be0a:	4601      	mov	r1, r0
 800be0c:	480e      	ldr	r0, [pc, #56]	; (800be48 <wall_ram_print+0xbc>)
 800be0e:	f009 fdbf 	bl	8015990 <iprintf>
		for(int i=0; i < NUMBER_OF_SQUARES; i++){
 800be12:	683b      	ldr	r3, [r7, #0]
 800be14:	3301      	adds	r3, #1
 800be16:	603b      	str	r3, [r7, #0]
 800be18:	683b      	ldr	r3, [r7, #0]
 800be1a:	2b08      	cmp	r3, #8
 800be1c:	ddbf      	ble.n	800bd9e <wall_ram_print+0x12>

		}
		printf("\r\n");
 800be1e:	480b      	ldr	r0, [pc, #44]	; (800be4c <wall_ram_print+0xc0>)
 800be20:	f009 fe2a 	bl	8015a78 <puts>
	for(int j=NUMBER_OF_SQUARES-1; j >= 0 ; j--){
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	3b01      	subs	r3, #1
 800be28:	607b      	str	r3, [r7, #4]
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	dab3      	bge.n	800bd98 <wall_ram_print+0xc>
	}

	printf("\r\n");
 800be30:	4806      	ldr	r0, [pc, #24]	; (800be4c <wall_ram_print+0xc0>)
 800be32:	f009 fe21 	bl	8015a78 <puts>
	printf("\r\n");
 800be36:	4805      	ldr	r0, [pc, #20]	; (800be4c <wall_ram_print+0xc0>)
 800be38:	f009 fe1e 	bl	8015a78 <puts>
}
 800be3c:	bf00      	nop
 800be3e:	3708      	adds	r7, #8
 800be40:	46bd      	mov	sp, r7
 800be42:	bdb0      	pop	{r4, r5, r7, pc}
 800be44:	20000600 	.word	0x20000600
 800be48:	08019ef0 	.word	0x08019ef0
 800be4c:	08019edc 	.word	0x08019edc

0800be50 <flash_copy_to_ram>:
//	}

}

void flash_copy_to_ram()
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b088      	sub	sp, #32
 800be54:	af00      	add	r7, sp, #0
	uint32_t address=start_adress_sector1;
 800be56:	4b42      	ldr	r3, [pc, #264]	; (800bf60 <flash_copy_to_ram+0x110>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	61fb      	str	r3, [r7, #28]

	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800be5c:	2300      	movs	r3, #0
 800be5e:	61bb      	str	r3, [r7, #24]
 800be60:	e077      	b.n	800bf52 <flash_copy_to_ram+0x102>
	{
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800be62:	2300      	movs	r3, #0
 800be64:	617b      	str	r3, [r7, #20]
 800be66:	e06e      	b.n	800bf46 <flash_copy_to_ram+0xf6>
			{
				uint32_t wall_data[4]={0};
 800be68:	1d3b      	adds	r3, r7, #4
 800be6a:	2200      	movs	r2, #0
 800be6c:	601a      	str	r2, [r3, #0]
 800be6e:	605a      	str	r2, [r3, #4]
 800be70:	609a      	str	r2, [r3, #8]
 800be72:	60da      	str	r2, [r3, #12]
				FLASH_Read_Word(address+0, &wall_data[0]);
 800be74:	1d3b      	adds	r3, r7, #4
 800be76:	4619      	mov	r1, r3
 800be78:	69f8      	ldr	r0, [r7, #28]
 800be7a:	f003 fad1 	bl	800f420 <FLASH_Read_Word>
				FLASH_Read_Word(address+4, &wall_data[1]);
 800be7e:	69fb      	ldr	r3, [r7, #28]
 800be80:	1d1a      	adds	r2, r3, #4
 800be82:	1d3b      	adds	r3, r7, #4
 800be84:	3304      	adds	r3, #4
 800be86:	4619      	mov	r1, r3
 800be88:	4610      	mov	r0, r2
 800be8a:	f003 fac9 	bl	800f420 <FLASH_Read_Word>
				FLASH_Read_Word(address+8, &wall_data[2]);
 800be8e:	69fb      	ldr	r3, [r7, #28]
 800be90:	f103 0208 	add.w	r2, r3, #8
 800be94:	1d3b      	adds	r3, r7, #4
 800be96:	3308      	adds	r3, #8
 800be98:	4619      	mov	r1, r3
 800be9a:	4610      	mov	r0, r2
 800be9c:	f003 fac0 	bl	800f420 <FLASH_Read_Word>
				FLASH_Read_Word(address+12, &wall_data[3]);
 800bea0:	69fb      	ldr	r3, [r7, #28]
 800bea2:	f103 020c 	add.w	r2, r3, #12
 800bea6:	1d3b      	adds	r3, r7, #4
 800bea8:	330c      	adds	r3, #12
 800beaa:	4619      	mov	r1, r3
 800beac:	4610      	mov	r0, r2
 800beae:	f003 fab7 	bl	800f420 <FLASH_Read_Word>
				Wall[i][j].north = wall_data[0];
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	f003 0303 	and.w	r3, r3, #3
 800beb8:	b2d8      	uxtb	r0, r3
 800beba:	492a      	ldr	r1, [pc, #168]	; (800bf64 <flash_copy_to_ram+0x114>)
 800bebc:	697a      	ldr	r2, [r7, #20]
 800bebe:	4613      	mov	r3, r2
 800bec0:	00db      	lsls	r3, r3, #3
 800bec2:	4413      	add	r3, r2
 800bec4:	69ba      	ldr	r2, [r7, #24]
 800bec6:	441a      	add	r2, r3
 800bec8:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800becc:	f360 0301 	bfi	r3, r0, #0, #2
 800bed0:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].east = wall_data[1];
 800bed4:	68bb      	ldr	r3, [r7, #8]
 800bed6:	f003 0303 	and.w	r3, r3, #3
 800beda:	b2d8      	uxtb	r0, r3
 800bedc:	4921      	ldr	r1, [pc, #132]	; (800bf64 <flash_copy_to_ram+0x114>)
 800bede:	697a      	ldr	r2, [r7, #20]
 800bee0:	4613      	mov	r3, r2
 800bee2:	00db      	lsls	r3, r3, #3
 800bee4:	4413      	add	r3, r2
 800bee6:	69ba      	ldr	r2, [r7, #24]
 800bee8:	441a      	add	r2, r3
 800beea:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800beee:	f360 0383 	bfi	r3, r0, #2, #2
 800bef2:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].south = wall_data[2];
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	f003 0303 	and.w	r3, r3, #3
 800befc:	b2d8      	uxtb	r0, r3
 800befe:	4919      	ldr	r1, [pc, #100]	; (800bf64 <flash_copy_to_ram+0x114>)
 800bf00:	697a      	ldr	r2, [r7, #20]
 800bf02:	4613      	mov	r3, r2
 800bf04:	00db      	lsls	r3, r3, #3
 800bf06:	4413      	add	r3, r2
 800bf08:	69ba      	ldr	r2, [r7, #24]
 800bf0a:	441a      	add	r2, r3
 800bf0c:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bf10:	f360 1305 	bfi	r3, r0, #4, #2
 800bf14:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				Wall[i][j].west = wall_data[3];
 800bf18:	693b      	ldr	r3, [r7, #16]
 800bf1a:	f003 0303 	and.w	r3, r3, #3
 800bf1e:	b2d8      	uxtb	r0, r3
 800bf20:	4910      	ldr	r1, [pc, #64]	; (800bf64 <flash_copy_to_ram+0x114>)
 800bf22:	697a      	ldr	r2, [r7, #20]
 800bf24:	4613      	mov	r3, r2
 800bf26:	00db      	lsls	r3, r3, #3
 800bf28:	4413      	add	r3, r2
 800bf2a:	69ba      	ldr	r2, [r7, #24]
 800bf2c:	441a      	add	r2, r3
 800bf2e:	f811 3012 	ldrb.w	r3, [r1, r2, lsl #1]
 800bf32:	f360 1387 	bfi	r3, r0, #6, #2
 800bf36:	f801 3012 	strb.w	r3, [r1, r2, lsl #1]
				address += 16;
 800bf3a:	69fb      	ldr	r3, [r7, #28]
 800bf3c:	3310      	adds	r3, #16
 800bf3e:	61fb      	str	r3, [r7, #28]
			for(int i=0; i < NUMBER_OF_SQUARES; i++)
 800bf40:	697b      	ldr	r3, [r7, #20]
 800bf42:	3301      	adds	r3, #1
 800bf44:	617b      	str	r3, [r7, #20]
 800bf46:	697b      	ldr	r3, [r7, #20]
 800bf48:	2b08      	cmp	r3, #8
 800bf4a:	dd8d      	ble.n	800be68 <flash_copy_to_ram+0x18>
	for(int j=0; j < NUMBER_OF_SQUARES; j++)
 800bf4c:	69bb      	ldr	r3, [r7, #24]
 800bf4e:	3301      	adds	r3, #1
 800bf50:	61bb      	str	r3, [r7, #24]
 800bf52:	69bb      	ldr	r3, [r7, #24]
 800bf54:	2b08      	cmp	r3, #8
 800bf56:	dd84      	ble.n	800be62 <flash_copy_to_ram+0x12>
			}
	}

}
 800bf58:	bf00      	nop
 800bf5a:	3720      	adds	r7, #32
 800bf5c:	46bd      	mov	sp, r7
 800bf5e:	bd80      	pop	{r7, pc}
 800bf60:	0801a040 	.word	0x0801a040
 800bf64:	20000600 	.word	0x20000600

0800bf68 <KyushinJudge>:
		  hosu++;
	}while(flag);

}
void KyushinJudge(char turn_mode)
{
 800bf68:	b590      	push	{r4, r7, lr}
 800bf6a:	b083      	sub	sp, #12
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	4603      	mov	r3, r0
 800bf70:	71fb      	strb	r3, [r7, #7]
	//
	switch(Pos.Car)
 800bf72:	4b96      	ldr	r3, [pc, #600]	; (800c1cc <KyushinJudge+0x264>)
 800bf74:	78db      	ldrb	r3, [r3, #3]
 800bf76:	2b03      	cmp	r3, #3
 800bf78:	f200 848d 	bhi.w	800c896 <KyushinJudge+0x92e>
 800bf7c:	a201      	add	r2, pc, #4	; (adr r2, 800bf84 <KyushinJudge+0x1c>)
 800bf7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf82:	bf00      	nop
 800bf84:	0800bf95 	.word	0x0800bf95
 800bf88:	0800c1d9 	.word	0x0800c1d9
 800bf8c:	0800c41d 	.word	0x0800c41d
 800bf90:	0800c661 	.word	0x0800c661
	{
		  case north:
			  if(Wall[Pos.X][Pos.Y].north == NOWALL && walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800bf94:	4b8d      	ldr	r3, [pc, #564]	; (800c1cc <KyushinJudge+0x264>)
 800bf96:	781b      	ldrb	r3, [r3, #0]
 800bf98:	4619      	mov	r1, r3
 800bf9a:	4b8c      	ldr	r3, [pc, #560]	; (800c1cc <KyushinJudge+0x264>)
 800bf9c:	785b      	ldrb	r3, [r3, #1]
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	4a8b      	ldr	r2, [pc, #556]	; (800c1d0 <KyushinJudge+0x268>)
 800bfa2:	460b      	mov	r3, r1
 800bfa4:	00db      	lsls	r3, r3, #3
 800bfa6:	440b      	add	r3, r1
 800bfa8:	4403      	add	r3, r0
 800bfaa:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800bfae:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800bfb2:	b2db      	uxtb	r3, r3
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d140      	bne.n	800c03a <KyushinJudge+0xd2>
 800bfb8:	4b84      	ldr	r3, [pc, #528]	; (800c1cc <KyushinJudge+0x264>)
 800bfba:	781b      	ldrb	r3, [r3, #0]
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	4b83      	ldr	r3, [pc, #524]	; (800c1cc <KyushinJudge+0x264>)
 800bfc0:	785b      	ldrb	r3, [r3, #1]
 800bfc2:	1c5a      	adds	r2, r3, #1
 800bfc4:	4983      	ldr	r1, [pc, #524]	; (800c1d4 <KyushinJudge+0x26c>)
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	00db      	lsls	r3, r3, #3
 800bfca:	4403      	add	r3, r0
 800bfcc:	4413      	add	r3, r2
 800bfce:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800bfd2:	4b7e      	ldr	r3, [pc, #504]	; (800c1cc <KyushinJudge+0x264>)
 800bfd4:	781b      	ldrb	r3, [r3, #0]
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	4b7c      	ldr	r3, [pc, #496]	; (800c1cc <KyushinJudge+0x264>)
 800bfda:	785b      	ldrb	r3, [r3, #1]
 800bfdc:	461c      	mov	r4, r3
 800bfde:	497d      	ldr	r1, [pc, #500]	; (800c1d4 <KyushinJudge+0x26c>)
 800bfe0:	4603      	mov	r3, r0
 800bfe2:	00db      	lsls	r3, r3, #3
 800bfe4:	4403      	add	r3, r0
 800bfe6:	4423      	add	r3, r4
 800bfe8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800bfec:	429a      	cmp	r2, r3
 800bfee:	d224      	bcs.n	800c03a <KyushinJudge+0xd2>
 800bff0:	4b76      	ldr	r3, [pc, #472]	; (800c1cc <KyushinJudge+0x264>)
 800bff2:	785b      	ldrb	r3, [r3, #1]
 800bff4:	2b07      	cmp	r3, #7
 800bff6:	d820      	bhi.n	800c03a <KyushinJudge+0xd2>
				  //
				  Pos.Dir = front;
 800bff8:	4b74      	ldr	r3, [pc, #464]	; (800c1cc <KyushinJudge+0x264>)
 800bffa:	2200      	movs	r2, #0
 800bffc:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800bffe:	4b73      	ldr	r3, [pc, #460]	; (800c1cc <KyushinJudge+0x264>)
 800c000:	781a      	ldrb	r2, [r3, #0]
 800c002:	4b72      	ldr	r3, [pc, #456]	; (800c1cc <KyushinJudge+0x264>)
 800c004:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y+1;
 800c006:	4b71      	ldr	r3, [pc, #452]	; (800c1cc <KyushinJudge+0x264>)
 800c008:	785b      	ldrb	r3, [r3, #1]
 800c00a:	3301      	adds	r3, #1
 800c00c:	b2da      	uxtb	r2, r3
 800c00e:	4b6f      	ldr	r3, [pc, #444]	; (800c1cc <KyushinJudge+0x264>)
 800c010:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = north;
 800c012:	4b6e      	ldr	r3, [pc, #440]	; (800c1cc <KyushinJudge+0x264>)
 800c014:	2200      	movs	r2, #0
 800c016:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c018:	79fb      	ldrb	r3, [r7, #7]
 800c01a:	4618      	mov	r0, r3
 800c01c:	f7fe fc02 	bl	800a824 <SelectAction>
				  Pos.Car = Pos.NextCar;
 800c020:	4b6a      	ldr	r3, [pc, #424]	; (800c1cc <KyushinJudge+0x264>)
 800c022:	7a5a      	ldrb	r2, [r3, #9]
 800c024:	4b69      	ldr	r3, [pc, #420]	; (800c1cc <KyushinJudge+0x264>)
 800c026:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c028:	4b68      	ldr	r3, [pc, #416]	; (800c1cc <KyushinJudge+0x264>)
 800c02a:	799a      	ldrb	r2, [r3, #6]
 800c02c:	4b67      	ldr	r3, [pc, #412]	; (800c1cc <KyushinJudge+0x264>)
 800c02e:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c030:	4b66      	ldr	r3, [pc, #408]	; (800c1cc <KyushinJudge+0x264>)
 800c032:	79da      	ldrb	r2, [r3, #7]
 800c034:	4b65      	ldr	r3, [pc, #404]	; (800c1cc <KyushinJudge+0x264>)
 800c036:	705a      	strb	r2, [r3, #1]
 800c038:	e0c6      	b.n	800c1c8 <KyushinJudge+0x260>
			  }
			  else if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800c03a:	4b64      	ldr	r3, [pc, #400]	; (800c1cc <KyushinJudge+0x264>)
 800c03c:	781b      	ldrb	r3, [r3, #0]
 800c03e:	4619      	mov	r1, r3
 800c040:	4b62      	ldr	r3, [pc, #392]	; (800c1cc <KyushinJudge+0x264>)
 800c042:	785b      	ldrb	r3, [r3, #1]
 800c044:	4618      	mov	r0, r3
 800c046:	4a62      	ldr	r2, [pc, #392]	; (800c1d0 <KyushinJudge+0x268>)
 800c048:	460b      	mov	r3, r1
 800c04a:	00db      	lsls	r3, r3, #3
 800c04c:	440b      	add	r3, r1
 800c04e:	4403      	add	r3, r0
 800c050:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c054:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c058:	b2db      	uxtb	r3, r3
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d140      	bne.n	800c0e0 <KyushinJudge+0x178>
 800c05e:	4b5b      	ldr	r3, [pc, #364]	; (800c1cc <KyushinJudge+0x264>)
 800c060:	781b      	ldrb	r3, [r3, #0]
 800c062:	1e5a      	subs	r2, r3, #1
 800c064:	4b59      	ldr	r3, [pc, #356]	; (800c1cc <KyushinJudge+0x264>)
 800c066:	785b      	ldrb	r3, [r3, #1]
 800c068:	4618      	mov	r0, r3
 800c06a:	495a      	ldr	r1, [pc, #360]	; (800c1d4 <KyushinJudge+0x26c>)
 800c06c:	4613      	mov	r3, r2
 800c06e:	00db      	lsls	r3, r3, #3
 800c070:	4413      	add	r3, r2
 800c072:	4403      	add	r3, r0
 800c074:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c078:	4b54      	ldr	r3, [pc, #336]	; (800c1cc <KyushinJudge+0x264>)
 800c07a:	781b      	ldrb	r3, [r3, #0]
 800c07c:	4618      	mov	r0, r3
 800c07e:	4b53      	ldr	r3, [pc, #332]	; (800c1cc <KyushinJudge+0x264>)
 800c080:	785b      	ldrb	r3, [r3, #1]
 800c082:	461c      	mov	r4, r3
 800c084:	4953      	ldr	r1, [pc, #332]	; (800c1d4 <KyushinJudge+0x26c>)
 800c086:	4603      	mov	r3, r0
 800c088:	00db      	lsls	r3, r3, #3
 800c08a:	4403      	add	r3, r0
 800c08c:	4423      	add	r3, r4
 800c08e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c092:	429a      	cmp	r2, r3
 800c094:	d224      	bcs.n	800c0e0 <KyushinJudge+0x178>
 800c096:	4b4d      	ldr	r3, [pc, #308]	; (800c1cc <KyushinJudge+0x264>)
 800c098:	781b      	ldrb	r3, [r3, #0]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d020      	beq.n	800c0e0 <KyushinJudge+0x178>
				  //
    			  Pos.Dir = left;
 800c09e:	4b4b      	ldr	r3, [pc, #300]	; (800c1cc <KyushinJudge+0x264>)
 800c0a0:	2203      	movs	r2, #3
 800c0a2:	709a      	strb	r2, [r3, #2]
    			  Pos.NextX = Pos.X - 1;
 800c0a4:	4b49      	ldr	r3, [pc, #292]	; (800c1cc <KyushinJudge+0x264>)
 800c0a6:	781b      	ldrb	r3, [r3, #0]
 800c0a8:	3b01      	subs	r3, #1
 800c0aa:	b2da      	uxtb	r2, r3
 800c0ac:	4b47      	ldr	r3, [pc, #284]	; (800c1cc <KyushinJudge+0x264>)
 800c0ae:	719a      	strb	r2, [r3, #6]
    			  Pos.NextY = Pos.Y;
 800c0b0:	4b46      	ldr	r3, [pc, #280]	; (800c1cc <KyushinJudge+0x264>)
 800c0b2:	785a      	ldrb	r2, [r3, #1]
 800c0b4:	4b45      	ldr	r3, [pc, #276]	; (800c1cc <KyushinJudge+0x264>)
 800c0b6:	71da      	strb	r2, [r3, #7]
    			  Pos.NextCar = west;
 800c0b8:	4b44      	ldr	r3, [pc, #272]	; (800c1cc <KyushinJudge+0x264>)
 800c0ba:	2203      	movs	r2, #3
 800c0bc:	725a      	strb	r2, [r3, #9]
    			  SelectAction(turn_mode);
 800c0be:	79fb      	ldrb	r3, [r7, #7]
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	f7fe fbaf 	bl	800a824 <SelectAction>
    			  Pos.Car = Pos.NextCar;
 800c0c6:	4b41      	ldr	r3, [pc, #260]	; (800c1cc <KyushinJudge+0x264>)
 800c0c8:	7a5a      	ldrb	r2, [r3, #9]
 800c0ca:	4b40      	ldr	r3, [pc, #256]	; (800c1cc <KyushinJudge+0x264>)
 800c0cc:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c0ce:	4b3f      	ldr	r3, [pc, #252]	; (800c1cc <KyushinJudge+0x264>)
 800c0d0:	799a      	ldrb	r2, [r3, #6]
 800c0d2:	4b3e      	ldr	r3, [pc, #248]	; (800c1cc <KyushinJudge+0x264>)
 800c0d4:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c0d6:	4b3d      	ldr	r3, [pc, #244]	; (800c1cc <KyushinJudge+0x264>)
 800c0d8:	79da      	ldrb	r2, [r3, #7]
 800c0da:	4b3c      	ldr	r3, [pc, #240]	; (800c1cc <KyushinJudge+0x264>)
 800c0dc:	705a      	strb	r2, [r3, #1]
 800c0de:	e073      	b.n	800c1c8 <KyushinJudge+0x260>
			  }
			  else if(Wall[Pos.X][Pos.Y].east == NOWALL &&walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X <  NUMBER_OF_SQUARES-1){
 800c0e0:	4b3a      	ldr	r3, [pc, #232]	; (800c1cc <KyushinJudge+0x264>)
 800c0e2:	781b      	ldrb	r3, [r3, #0]
 800c0e4:	4619      	mov	r1, r3
 800c0e6:	4b39      	ldr	r3, [pc, #228]	; (800c1cc <KyushinJudge+0x264>)
 800c0e8:	785b      	ldrb	r3, [r3, #1]
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	4a38      	ldr	r2, [pc, #224]	; (800c1d0 <KyushinJudge+0x268>)
 800c0ee:	460b      	mov	r3, r1
 800c0f0:	00db      	lsls	r3, r3, #3
 800c0f2:	440b      	add	r3, r1
 800c0f4:	4403      	add	r3, r0
 800c0f6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c0fa:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c0fe:	b2db      	uxtb	r3, r3
 800c100:	2b00      	cmp	r3, #0
 800c102:	d140      	bne.n	800c186 <KyushinJudge+0x21e>
 800c104:	4b31      	ldr	r3, [pc, #196]	; (800c1cc <KyushinJudge+0x264>)
 800c106:	781b      	ldrb	r3, [r3, #0]
 800c108:	1c5a      	adds	r2, r3, #1
 800c10a:	4b30      	ldr	r3, [pc, #192]	; (800c1cc <KyushinJudge+0x264>)
 800c10c:	785b      	ldrb	r3, [r3, #1]
 800c10e:	4618      	mov	r0, r3
 800c110:	4930      	ldr	r1, [pc, #192]	; (800c1d4 <KyushinJudge+0x26c>)
 800c112:	4613      	mov	r3, r2
 800c114:	00db      	lsls	r3, r3, #3
 800c116:	4413      	add	r3, r2
 800c118:	4403      	add	r3, r0
 800c11a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c11e:	4b2b      	ldr	r3, [pc, #172]	; (800c1cc <KyushinJudge+0x264>)
 800c120:	781b      	ldrb	r3, [r3, #0]
 800c122:	4618      	mov	r0, r3
 800c124:	4b29      	ldr	r3, [pc, #164]	; (800c1cc <KyushinJudge+0x264>)
 800c126:	785b      	ldrb	r3, [r3, #1]
 800c128:	461c      	mov	r4, r3
 800c12a:	492a      	ldr	r1, [pc, #168]	; (800c1d4 <KyushinJudge+0x26c>)
 800c12c:	4603      	mov	r3, r0
 800c12e:	00db      	lsls	r3, r3, #3
 800c130:	4403      	add	r3, r0
 800c132:	4423      	add	r3, r4
 800c134:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c138:	429a      	cmp	r2, r3
 800c13a:	d224      	bcs.n	800c186 <KyushinJudge+0x21e>
 800c13c:	4b23      	ldr	r3, [pc, #140]	; (800c1cc <KyushinJudge+0x264>)
 800c13e:	781b      	ldrb	r3, [r3, #0]
 800c140:	2b07      	cmp	r3, #7
 800c142:	d820      	bhi.n	800c186 <KyushinJudge+0x21e>
				  //
				  Pos.Dir = right;//
 800c144:	4b21      	ldr	r3, [pc, #132]	; (800c1cc <KyushinJudge+0x264>)
 800c146:	2201      	movs	r2, #1
 800c148:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X + 1;
 800c14a:	4b20      	ldr	r3, [pc, #128]	; (800c1cc <KyushinJudge+0x264>)
 800c14c:	781b      	ldrb	r3, [r3, #0]
 800c14e:	3301      	adds	r3, #1
 800c150:	b2da      	uxtb	r2, r3
 800c152:	4b1e      	ldr	r3, [pc, #120]	; (800c1cc <KyushinJudge+0x264>)
 800c154:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800c156:	4b1d      	ldr	r3, [pc, #116]	; (800c1cc <KyushinJudge+0x264>)
 800c158:	785a      	ldrb	r2, [r3, #1]
 800c15a:	4b1c      	ldr	r3, [pc, #112]	; (800c1cc <KyushinJudge+0x264>)
 800c15c:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = east;
 800c15e:	4b1b      	ldr	r3, [pc, #108]	; (800c1cc <KyushinJudge+0x264>)
 800c160:	2201      	movs	r2, #1
 800c162:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c164:	79fb      	ldrb	r3, [r7, #7]
 800c166:	4618      	mov	r0, r3
 800c168:	f7fe fb5c 	bl	800a824 <SelectAction>
		          Pos.Car = Pos.NextCar;
 800c16c:	4b17      	ldr	r3, [pc, #92]	; (800c1cc <KyushinJudge+0x264>)
 800c16e:	7a5a      	ldrb	r2, [r3, #9]
 800c170:	4b16      	ldr	r3, [pc, #88]	; (800c1cc <KyushinJudge+0x264>)
 800c172:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c174:	4b15      	ldr	r3, [pc, #84]	; (800c1cc <KyushinJudge+0x264>)
 800c176:	799a      	ldrb	r2, [r3, #6]
 800c178:	4b14      	ldr	r3, [pc, #80]	; (800c1cc <KyushinJudge+0x264>)
 800c17a:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c17c:	4b13      	ldr	r3, [pc, #76]	; (800c1cc <KyushinJudge+0x264>)
 800c17e:	79da      	ldrb	r2, [r3, #7]
 800c180:	4b12      	ldr	r3, [pc, #72]	; (800c1cc <KyushinJudge+0x264>)
 800c182:	705a      	strb	r2, [r3, #1]
 800c184:	e020      	b.n	800c1c8 <KyushinJudge+0x260>
			  }
			  else {
				  Pos.Dir = back;
 800c186:	4b11      	ldr	r3, [pc, #68]	; (800c1cc <KyushinJudge+0x264>)
 800c188:	2202      	movs	r2, #2
 800c18a:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800c18c:	4b0f      	ldr	r3, [pc, #60]	; (800c1cc <KyushinJudge+0x264>)
 800c18e:	781a      	ldrb	r2, [r3, #0]
 800c190:	4b0e      	ldr	r3, [pc, #56]	; (800c1cc <KyushinJudge+0x264>)
 800c192:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y - 1;
 800c194:	4b0d      	ldr	r3, [pc, #52]	; (800c1cc <KyushinJudge+0x264>)
 800c196:	785b      	ldrb	r3, [r3, #1]
 800c198:	3b01      	subs	r3, #1
 800c19a:	b2da      	uxtb	r2, r3
 800c19c:	4b0b      	ldr	r3, [pc, #44]	; (800c1cc <KyushinJudge+0x264>)
 800c19e:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = south;
 800c1a0:	4b0a      	ldr	r3, [pc, #40]	; (800c1cc <KyushinJudge+0x264>)
 800c1a2:	2202      	movs	r2, #2
 800c1a4:	725a      	strb	r2, [r3, #9]
				  //
				  SelectAction(turn_mode);
 800c1a6:	79fb      	ldrb	r3, [r7, #7]
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	f7fe fb3b 	bl	800a824 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c1ae:	4b07      	ldr	r3, [pc, #28]	; (800c1cc <KyushinJudge+0x264>)
 800c1b0:	7a5a      	ldrb	r2, [r3, #9]
 800c1b2:	4b06      	ldr	r3, [pc, #24]	; (800c1cc <KyushinJudge+0x264>)
 800c1b4:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c1b6:	4b05      	ldr	r3, [pc, #20]	; (800c1cc <KyushinJudge+0x264>)
 800c1b8:	799a      	ldrb	r2, [r3, #6]
 800c1ba:	4b04      	ldr	r3, [pc, #16]	; (800c1cc <KyushinJudge+0x264>)
 800c1bc:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c1be:	4b03      	ldr	r3, [pc, #12]	; (800c1cc <KyushinJudge+0x264>)
 800c1c0:	79da      	ldrb	r2, [r3, #7]
 800c1c2:	4b02      	ldr	r3, [pc, #8]	; (800c1cc <KyushinJudge+0x264>)
 800c1c4:	705a      	strb	r2, [r3, #1]
			  }
			  break;
 800c1c6:	e367      	b.n	800c898 <KyushinJudge+0x930>
 800c1c8:	e366      	b.n	800c898 <KyushinJudge+0x930>
 800c1ca:	bf00      	nop
 800c1cc:	20000000 	.word	0x20000000
 800c1d0:	20000600 	.word	0x20000600
 800c1d4:	20000488 	.word	0x20000488

		  case east:

			  if(Wall[Pos.X][Pos.Y].east == NOWALL && walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X < NUMBER_OF_SQUARES-1){
 800c1d8:	4b8d      	ldr	r3, [pc, #564]	; (800c410 <KyushinJudge+0x4a8>)
 800c1da:	781b      	ldrb	r3, [r3, #0]
 800c1dc:	4619      	mov	r1, r3
 800c1de:	4b8c      	ldr	r3, [pc, #560]	; (800c410 <KyushinJudge+0x4a8>)
 800c1e0:	785b      	ldrb	r3, [r3, #1]
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	4a8b      	ldr	r2, [pc, #556]	; (800c414 <KyushinJudge+0x4ac>)
 800c1e6:	460b      	mov	r3, r1
 800c1e8:	00db      	lsls	r3, r3, #3
 800c1ea:	440b      	add	r3, r1
 800c1ec:	4403      	add	r3, r0
 800c1ee:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c1f2:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c1f6:	b2db      	uxtb	r3, r3
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d140      	bne.n	800c27e <KyushinJudge+0x316>
 800c1fc:	4b84      	ldr	r3, [pc, #528]	; (800c410 <KyushinJudge+0x4a8>)
 800c1fe:	781b      	ldrb	r3, [r3, #0]
 800c200:	1c5a      	adds	r2, r3, #1
 800c202:	4b83      	ldr	r3, [pc, #524]	; (800c410 <KyushinJudge+0x4a8>)
 800c204:	785b      	ldrb	r3, [r3, #1]
 800c206:	4618      	mov	r0, r3
 800c208:	4983      	ldr	r1, [pc, #524]	; (800c418 <KyushinJudge+0x4b0>)
 800c20a:	4613      	mov	r3, r2
 800c20c:	00db      	lsls	r3, r3, #3
 800c20e:	4413      	add	r3, r2
 800c210:	4403      	add	r3, r0
 800c212:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c216:	4b7e      	ldr	r3, [pc, #504]	; (800c410 <KyushinJudge+0x4a8>)
 800c218:	781b      	ldrb	r3, [r3, #0]
 800c21a:	4618      	mov	r0, r3
 800c21c:	4b7c      	ldr	r3, [pc, #496]	; (800c410 <KyushinJudge+0x4a8>)
 800c21e:	785b      	ldrb	r3, [r3, #1]
 800c220:	461c      	mov	r4, r3
 800c222:	497d      	ldr	r1, [pc, #500]	; (800c418 <KyushinJudge+0x4b0>)
 800c224:	4603      	mov	r3, r0
 800c226:	00db      	lsls	r3, r3, #3
 800c228:	4403      	add	r3, r0
 800c22a:	4423      	add	r3, r4
 800c22c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c230:	429a      	cmp	r2, r3
 800c232:	d224      	bcs.n	800c27e <KyushinJudge+0x316>
 800c234:	4b76      	ldr	r3, [pc, #472]	; (800c410 <KyushinJudge+0x4a8>)
 800c236:	781b      	ldrb	r3, [r3, #0]
 800c238:	2b07      	cmp	r3, #7
 800c23a:	d820      	bhi.n	800c27e <KyushinJudge+0x316>
				  //
				  Pos.Dir = front;
 800c23c:	4b74      	ldr	r3, [pc, #464]	; (800c410 <KyushinJudge+0x4a8>)
 800c23e:	2200      	movs	r2, #0
 800c240:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X + 1;
 800c242:	4b73      	ldr	r3, [pc, #460]	; (800c410 <KyushinJudge+0x4a8>)
 800c244:	781b      	ldrb	r3, [r3, #0]
 800c246:	3301      	adds	r3, #1
 800c248:	b2da      	uxtb	r2, r3
 800c24a:	4b71      	ldr	r3, [pc, #452]	; (800c410 <KyushinJudge+0x4a8>)
 800c24c:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800c24e:	4b70      	ldr	r3, [pc, #448]	; (800c410 <KyushinJudge+0x4a8>)
 800c250:	785a      	ldrb	r2, [r3, #1]
 800c252:	4b6f      	ldr	r3, [pc, #444]	; (800c410 <KyushinJudge+0x4a8>)
 800c254:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = east;
 800c256:	4b6e      	ldr	r3, [pc, #440]	; (800c410 <KyushinJudge+0x4a8>)
 800c258:	2201      	movs	r2, #1
 800c25a:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c25c:	79fb      	ldrb	r3, [r7, #7]
 800c25e:	4618      	mov	r0, r3
 800c260:	f7fe fae0 	bl	800a824 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c264:	4b6a      	ldr	r3, [pc, #424]	; (800c410 <KyushinJudge+0x4a8>)
 800c266:	7a5a      	ldrb	r2, [r3, #9]
 800c268:	4b69      	ldr	r3, [pc, #420]	; (800c410 <KyushinJudge+0x4a8>)
 800c26a:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c26c:	4b68      	ldr	r3, [pc, #416]	; (800c410 <KyushinJudge+0x4a8>)
 800c26e:	799a      	ldrb	r2, [r3, #6]
 800c270:	4b67      	ldr	r3, [pc, #412]	; (800c410 <KyushinJudge+0x4a8>)
 800c272:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c274:	4b66      	ldr	r3, [pc, #408]	; (800c410 <KyushinJudge+0x4a8>)
 800c276:	79da      	ldrb	r2, [r3, #7]
 800c278:	4b65      	ldr	r3, [pc, #404]	; (800c410 <KyushinJudge+0x4a8>)
 800c27a:	705a      	strb	r2, [r3, #1]
 800c27c:	e0c6      	b.n	800c40c <KyushinJudge+0x4a4>
			  }
			  else if(Wall[Pos.X][Pos.Y].north == NOWALL && walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800c27e:	4b64      	ldr	r3, [pc, #400]	; (800c410 <KyushinJudge+0x4a8>)
 800c280:	781b      	ldrb	r3, [r3, #0]
 800c282:	4619      	mov	r1, r3
 800c284:	4b62      	ldr	r3, [pc, #392]	; (800c410 <KyushinJudge+0x4a8>)
 800c286:	785b      	ldrb	r3, [r3, #1]
 800c288:	4618      	mov	r0, r3
 800c28a:	4a62      	ldr	r2, [pc, #392]	; (800c414 <KyushinJudge+0x4ac>)
 800c28c:	460b      	mov	r3, r1
 800c28e:	00db      	lsls	r3, r3, #3
 800c290:	440b      	add	r3, r1
 800c292:	4403      	add	r3, r0
 800c294:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c298:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c29c:	b2db      	uxtb	r3, r3
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d140      	bne.n	800c324 <KyushinJudge+0x3bc>
 800c2a2:	4b5b      	ldr	r3, [pc, #364]	; (800c410 <KyushinJudge+0x4a8>)
 800c2a4:	781b      	ldrb	r3, [r3, #0]
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	4b59      	ldr	r3, [pc, #356]	; (800c410 <KyushinJudge+0x4a8>)
 800c2aa:	785b      	ldrb	r3, [r3, #1]
 800c2ac:	1c5a      	adds	r2, r3, #1
 800c2ae:	495a      	ldr	r1, [pc, #360]	; (800c418 <KyushinJudge+0x4b0>)
 800c2b0:	4603      	mov	r3, r0
 800c2b2:	00db      	lsls	r3, r3, #3
 800c2b4:	4403      	add	r3, r0
 800c2b6:	4413      	add	r3, r2
 800c2b8:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c2bc:	4b54      	ldr	r3, [pc, #336]	; (800c410 <KyushinJudge+0x4a8>)
 800c2be:	781b      	ldrb	r3, [r3, #0]
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	4b53      	ldr	r3, [pc, #332]	; (800c410 <KyushinJudge+0x4a8>)
 800c2c4:	785b      	ldrb	r3, [r3, #1]
 800c2c6:	461c      	mov	r4, r3
 800c2c8:	4953      	ldr	r1, [pc, #332]	; (800c418 <KyushinJudge+0x4b0>)
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	00db      	lsls	r3, r3, #3
 800c2ce:	4403      	add	r3, r0
 800c2d0:	4423      	add	r3, r4
 800c2d2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c2d6:	429a      	cmp	r2, r3
 800c2d8:	d224      	bcs.n	800c324 <KyushinJudge+0x3bc>
 800c2da:	4b4d      	ldr	r3, [pc, #308]	; (800c410 <KyushinJudge+0x4a8>)
 800c2dc:	785b      	ldrb	r3, [r3, #1]
 800c2de:	2b07      	cmp	r3, #7
 800c2e0:	d820      	bhi.n	800c324 <KyushinJudge+0x3bc>
				  //??

    			  Pos.Dir = left;
 800c2e2:	4b4b      	ldr	r3, [pc, #300]	; (800c410 <KyushinJudge+0x4a8>)
 800c2e4:	2203      	movs	r2, #3
 800c2e6:	709a      	strb	r2, [r3, #2]
    			  Pos.NextX = Pos.X;
 800c2e8:	4b49      	ldr	r3, [pc, #292]	; (800c410 <KyushinJudge+0x4a8>)
 800c2ea:	781a      	ldrb	r2, [r3, #0]
 800c2ec:	4b48      	ldr	r3, [pc, #288]	; (800c410 <KyushinJudge+0x4a8>)
 800c2ee:	719a      	strb	r2, [r3, #6]
    			  Pos.NextY = Pos.Y+1;
 800c2f0:	4b47      	ldr	r3, [pc, #284]	; (800c410 <KyushinJudge+0x4a8>)
 800c2f2:	785b      	ldrb	r3, [r3, #1]
 800c2f4:	3301      	adds	r3, #1
 800c2f6:	b2da      	uxtb	r2, r3
 800c2f8:	4b45      	ldr	r3, [pc, #276]	; (800c410 <KyushinJudge+0x4a8>)
 800c2fa:	71da      	strb	r2, [r3, #7]
    			  Pos.NextCar = north;
 800c2fc:	4b44      	ldr	r3, [pc, #272]	; (800c410 <KyushinJudge+0x4a8>)
 800c2fe:	2200      	movs	r2, #0
 800c300:	725a      	strb	r2, [r3, #9]
    			  SelectAction(turn_mode);
 800c302:	79fb      	ldrb	r3, [r7, #7]
 800c304:	4618      	mov	r0, r3
 800c306:	f7fe fa8d 	bl	800a824 <SelectAction>
    			  Pos.Car = Pos.NextCar;
 800c30a:	4b41      	ldr	r3, [pc, #260]	; (800c410 <KyushinJudge+0x4a8>)
 800c30c:	7a5a      	ldrb	r2, [r3, #9]
 800c30e:	4b40      	ldr	r3, [pc, #256]	; (800c410 <KyushinJudge+0x4a8>)
 800c310:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c312:	4b3f      	ldr	r3, [pc, #252]	; (800c410 <KyushinJudge+0x4a8>)
 800c314:	799a      	ldrb	r2, [r3, #6]
 800c316:	4b3e      	ldr	r3, [pc, #248]	; (800c410 <KyushinJudge+0x4a8>)
 800c318:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c31a:	4b3d      	ldr	r3, [pc, #244]	; (800c410 <KyushinJudge+0x4a8>)
 800c31c:	79da      	ldrb	r2, [r3, #7]
 800c31e:	4b3c      	ldr	r3, [pc, #240]	; (800c410 <KyushinJudge+0x4a8>)
 800c320:	705a      	strb	r2, [r3, #1]
 800c322:	e073      	b.n	800c40c <KyushinJudge+0x4a4>
			  }
			  else if(Wall[Pos.X][Pos.Y].south == NOWALL && walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800c324:	4b3a      	ldr	r3, [pc, #232]	; (800c410 <KyushinJudge+0x4a8>)
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	4619      	mov	r1, r3
 800c32a:	4b39      	ldr	r3, [pc, #228]	; (800c410 <KyushinJudge+0x4a8>)
 800c32c:	785b      	ldrb	r3, [r3, #1]
 800c32e:	4618      	mov	r0, r3
 800c330:	4a38      	ldr	r2, [pc, #224]	; (800c414 <KyushinJudge+0x4ac>)
 800c332:	460b      	mov	r3, r1
 800c334:	00db      	lsls	r3, r3, #3
 800c336:	440b      	add	r3, r1
 800c338:	4403      	add	r3, r0
 800c33a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c33e:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c342:	b2db      	uxtb	r3, r3
 800c344:	2b00      	cmp	r3, #0
 800c346:	d140      	bne.n	800c3ca <KyushinJudge+0x462>
 800c348:	4b31      	ldr	r3, [pc, #196]	; (800c410 <KyushinJudge+0x4a8>)
 800c34a:	781b      	ldrb	r3, [r3, #0]
 800c34c:	4618      	mov	r0, r3
 800c34e:	4b30      	ldr	r3, [pc, #192]	; (800c410 <KyushinJudge+0x4a8>)
 800c350:	785b      	ldrb	r3, [r3, #1]
 800c352:	1e5a      	subs	r2, r3, #1
 800c354:	4930      	ldr	r1, [pc, #192]	; (800c418 <KyushinJudge+0x4b0>)
 800c356:	4603      	mov	r3, r0
 800c358:	00db      	lsls	r3, r3, #3
 800c35a:	4403      	add	r3, r0
 800c35c:	4413      	add	r3, r2
 800c35e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c362:	4b2b      	ldr	r3, [pc, #172]	; (800c410 <KyushinJudge+0x4a8>)
 800c364:	781b      	ldrb	r3, [r3, #0]
 800c366:	4618      	mov	r0, r3
 800c368:	4b29      	ldr	r3, [pc, #164]	; (800c410 <KyushinJudge+0x4a8>)
 800c36a:	785b      	ldrb	r3, [r3, #1]
 800c36c:	461c      	mov	r4, r3
 800c36e:	492a      	ldr	r1, [pc, #168]	; (800c418 <KyushinJudge+0x4b0>)
 800c370:	4603      	mov	r3, r0
 800c372:	00db      	lsls	r3, r3, #3
 800c374:	4403      	add	r3, r0
 800c376:	4423      	add	r3, r4
 800c378:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c37c:	429a      	cmp	r2, r3
 800c37e:	d224      	bcs.n	800c3ca <KyushinJudge+0x462>
 800c380:	4b23      	ldr	r3, [pc, #140]	; (800c410 <KyushinJudge+0x4a8>)
 800c382:	785b      	ldrb	r3, [r3, #1]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d020      	beq.n	800c3ca <KyushinJudge+0x462>
				  //??
				  Pos.Dir = right;
 800c388:	4b21      	ldr	r3, [pc, #132]	; (800c410 <KyushinJudge+0x4a8>)
 800c38a:	2201      	movs	r2, #1
 800c38c:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800c38e:	4b20      	ldr	r3, [pc, #128]	; (800c410 <KyushinJudge+0x4a8>)
 800c390:	781a      	ldrb	r2, [r3, #0]
 800c392:	4b1f      	ldr	r3, [pc, #124]	; (800c410 <KyushinJudge+0x4a8>)
 800c394:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y - 1;
 800c396:	4b1e      	ldr	r3, [pc, #120]	; (800c410 <KyushinJudge+0x4a8>)
 800c398:	785b      	ldrb	r3, [r3, #1]
 800c39a:	3b01      	subs	r3, #1
 800c39c:	b2da      	uxtb	r2, r3
 800c39e:	4b1c      	ldr	r3, [pc, #112]	; (800c410 <KyushinJudge+0x4a8>)
 800c3a0:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = south;
 800c3a2:	4b1b      	ldr	r3, [pc, #108]	; (800c410 <KyushinJudge+0x4a8>)
 800c3a4:	2202      	movs	r2, #2
 800c3a6:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c3a8:	79fb      	ldrb	r3, [r7, #7]
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	f7fe fa3a 	bl	800a824 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c3b0:	4b17      	ldr	r3, [pc, #92]	; (800c410 <KyushinJudge+0x4a8>)
 800c3b2:	7a5a      	ldrb	r2, [r3, #9]
 800c3b4:	4b16      	ldr	r3, [pc, #88]	; (800c410 <KyushinJudge+0x4a8>)
 800c3b6:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c3b8:	4b15      	ldr	r3, [pc, #84]	; (800c410 <KyushinJudge+0x4a8>)
 800c3ba:	799a      	ldrb	r2, [r3, #6]
 800c3bc:	4b14      	ldr	r3, [pc, #80]	; (800c410 <KyushinJudge+0x4a8>)
 800c3be:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c3c0:	4b13      	ldr	r3, [pc, #76]	; (800c410 <KyushinJudge+0x4a8>)
 800c3c2:	79da      	ldrb	r2, [r3, #7]
 800c3c4:	4b12      	ldr	r3, [pc, #72]	; (800c410 <KyushinJudge+0x4a8>)
 800c3c6:	705a      	strb	r2, [r3, #1]
 800c3c8:	e020      	b.n	800c40c <KyushinJudge+0x4a4>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800c3ca:	4b11      	ldr	r3, [pc, #68]	; (800c410 <KyushinJudge+0x4a8>)
 800c3cc:	2202      	movs	r2, #2
 800c3ce:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X - 1;
 800c3d0:	4b0f      	ldr	r3, [pc, #60]	; (800c410 <KyushinJudge+0x4a8>)
 800c3d2:	781b      	ldrb	r3, [r3, #0]
 800c3d4:	3b01      	subs	r3, #1
 800c3d6:	b2da      	uxtb	r2, r3
 800c3d8:	4b0d      	ldr	r3, [pc, #52]	; (800c410 <KyushinJudge+0x4a8>)
 800c3da:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800c3dc:	4b0c      	ldr	r3, [pc, #48]	; (800c410 <KyushinJudge+0x4a8>)
 800c3de:	785a      	ldrb	r2, [r3, #1]
 800c3e0:	4b0b      	ldr	r3, [pc, #44]	; (800c410 <KyushinJudge+0x4a8>)
 800c3e2:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = west;
 800c3e4:	4b0a      	ldr	r3, [pc, #40]	; (800c410 <KyushinJudge+0x4a8>)
 800c3e6:	2203      	movs	r2, #3
 800c3e8:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c3ea:	79fb      	ldrb	r3, [r7, #7]
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	f7fe fa19 	bl	800a824 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c3f2:	4b07      	ldr	r3, [pc, #28]	; (800c410 <KyushinJudge+0x4a8>)
 800c3f4:	7a5a      	ldrb	r2, [r3, #9]
 800c3f6:	4b06      	ldr	r3, [pc, #24]	; (800c410 <KyushinJudge+0x4a8>)
 800c3f8:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c3fa:	4b05      	ldr	r3, [pc, #20]	; (800c410 <KyushinJudge+0x4a8>)
 800c3fc:	799a      	ldrb	r2, [r3, #6]
 800c3fe:	4b04      	ldr	r3, [pc, #16]	; (800c410 <KyushinJudge+0x4a8>)
 800c400:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c402:	4b03      	ldr	r3, [pc, #12]	; (800c410 <KyushinJudge+0x4a8>)
 800c404:	79da      	ldrb	r2, [r3, #7]
 800c406:	4b02      	ldr	r3, [pc, #8]	; (800c410 <KyushinJudge+0x4a8>)
 800c408:	705a      	strb	r2, [r3, #1]
			  }
			  break;
 800c40a:	e245      	b.n	800c898 <KyushinJudge+0x930>
 800c40c:	e244      	b.n	800c898 <KyushinJudge+0x930>
 800c40e:	bf00      	nop
 800c410:	20000000 	.word	0x20000000
 800c414:	20000600 	.word	0x20000600
 800c418:	20000488 	.word	0x20000488

		  case south:

			  if(Wall[Pos.X][Pos.Y].south == NOWALL &&walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800c41c:	4b8d      	ldr	r3, [pc, #564]	; (800c654 <KyushinJudge+0x6ec>)
 800c41e:	781b      	ldrb	r3, [r3, #0]
 800c420:	4619      	mov	r1, r3
 800c422:	4b8c      	ldr	r3, [pc, #560]	; (800c654 <KyushinJudge+0x6ec>)
 800c424:	785b      	ldrb	r3, [r3, #1]
 800c426:	4618      	mov	r0, r3
 800c428:	4a8b      	ldr	r2, [pc, #556]	; (800c658 <KyushinJudge+0x6f0>)
 800c42a:	460b      	mov	r3, r1
 800c42c:	00db      	lsls	r3, r3, #3
 800c42e:	440b      	add	r3, r1
 800c430:	4403      	add	r3, r0
 800c432:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c436:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c43a:	b2db      	uxtb	r3, r3
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d140      	bne.n	800c4c2 <KyushinJudge+0x55a>
 800c440:	4b84      	ldr	r3, [pc, #528]	; (800c654 <KyushinJudge+0x6ec>)
 800c442:	781b      	ldrb	r3, [r3, #0]
 800c444:	4618      	mov	r0, r3
 800c446:	4b83      	ldr	r3, [pc, #524]	; (800c654 <KyushinJudge+0x6ec>)
 800c448:	785b      	ldrb	r3, [r3, #1]
 800c44a:	1e5a      	subs	r2, r3, #1
 800c44c:	4983      	ldr	r1, [pc, #524]	; (800c65c <KyushinJudge+0x6f4>)
 800c44e:	4603      	mov	r3, r0
 800c450:	00db      	lsls	r3, r3, #3
 800c452:	4403      	add	r3, r0
 800c454:	4413      	add	r3, r2
 800c456:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c45a:	4b7e      	ldr	r3, [pc, #504]	; (800c654 <KyushinJudge+0x6ec>)
 800c45c:	781b      	ldrb	r3, [r3, #0]
 800c45e:	4618      	mov	r0, r3
 800c460:	4b7c      	ldr	r3, [pc, #496]	; (800c654 <KyushinJudge+0x6ec>)
 800c462:	785b      	ldrb	r3, [r3, #1]
 800c464:	461c      	mov	r4, r3
 800c466:	497d      	ldr	r1, [pc, #500]	; (800c65c <KyushinJudge+0x6f4>)
 800c468:	4603      	mov	r3, r0
 800c46a:	00db      	lsls	r3, r3, #3
 800c46c:	4403      	add	r3, r0
 800c46e:	4423      	add	r3, r4
 800c470:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c474:	429a      	cmp	r2, r3
 800c476:	d224      	bcs.n	800c4c2 <KyushinJudge+0x55a>
 800c478:	4b76      	ldr	r3, [pc, #472]	; (800c654 <KyushinJudge+0x6ec>)
 800c47a:	785b      	ldrb	r3, [r3, #1]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d020      	beq.n	800c4c2 <KyushinJudge+0x55a>
				  //
				  Pos.Dir = front;
 800c480:	4b74      	ldr	r3, [pc, #464]	; (800c654 <KyushinJudge+0x6ec>)
 800c482:	2200      	movs	r2, #0
 800c484:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800c486:	4b73      	ldr	r3, [pc, #460]	; (800c654 <KyushinJudge+0x6ec>)
 800c488:	781a      	ldrb	r2, [r3, #0]
 800c48a:	4b72      	ldr	r3, [pc, #456]	; (800c654 <KyushinJudge+0x6ec>)
 800c48c:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y - 1;
 800c48e:	4b71      	ldr	r3, [pc, #452]	; (800c654 <KyushinJudge+0x6ec>)
 800c490:	785b      	ldrb	r3, [r3, #1]
 800c492:	3b01      	subs	r3, #1
 800c494:	b2da      	uxtb	r2, r3
 800c496:	4b6f      	ldr	r3, [pc, #444]	; (800c654 <KyushinJudge+0x6ec>)
 800c498:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = south;
 800c49a:	4b6e      	ldr	r3, [pc, #440]	; (800c654 <KyushinJudge+0x6ec>)
 800c49c:	2202      	movs	r2, #2
 800c49e:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c4a0:	79fb      	ldrb	r3, [r7, #7]
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	f7fe f9be 	bl	800a824 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c4a8:	4b6a      	ldr	r3, [pc, #424]	; (800c654 <KyushinJudge+0x6ec>)
 800c4aa:	7a5a      	ldrb	r2, [r3, #9]
 800c4ac:	4b69      	ldr	r3, [pc, #420]	; (800c654 <KyushinJudge+0x6ec>)
 800c4ae:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c4b0:	4b68      	ldr	r3, [pc, #416]	; (800c654 <KyushinJudge+0x6ec>)
 800c4b2:	799a      	ldrb	r2, [r3, #6]
 800c4b4:	4b67      	ldr	r3, [pc, #412]	; (800c654 <KyushinJudge+0x6ec>)
 800c4b6:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c4b8:	4b66      	ldr	r3, [pc, #408]	; (800c654 <KyushinJudge+0x6ec>)
 800c4ba:	79da      	ldrb	r2, [r3, #7]
 800c4bc:	4b65      	ldr	r3, [pc, #404]	; (800c654 <KyushinJudge+0x6ec>)
 800c4be:	705a      	strb	r2, [r3, #1]
 800c4c0:	e0c6      	b.n	800c650 <KyushinJudge+0x6e8>
			  }
			  else if(Wall[Pos.X][Pos.Y].east == NOWALL &&walk_map[Pos.X+1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X < NUMBER_OF_SQUARES-1){
 800c4c2:	4b64      	ldr	r3, [pc, #400]	; (800c654 <KyushinJudge+0x6ec>)
 800c4c4:	781b      	ldrb	r3, [r3, #0]
 800c4c6:	4619      	mov	r1, r3
 800c4c8:	4b62      	ldr	r3, [pc, #392]	; (800c654 <KyushinJudge+0x6ec>)
 800c4ca:	785b      	ldrb	r3, [r3, #1]
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	4a62      	ldr	r2, [pc, #392]	; (800c658 <KyushinJudge+0x6f0>)
 800c4d0:	460b      	mov	r3, r1
 800c4d2:	00db      	lsls	r3, r3, #3
 800c4d4:	440b      	add	r3, r1
 800c4d6:	4403      	add	r3, r0
 800c4d8:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c4dc:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c4e0:	b2db      	uxtb	r3, r3
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d140      	bne.n	800c568 <KyushinJudge+0x600>
 800c4e6:	4b5b      	ldr	r3, [pc, #364]	; (800c654 <KyushinJudge+0x6ec>)
 800c4e8:	781b      	ldrb	r3, [r3, #0]
 800c4ea:	1c5a      	adds	r2, r3, #1
 800c4ec:	4b59      	ldr	r3, [pc, #356]	; (800c654 <KyushinJudge+0x6ec>)
 800c4ee:	785b      	ldrb	r3, [r3, #1]
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	495a      	ldr	r1, [pc, #360]	; (800c65c <KyushinJudge+0x6f4>)
 800c4f4:	4613      	mov	r3, r2
 800c4f6:	00db      	lsls	r3, r3, #3
 800c4f8:	4413      	add	r3, r2
 800c4fa:	4403      	add	r3, r0
 800c4fc:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c500:	4b54      	ldr	r3, [pc, #336]	; (800c654 <KyushinJudge+0x6ec>)
 800c502:	781b      	ldrb	r3, [r3, #0]
 800c504:	4618      	mov	r0, r3
 800c506:	4b53      	ldr	r3, [pc, #332]	; (800c654 <KyushinJudge+0x6ec>)
 800c508:	785b      	ldrb	r3, [r3, #1]
 800c50a:	461c      	mov	r4, r3
 800c50c:	4953      	ldr	r1, [pc, #332]	; (800c65c <KyushinJudge+0x6f4>)
 800c50e:	4603      	mov	r3, r0
 800c510:	00db      	lsls	r3, r3, #3
 800c512:	4403      	add	r3, r0
 800c514:	4423      	add	r3, r4
 800c516:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c51a:	429a      	cmp	r2, r3
 800c51c:	d224      	bcs.n	800c568 <KyushinJudge+0x600>
 800c51e:	4b4d      	ldr	r3, [pc, #308]	; (800c654 <KyushinJudge+0x6ec>)
 800c520:	781b      	ldrb	r3, [r3, #0]
 800c522:	2b07      	cmp	r3, #7
 800c524:	d820      	bhi.n	800c568 <KyushinJudge+0x600>
				  //
    			  Pos.Dir = left;
 800c526:	4b4b      	ldr	r3, [pc, #300]	; (800c654 <KyushinJudge+0x6ec>)
 800c528:	2203      	movs	r2, #3
 800c52a:	709a      	strb	r2, [r3, #2]
    			  Pos.NextX = Pos.X + 1;
 800c52c:	4b49      	ldr	r3, [pc, #292]	; (800c654 <KyushinJudge+0x6ec>)
 800c52e:	781b      	ldrb	r3, [r3, #0]
 800c530:	3301      	adds	r3, #1
 800c532:	b2da      	uxtb	r2, r3
 800c534:	4b47      	ldr	r3, [pc, #284]	; (800c654 <KyushinJudge+0x6ec>)
 800c536:	719a      	strb	r2, [r3, #6]
    			  Pos.NextY = Pos.Y;
 800c538:	4b46      	ldr	r3, [pc, #280]	; (800c654 <KyushinJudge+0x6ec>)
 800c53a:	785a      	ldrb	r2, [r3, #1]
 800c53c:	4b45      	ldr	r3, [pc, #276]	; (800c654 <KyushinJudge+0x6ec>)
 800c53e:	71da      	strb	r2, [r3, #7]
    			  Pos.NextCar = east;
 800c540:	4b44      	ldr	r3, [pc, #272]	; (800c654 <KyushinJudge+0x6ec>)
 800c542:	2201      	movs	r2, #1
 800c544:	725a      	strb	r2, [r3, #9]
    			  SelectAction(turn_mode);
 800c546:	79fb      	ldrb	r3, [r7, #7]
 800c548:	4618      	mov	r0, r3
 800c54a:	f7fe f96b 	bl	800a824 <SelectAction>
    			  Pos.Car = Pos.NextCar;
 800c54e:	4b41      	ldr	r3, [pc, #260]	; (800c654 <KyushinJudge+0x6ec>)
 800c550:	7a5a      	ldrb	r2, [r3, #9]
 800c552:	4b40      	ldr	r3, [pc, #256]	; (800c654 <KyushinJudge+0x6ec>)
 800c554:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c556:	4b3f      	ldr	r3, [pc, #252]	; (800c654 <KyushinJudge+0x6ec>)
 800c558:	799a      	ldrb	r2, [r3, #6]
 800c55a:	4b3e      	ldr	r3, [pc, #248]	; (800c654 <KyushinJudge+0x6ec>)
 800c55c:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c55e:	4b3d      	ldr	r3, [pc, #244]	; (800c654 <KyushinJudge+0x6ec>)
 800c560:	79da      	ldrb	r2, [r3, #7]
 800c562:	4b3c      	ldr	r3, [pc, #240]	; (800c654 <KyushinJudge+0x6ec>)
 800c564:	705a      	strb	r2, [r3, #1]
 800c566:	e073      	b.n	800c650 <KyushinJudge+0x6e8>
			  }
			  else if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800c568:	4b3a      	ldr	r3, [pc, #232]	; (800c654 <KyushinJudge+0x6ec>)
 800c56a:	781b      	ldrb	r3, [r3, #0]
 800c56c:	4619      	mov	r1, r3
 800c56e:	4b39      	ldr	r3, [pc, #228]	; (800c654 <KyushinJudge+0x6ec>)
 800c570:	785b      	ldrb	r3, [r3, #1]
 800c572:	4618      	mov	r0, r3
 800c574:	4a38      	ldr	r2, [pc, #224]	; (800c658 <KyushinJudge+0x6f0>)
 800c576:	460b      	mov	r3, r1
 800c578:	00db      	lsls	r3, r3, #3
 800c57a:	440b      	add	r3, r1
 800c57c:	4403      	add	r3, r0
 800c57e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c582:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c586:	b2db      	uxtb	r3, r3
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d140      	bne.n	800c60e <KyushinJudge+0x6a6>
 800c58c:	4b31      	ldr	r3, [pc, #196]	; (800c654 <KyushinJudge+0x6ec>)
 800c58e:	781b      	ldrb	r3, [r3, #0]
 800c590:	1e5a      	subs	r2, r3, #1
 800c592:	4b30      	ldr	r3, [pc, #192]	; (800c654 <KyushinJudge+0x6ec>)
 800c594:	785b      	ldrb	r3, [r3, #1]
 800c596:	4618      	mov	r0, r3
 800c598:	4930      	ldr	r1, [pc, #192]	; (800c65c <KyushinJudge+0x6f4>)
 800c59a:	4613      	mov	r3, r2
 800c59c:	00db      	lsls	r3, r3, #3
 800c59e:	4413      	add	r3, r2
 800c5a0:	4403      	add	r3, r0
 800c5a2:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c5a6:	4b2b      	ldr	r3, [pc, #172]	; (800c654 <KyushinJudge+0x6ec>)
 800c5a8:	781b      	ldrb	r3, [r3, #0]
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	4b29      	ldr	r3, [pc, #164]	; (800c654 <KyushinJudge+0x6ec>)
 800c5ae:	785b      	ldrb	r3, [r3, #1]
 800c5b0:	461c      	mov	r4, r3
 800c5b2:	492a      	ldr	r1, [pc, #168]	; (800c65c <KyushinJudge+0x6f4>)
 800c5b4:	4603      	mov	r3, r0
 800c5b6:	00db      	lsls	r3, r3, #3
 800c5b8:	4403      	add	r3, r0
 800c5ba:	4423      	add	r3, r4
 800c5bc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c5c0:	429a      	cmp	r2, r3
 800c5c2:	d224      	bcs.n	800c60e <KyushinJudge+0x6a6>
 800c5c4:	4b23      	ldr	r3, [pc, #140]	; (800c654 <KyushinJudge+0x6ec>)
 800c5c6:	781b      	ldrb	r3, [r3, #0]
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d020      	beq.n	800c60e <KyushinJudge+0x6a6>
				  //
				  Pos.Dir = right;
 800c5cc:	4b21      	ldr	r3, [pc, #132]	; (800c654 <KyushinJudge+0x6ec>)
 800c5ce:	2201      	movs	r2, #1
 800c5d0:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X - 1;
 800c5d2:	4b20      	ldr	r3, [pc, #128]	; (800c654 <KyushinJudge+0x6ec>)
 800c5d4:	781b      	ldrb	r3, [r3, #0]
 800c5d6:	3b01      	subs	r3, #1
 800c5d8:	b2da      	uxtb	r2, r3
 800c5da:	4b1e      	ldr	r3, [pc, #120]	; (800c654 <KyushinJudge+0x6ec>)
 800c5dc:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800c5de:	4b1d      	ldr	r3, [pc, #116]	; (800c654 <KyushinJudge+0x6ec>)
 800c5e0:	785a      	ldrb	r2, [r3, #1]
 800c5e2:	4b1c      	ldr	r3, [pc, #112]	; (800c654 <KyushinJudge+0x6ec>)
 800c5e4:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = west;
 800c5e6:	4b1b      	ldr	r3, [pc, #108]	; (800c654 <KyushinJudge+0x6ec>)
 800c5e8:	2203      	movs	r2, #3
 800c5ea:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c5ec:	79fb      	ldrb	r3, [r7, #7]
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	f7fe f918 	bl	800a824 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c5f4:	4b17      	ldr	r3, [pc, #92]	; (800c654 <KyushinJudge+0x6ec>)
 800c5f6:	7a5a      	ldrb	r2, [r3, #9]
 800c5f8:	4b16      	ldr	r3, [pc, #88]	; (800c654 <KyushinJudge+0x6ec>)
 800c5fa:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c5fc:	4b15      	ldr	r3, [pc, #84]	; (800c654 <KyushinJudge+0x6ec>)
 800c5fe:	799a      	ldrb	r2, [r3, #6]
 800c600:	4b14      	ldr	r3, [pc, #80]	; (800c654 <KyushinJudge+0x6ec>)
 800c602:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c604:	4b13      	ldr	r3, [pc, #76]	; (800c654 <KyushinJudge+0x6ec>)
 800c606:	79da      	ldrb	r2, [r3, #7]
 800c608:	4b12      	ldr	r3, [pc, #72]	; (800c654 <KyushinJudge+0x6ec>)
 800c60a:	705a      	strb	r2, [r3, #1]
 800c60c:	e020      	b.n	800c650 <KyushinJudge+0x6e8>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800c60e:	4b11      	ldr	r3, [pc, #68]	; (800c654 <KyushinJudge+0x6ec>)
 800c610:	2202      	movs	r2, #2
 800c612:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800c614:	4b0f      	ldr	r3, [pc, #60]	; (800c654 <KyushinJudge+0x6ec>)
 800c616:	781a      	ldrb	r2, [r3, #0]
 800c618:	4b0e      	ldr	r3, [pc, #56]	; (800c654 <KyushinJudge+0x6ec>)
 800c61a:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y+1;
 800c61c:	4b0d      	ldr	r3, [pc, #52]	; (800c654 <KyushinJudge+0x6ec>)
 800c61e:	785b      	ldrb	r3, [r3, #1]
 800c620:	3301      	adds	r3, #1
 800c622:	b2da      	uxtb	r2, r3
 800c624:	4b0b      	ldr	r3, [pc, #44]	; (800c654 <KyushinJudge+0x6ec>)
 800c626:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = north;
 800c628:	4b0a      	ldr	r3, [pc, #40]	; (800c654 <KyushinJudge+0x6ec>)
 800c62a:	2200      	movs	r2, #0
 800c62c:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c62e:	79fb      	ldrb	r3, [r7, #7]
 800c630:	4618      	mov	r0, r3
 800c632:	f7fe f8f7 	bl	800a824 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c636:	4b07      	ldr	r3, [pc, #28]	; (800c654 <KyushinJudge+0x6ec>)
 800c638:	7a5a      	ldrb	r2, [r3, #9]
 800c63a:	4b06      	ldr	r3, [pc, #24]	; (800c654 <KyushinJudge+0x6ec>)
 800c63c:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c63e:	4b05      	ldr	r3, [pc, #20]	; (800c654 <KyushinJudge+0x6ec>)
 800c640:	799a      	ldrb	r2, [r3, #6]
 800c642:	4b04      	ldr	r3, [pc, #16]	; (800c654 <KyushinJudge+0x6ec>)
 800c644:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c646:	4b03      	ldr	r3, [pc, #12]	; (800c654 <KyushinJudge+0x6ec>)
 800c648:	79da      	ldrb	r2, [r3, #7]
 800c64a:	4b02      	ldr	r3, [pc, #8]	; (800c654 <KyushinJudge+0x6ec>)
 800c64c:	705a      	strb	r2, [r3, #1]
			  }
			  break;
 800c64e:	e123      	b.n	800c898 <KyushinJudge+0x930>
 800c650:	e122      	b.n	800c898 <KyushinJudge+0x930>
 800c652:	bf00      	nop
 800c654:	20000000 	.word	0x20000000
 800c658:	20000600 	.word	0x20000600
 800c65c:	20000488 	.word	0x20000488

		  case west:

			  if(Wall[Pos.X][Pos.Y].west == NOWALL &&walk_map[Pos.X-1][Pos.Y] < walk_map[Pos.X][Pos.Y] && Pos.X > 0){
 800c660:	4b8f      	ldr	r3, [pc, #572]	; (800c8a0 <KyushinJudge+0x938>)
 800c662:	781b      	ldrb	r3, [r3, #0]
 800c664:	4619      	mov	r1, r3
 800c666:	4b8e      	ldr	r3, [pc, #568]	; (800c8a0 <KyushinJudge+0x938>)
 800c668:	785b      	ldrb	r3, [r3, #1]
 800c66a:	4618      	mov	r0, r3
 800c66c:	4a8d      	ldr	r2, [pc, #564]	; (800c8a4 <KyushinJudge+0x93c>)
 800c66e:	460b      	mov	r3, r1
 800c670:	00db      	lsls	r3, r3, #3
 800c672:	440b      	add	r3, r1
 800c674:	4403      	add	r3, r0
 800c676:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c67a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c67e:	b2db      	uxtb	r3, r3
 800c680:	2b00      	cmp	r3, #0
 800c682:	d140      	bne.n	800c706 <KyushinJudge+0x79e>
 800c684:	4b86      	ldr	r3, [pc, #536]	; (800c8a0 <KyushinJudge+0x938>)
 800c686:	781b      	ldrb	r3, [r3, #0]
 800c688:	1e5a      	subs	r2, r3, #1
 800c68a:	4b85      	ldr	r3, [pc, #532]	; (800c8a0 <KyushinJudge+0x938>)
 800c68c:	785b      	ldrb	r3, [r3, #1]
 800c68e:	4618      	mov	r0, r3
 800c690:	4985      	ldr	r1, [pc, #532]	; (800c8a8 <KyushinJudge+0x940>)
 800c692:	4613      	mov	r3, r2
 800c694:	00db      	lsls	r3, r3, #3
 800c696:	4413      	add	r3, r2
 800c698:	4403      	add	r3, r0
 800c69a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c69e:	4b80      	ldr	r3, [pc, #512]	; (800c8a0 <KyushinJudge+0x938>)
 800c6a0:	781b      	ldrb	r3, [r3, #0]
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	4b7e      	ldr	r3, [pc, #504]	; (800c8a0 <KyushinJudge+0x938>)
 800c6a6:	785b      	ldrb	r3, [r3, #1]
 800c6a8:	461c      	mov	r4, r3
 800c6aa:	497f      	ldr	r1, [pc, #508]	; (800c8a8 <KyushinJudge+0x940>)
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	00db      	lsls	r3, r3, #3
 800c6b0:	4403      	add	r3, r0
 800c6b2:	4423      	add	r3, r4
 800c6b4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c6b8:	429a      	cmp	r2, r3
 800c6ba:	d224      	bcs.n	800c706 <KyushinJudge+0x79e>
 800c6bc:	4b78      	ldr	r3, [pc, #480]	; (800c8a0 <KyushinJudge+0x938>)
 800c6be:	781b      	ldrb	r3, [r3, #0]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d020      	beq.n	800c706 <KyushinJudge+0x79e>
				  //
				  Pos.Dir = front;
 800c6c4:	4b76      	ldr	r3, [pc, #472]	; (800c8a0 <KyushinJudge+0x938>)
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X - 1;
 800c6ca:	4b75      	ldr	r3, [pc, #468]	; (800c8a0 <KyushinJudge+0x938>)
 800c6cc:	781b      	ldrb	r3, [r3, #0]
 800c6ce:	3b01      	subs	r3, #1
 800c6d0:	b2da      	uxtb	r2, r3
 800c6d2:	4b73      	ldr	r3, [pc, #460]	; (800c8a0 <KyushinJudge+0x938>)
 800c6d4:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800c6d6:	4b72      	ldr	r3, [pc, #456]	; (800c8a0 <KyushinJudge+0x938>)
 800c6d8:	785a      	ldrb	r2, [r3, #1]
 800c6da:	4b71      	ldr	r3, [pc, #452]	; (800c8a0 <KyushinJudge+0x938>)
 800c6dc:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = west;
 800c6de:	4b70      	ldr	r3, [pc, #448]	; (800c8a0 <KyushinJudge+0x938>)
 800c6e0:	2203      	movs	r2, #3
 800c6e2:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c6e4:	79fb      	ldrb	r3, [r7, #7]
 800c6e6:	4618      	mov	r0, r3
 800c6e8:	f7fe f89c 	bl	800a824 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c6ec:	4b6c      	ldr	r3, [pc, #432]	; (800c8a0 <KyushinJudge+0x938>)
 800c6ee:	7a5a      	ldrb	r2, [r3, #9]
 800c6f0:	4b6b      	ldr	r3, [pc, #428]	; (800c8a0 <KyushinJudge+0x938>)
 800c6f2:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c6f4:	4b6a      	ldr	r3, [pc, #424]	; (800c8a0 <KyushinJudge+0x938>)
 800c6f6:	799a      	ldrb	r2, [r3, #6]
 800c6f8:	4b69      	ldr	r3, [pc, #420]	; (800c8a0 <KyushinJudge+0x938>)
 800c6fa:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c6fc:	4b68      	ldr	r3, [pc, #416]	; (800c8a0 <KyushinJudge+0x938>)
 800c6fe:	79da      	ldrb	r2, [r3, #7]
 800c700:	4b67      	ldr	r3, [pc, #412]	; (800c8a0 <KyushinJudge+0x938>)
 800c702:	705a      	strb	r2, [r3, #1]
 800c704:	e0c6      	b.n	800c894 <KyushinJudge+0x92c>
			  }
			  else if(Wall[Pos.X][Pos.Y].south == NOWALL &&walk_map[Pos.X][Pos.Y-1] < walk_map[Pos.X][Pos.Y] && Pos.Y > 0){
 800c706:	4b66      	ldr	r3, [pc, #408]	; (800c8a0 <KyushinJudge+0x938>)
 800c708:	781b      	ldrb	r3, [r3, #0]
 800c70a:	4619      	mov	r1, r3
 800c70c:	4b64      	ldr	r3, [pc, #400]	; (800c8a0 <KyushinJudge+0x938>)
 800c70e:	785b      	ldrb	r3, [r3, #1]
 800c710:	4618      	mov	r0, r3
 800c712:	4a64      	ldr	r2, [pc, #400]	; (800c8a4 <KyushinJudge+0x93c>)
 800c714:	460b      	mov	r3, r1
 800c716:	00db      	lsls	r3, r3, #3
 800c718:	440b      	add	r3, r1
 800c71a:	4403      	add	r3, r0
 800c71c:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c720:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c724:	b2db      	uxtb	r3, r3
 800c726:	2b00      	cmp	r3, #0
 800c728:	d140      	bne.n	800c7ac <KyushinJudge+0x844>
 800c72a:	4b5d      	ldr	r3, [pc, #372]	; (800c8a0 <KyushinJudge+0x938>)
 800c72c:	781b      	ldrb	r3, [r3, #0]
 800c72e:	4618      	mov	r0, r3
 800c730:	4b5b      	ldr	r3, [pc, #364]	; (800c8a0 <KyushinJudge+0x938>)
 800c732:	785b      	ldrb	r3, [r3, #1]
 800c734:	1e5a      	subs	r2, r3, #1
 800c736:	495c      	ldr	r1, [pc, #368]	; (800c8a8 <KyushinJudge+0x940>)
 800c738:	4603      	mov	r3, r0
 800c73a:	00db      	lsls	r3, r3, #3
 800c73c:	4403      	add	r3, r0
 800c73e:	4413      	add	r3, r2
 800c740:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c744:	4b56      	ldr	r3, [pc, #344]	; (800c8a0 <KyushinJudge+0x938>)
 800c746:	781b      	ldrb	r3, [r3, #0]
 800c748:	4618      	mov	r0, r3
 800c74a:	4b55      	ldr	r3, [pc, #340]	; (800c8a0 <KyushinJudge+0x938>)
 800c74c:	785b      	ldrb	r3, [r3, #1]
 800c74e:	461c      	mov	r4, r3
 800c750:	4955      	ldr	r1, [pc, #340]	; (800c8a8 <KyushinJudge+0x940>)
 800c752:	4603      	mov	r3, r0
 800c754:	00db      	lsls	r3, r3, #3
 800c756:	4403      	add	r3, r0
 800c758:	4423      	add	r3, r4
 800c75a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c75e:	429a      	cmp	r2, r3
 800c760:	d224      	bcs.n	800c7ac <KyushinJudge+0x844>
 800c762:	4b4f      	ldr	r3, [pc, #316]	; (800c8a0 <KyushinJudge+0x938>)
 800c764:	785b      	ldrb	r3, [r3, #1]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d020      	beq.n	800c7ac <KyushinJudge+0x844>
				  //??
    			  Pos.Dir = left;
 800c76a:	4b4d      	ldr	r3, [pc, #308]	; (800c8a0 <KyushinJudge+0x938>)
 800c76c:	2203      	movs	r2, #3
 800c76e:	709a      	strb	r2, [r3, #2]
    			  Pos.NextX = Pos.X;
 800c770:	4b4b      	ldr	r3, [pc, #300]	; (800c8a0 <KyushinJudge+0x938>)
 800c772:	781a      	ldrb	r2, [r3, #0]
 800c774:	4b4a      	ldr	r3, [pc, #296]	; (800c8a0 <KyushinJudge+0x938>)
 800c776:	719a      	strb	r2, [r3, #6]
    			  Pos.NextY = Pos.Y - 1;
 800c778:	4b49      	ldr	r3, [pc, #292]	; (800c8a0 <KyushinJudge+0x938>)
 800c77a:	785b      	ldrb	r3, [r3, #1]
 800c77c:	3b01      	subs	r3, #1
 800c77e:	b2da      	uxtb	r2, r3
 800c780:	4b47      	ldr	r3, [pc, #284]	; (800c8a0 <KyushinJudge+0x938>)
 800c782:	71da      	strb	r2, [r3, #7]
    			  Pos.NextCar = south;
 800c784:	4b46      	ldr	r3, [pc, #280]	; (800c8a0 <KyushinJudge+0x938>)
 800c786:	2202      	movs	r2, #2
 800c788:	725a      	strb	r2, [r3, #9]
    			  SelectAction(turn_mode);
 800c78a:	79fb      	ldrb	r3, [r7, #7]
 800c78c:	4618      	mov	r0, r3
 800c78e:	f7fe f849 	bl	800a824 <SelectAction>
    			  Pos.Car = Pos.NextCar;
 800c792:	4b43      	ldr	r3, [pc, #268]	; (800c8a0 <KyushinJudge+0x938>)
 800c794:	7a5a      	ldrb	r2, [r3, #9]
 800c796:	4b42      	ldr	r3, [pc, #264]	; (800c8a0 <KyushinJudge+0x938>)
 800c798:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c79a:	4b41      	ldr	r3, [pc, #260]	; (800c8a0 <KyushinJudge+0x938>)
 800c79c:	799a      	ldrb	r2, [r3, #6]
 800c79e:	4b40      	ldr	r3, [pc, #256]	; (800c8a0 <KyushinJudge+0x938>)
 800c7a0:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c7a2:	4b3f      	ldr	r3, [pc, #252]	; (800c8a0 <KyushinJudge+0x938>)
 800c7a4:	79da      	ldrb	r2, [r3, #7]
 800c7a6:	4b3e      	ldr	r3, [pc, #248]	; (800c8a0 <KyushinJudge+0x938>)
 800c7a8:	705a      	strb	r2, [r3, #1]
 800c7aa:	e073      	b.n	800c894 <KyushinJudge+0x92c>
			  }
			  else if(Wall[Pos.X][Pos.Y].north == NOWALL &&walk_map[Pos.X][Pos.Y+1] < walk_map[Pos.X][Pos.Y] && Pos.Y < NUMBER_OF_SQUARES-1){
 800c7ac:	4b3c      	ldr	r3, [pc, #240]	; (800c8a0 <KyushinJudge+0x938>)
 800c7ae:	781b      	ldrb	r3, [r3, #0]
 800c7b0:	4619      	mov	r1, r3
 800c7b2:	4b3b      	ldr	r3, [pc, #236]	; (800c8a0 <KyushinJudge+0x938>)
 800c7b4:	785b      	ldrb	r3, [r3, #1]
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	4a3a      	ldr	r2, [pc, #232]	; (800c8a4 <KyushinJudge+0x93c>)
 800c7ba:	460b      	mov	r3, r1
 800c7bc:	00db      	lsls	r3, r3, #3
 800c7be:	440b      	add	r3, r1
 800c7c0:	4403      	add	r3, r0
 800c7c2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c7c6:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c7ca:	b2db      	uxtb	r3, r3
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d140      	bne.n	800c852 <KyushinJudge+0x8ea>
 800c7d0:	4b33      	ldr	r3, [pc, #204]	; (800c8a0 <KyushinJudge+0x938>)
 800c7d2:	781b      	ldrb	r3, [r3, #0]
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	4b32      	ldr	r3, [pc, #200]	; (800c8a0 <KyushinJudge+0x938>)
 800c7d8:	785b      	ldrb	r3, [r3, #1]
 800c7da:	1c5a      	adds	r2, r3, #1
 800c7dc:	4932      	ldr	r1, [pc, #200]	; (800c8a8 <KyushinJudge+0x940>)
 800c7de:	4603      	mov	r3, r0
 800c7e0:	00db      	lsls	r3, r3, #3
 800c7e2:	4403      	add	r3, r0
 800c7e4:	4413      	add	r3, r2
 800c7e6:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800c7ea:	4b2d      	ldr	r3, [pc, #180]	; (800c8a0 <KyushinJudge+0x938>)
 800c7ec:	781b      	ldrb	r3, [r3, #0]
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	4b2b      	ldr	r3, [pc, #172]	; (800c8a0 <KyushinJudge+0x938>)
 800c7f2:	785b      	ldrb	r3, [r3, #1]
 800c7f4:	461c      	mov	r4, r3
 800c7f6:	492c      	ldr	r1, [pc, #176]	; (800c8a8 <KyushinJudge+0x940>)
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	00db      	lsls	r3, r3, #3
 800c7fc:	4403      	add	r3, r0
 800c7fe:	4423      	add	r3, r4
 800c800:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c804:	429a      	cmp	r2, r3
 800c806:	d224      	bcs.n	800c852 <KyushinJudge+0x8ea>
 800c808:	4b25      	ldr	r3, [pc, #148]	; (800c8a0 <KyushinJudge+0x938>)
 800c80a:	785b      	ldrb	r3, [r3, #1]
 800c80c:	2b07      	cmp	r3, #7
 800c80e:	d820      	bhi.n	800c852 <KyushinJudge+0x8ea>
				  //??
				  Pos.Dir = right;
 800c810:	4b23      	ldr	r3, [pc, #140]	; (800c8a0 <KyushinJudge+0x938>)
 800c812:	2201      	movs	r2, #1
 800c814:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X;
 800c816:	4b22      	ldr	r3, [pc, #136]	; (800c8a0 <KyushinJudge+0x938>)
 800c818:	781a      	ldrb	r2, [r3, #0]
 800c81a:	4b21      	ldr	r3, [pc, #132]	; (800c8a0 <KyushinJudge+0x938>)
 800c81c:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y+1;
 800c81e:	4b20      	ldr	r3, [pc, #128]	; (800c8a0 <KyushinJudge+0x938>)
 800c820:	785b      	ldrb	r3, [r3, #1]
 800c822:	3301      	adds	r3, #1
 800c824:	b2da      	uxtb	r2, r3
 800c826:	4b1e      	ldr	r3, [pc, #120]	; (800c8a0 <KyushinJudge+0x938>)
 800c828:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = north;
 800c82a:	4b1d      	ldr	r3, [pc, #116]	; (800c8a0 <KyushinJudge+0x938>)
 800c82c:	2200      	movs	r2, #0
 800c82e:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c830:	79fb      	ldrb	r3, [r7, #7]
 800c832:	4618      	mov	r0, r3
 800c834:	f7fd fff6 	bl	800a824 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c838:	4b19      	ldr	r3, [pc, #100]	; (800c8a0 <KyushinJudge+0x938>)
 800c83a:	7a5a      	ldrb	r2, [r3, #9]
 800c83c:	4b18      	ldr	r3, [pc, #96]	; (800c8a0 <KyushinJudge+0x938>)
 800c83e:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c840:	4b17      	ldr	r3, [pc, #92]	; (800c8a0 <KyushinJudge+0x938>)
 800c842:	799a      	ldrb	r2, [r3, #6]
 800c844:	4b16      	ldr	r3, [pc, #88]	; (800c8a0 <KyushinJudge+0x938>)
 800c846:	701a      	strb	r2, [r3, #0]
		          Pos.Y = Pos.NextY;
 800c848:	4b15      	ldr	r3, [pc, #84]	; (800c8a0 <KyushinJudge+0x938>)
 800c84a:	79da      	ldrb	r2, [r3, #7]
 800c84c:	4b14      	ldr	r3, [pc, #80]	; (800c8a0 <KyushinJudge+0x938>)
 800c84e:	705a      	strb	r2, [r3, #1]
 800c850:	e020      	b.n	800c894 <KyushinJudge+0x92c>
			  }
			  else {
				  //
				  Pos.Dir = back;
 800c852:	4b13      	ldr	r3, [pc, #76]	; (800c8a0 <KyushinJudge+0x938>)
 800c854:	2202      	movs	r2, #2
 800c856:	709a      	strb	r2, [r3, #2]
				  Pos.NextX = Pos.X + 1;
 800c858:	4b11      	ldr	r3, [pc, #68]	; (800c8a0 <KyushinJudge+0x938>)
 800c85a:	781b      	ldrb	r3, [r3, #0]
 800c85c:	3301      	adds	r3, #1
 800c85e:	b2da      	uxtb	r2, r3
 800c860:	4b0f      	ldr	r3, [pc, #60]	; (800c8a0 <KyushinJudge+0x938>)
 800c862:	719a      	strb	r2, [r3, #6]
				  Pos.NextY = Pos.Y;
 800c864:	4b0e      	ldr	r3, [pc, #56]	; (800c8a0 <KyushinJudge+0x938>)
 800c866:	785a      	ldrb	r2, [r3, #1]
 800c868:	4b0d      	ldr	r3, [pc, #52]	; (800c8a0 <KyushinJudge+0x938>)
 800c86a:	71da      	strb	r2, [r3, #7]
				  Pos.NextCar = east;
 800c86c:	4b0c      	ldr	r3, [pc, #48]	; (800c8a0 <KyushinJudge+0x938>)
 800c86e:	2201      	movs	r2, #1
 800c870:	725a      	strb	r2, [r3, #9]
				  SelectAction(turn_mode);
 800c872:	79fb      	ldrb	r3, [r7, #7]
 800c874:	4618      	mov	r0, r3
 800c876:	f7fd ffd5 	bl	800a824 <SelectAction>
		       	  Pos.Car = Pos.NextCar;
 800c87a:	4b09      	ldr	r3, [pc, #36]	; (800c8a0 <KyushinJudge+0x938>)
 800c87c:	7a5a      	ldrb	r2, [r3, #9]
 800c87e:	4b08      	ldr	r3, [pc, #32]	; (800c8a0 <KyushinJudge+0x938>)
 800c880:	70da      	strb	r2, [r3, #3]
		       	  Pos.X = Pos.NextX;
 800c882:	4b07      	ldr	r3, [pc, #28]	; (800c8a0 <KyushinJudge+0x938>)
 800c884:	799a      	ldrb	r2, [r3, #6]
 800c886:	4b06      	ldr	r3, [pc, #24]	; (800c8a0 <KyushinJudge+0x938>)
 800c888:	701a      	strb	r2, [r3, #0]
		       	  Pos.Y = Pos.NextY;
 800c88a:	4b05      	ldr	r3, [pc, #20]	; (800c8a0 <KyushinJudge+0x938>)
 800c88c:	79da      	ldrb	r2, [r3, #7]
 800c88e:	4b04      	ldr	r3, [pc, #16]	; (800c8a0 <KyushinJudge+0x938>)
 800c890:	705a      	strb	r2, [r3, #1]
			  }
			  break;
 800c892:	e001      	b.n	800c898 <KyushinJudge+0x930>
 800c894:	e000      	b.n	800c898 <KyushinJudge+0x930>

		  default:
			  break;
 800c896:	bf00      	nop
		  //swtich end
	}

}
 800c898:	bf00      	nop
 800c89a:	370c      	adds	r7, #12
 800c89c:	46bd      	mov	sp, r7
 800c89e:	bd90      	pop	{r4, r7, pc}
 800c8a0:	20000000 	.word	0x20000000
 800c8a4:	20000600 	.word	0x20000600
 800c8a8:	20000488 	.word	0x20000488

0800c8ac <is_unknown>:
    	  default:
    		  break;
    	  }//swtich end
}
_Bool is_unknown(int x, int y)	// :true:false
{
 800c8ac:	b480      	push	{r7}
 800c8ae:	b083      	sub	sp, #12
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
 800c8b4:	6039      	str	r1, [r7, #0]
	//x,y

	if((Wall[x][y].north == UNKNOWN) || (Wall[x][y].east == UNKNOWN) || (Wall[x][y].south == UNKNOWN) || (Wall[x][y].west == UNKNOWN))
 800c8b6:	4920      	ldr	r1, [pc, #128]	; (800c938 <is_unknown+0x8c>)
 800c8b8:	687a      	ldr	r2, [r7, #4]
 800c8ba:	4613      	mov	r3, r2
 800c8bc:	00db      	lsls	r3, r3, #3
 800c8be:	4413      	add	r3, r2
 800c8c0:	683a      	ldr	r2, [r7, #0]
 800c8c2:	4413      	add	r3, r2
 800c8c4:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800c8c8:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c8cc:	b2db      	uxtb	r3, r3
 800c8ce:	2b02      	cmp	r3, #2
 800c8d0:	d029      	beq.n	800c926 <is_unknown+0x7a>
 800c8d2:	4919      	ldr	r1, [pc, #100]	; (800c938 <is_unknown+0x8c>)
 800c8d4:	687a      	ldr	r2, [r7, #4]
 800c8d6:	4613      	mov	r3, r2
 800c8d8:	00db      	lsls	r3, r3, #3
 800c8da:	4413      	add	r3, r2
 800c8dc:	683a      	ldr	r2, [r7, #0]
 800c8de:	4413      	add	r3, r2
 800c8e0:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800c8e4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800c8e8:	b2db      	uxtb	r3, r3
 800c8ea:	2b02      	cmp	r3, #2
 800c8ec:	d01b      	beq.n	800c926 <is_unknown+0x7a>
 800c8ee:	4912      	ldr	r1, [pc, #72]	; (800c938 <is_unknown+0x8c>)
 800c8f0:	687a      	ldr	r2, [r7, #4]
 800c8f2:	4613      	mov	r3, r2
 800c8f4:	00db      	lsls	r3, r3, #3
 800c8f6:	4413      	add	r3, r2
 800c8f8:	683a      	ldr	r2, [r7, #0]
 800c8fa:	4413      	add	r3, r2
 800c8fc:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800c900:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c904:	b2db      	uxtb	r3, r3
 800c906:	2b02      	cmp	r3, #2
 800c908:	d00d      	beq.n	800c926 <is_unknown+0x7a>
 800c90a:	490b      	ldr	r1, [pc, #44]	; (800c938 <is_unknown+0x8c>)
 800c90c:	687a      	ldr	r2, [r7, #4]
 800c90e:	4613      	mov	r3, r2
 800c910:	00db      	lsls	r3, r3, #3
 800c912:	4413      	add	r3, r2
 800c914:	683a      	ldr	r2, [r7, #0]
 800c916:	4413      	add	r3, r2
 800c918:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800c91c:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800c920:	b2db      	uxtb	r3, r3
 800c922:	2b02      	cmp	r3, #2
 800c924:	d101      	bne.n	800c92a <is_unknown+0x7e>
	{			//
		return true;	//
 800c926:	2301      	movs	r3, #1
 800c928:	e000      	b.n	800c92c <is_unknown+0x80>
	}
	else
	{
		return false;	//
 800c92a:	2300      	movs	r3, #0
	}
}
 800c92c:	4618      	mov	r0, r3
 800c92e:	370c      	adds	r7, #12
 800c930:	46bd      	mov	sp, r7
 800c932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c936:	4770      	bx	lr
 800c938:	20000600 	.word	0x20000600

0800c93c <get_priority>:
int get_priority(int x, int y, cardinal car)	//
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b086      	sub	sp, #24
 800c940:	af00      	add	r7, sp, #0
 800c942:	60f8      	str	r0, [r7, #12]
 800c944:	60b9      	str	r1, [r7, #8]
 800c946:	4613      	mov	r3, r2
 800c948:	71fb      	strb	r3, [r7, #7]
	//
	//(2)(1)(0)

	int priority;	//

	priority = 0;
 800c94a:	2300      	movs	r3, #0
 800c94c:	617b      	str	r3, [r7, #20]

	if(Pos.Car == car)				//
 800c94e:	4b15      	ldr	r3, [pc, #84]	; (800c9a4 <get_priority+0x68>)
 800c950:	78db      	ldrb	r3, [r3, #3]
 800c952:	79fa      	ldrb	r2, [r7, #7]
 800c954:	429a      	cmp	r2, r3
 800c956:	d102      	bne.n	800c95e <get_priority+0x22>
	{
		priority = 2;
 800c958:	2302      	movs	r3, #2
 800c95a:	617b      	str	r3, [r7, #20]
 800c95c:	e012      	b.n	800c984 <get_priority+0x48>
	}
	else if( ((4+Pos.Car-car)%4) == 2)		//
 800c95e:	4b11      	ldr	r3, [pc, #68]	; (800c9a4 <get_priority+0x68>)
 800c960:	78db      	ldrb	r3, [r3, #3]
 800c962:	1d1a      	adds	r2, r3, #4
 800c964:	79fb      	ldrb	r3, [r7, #7]
 800c966:	1ad3      	subs	r3, r2, r3
 800c968:	425a      	negs	r2, r3
 800c96a:	f003 0303 	and.w	r3, r3, #3
 800c96e:	f002 0203 	and.w	r2, r2, #3
 800c972:	bf58      	it	pl
 800c974:	4253      	negpl	r3, r2
 800c976:	2b02      	cmp	r3, #2
 800c978:	d102      	bne.n	800c980 <get_priority+0x44>
	{
		priority = 0;
 800c97a:	2300      	movs	r3, #0
 800c97c:	617b      	str	r3, [r7, #20]
 800c97e:	e001      	b.n	800c984 <get_priority+0x48>
	}
	else						//()
	{
		priority = 1;
 800c980:	2301      	movs	r3, #1
 800c982:	617b      	str	r3, [r7, #20]
	}


	if(is_unknown(x,y) == true)
 800c984:	68b9      	ldr	r1, [r7, #8]
 800c986:	68f8      	ldr	r0, [r7, #12]
 800c988:	f7ff ff90 	bl	800c8ac <is_unknown>
 800c98c:	4603      	mov	r3, r0
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d002      	beq.n	800c998 <get_priority+0x5c>
	{
		priority += 4;				//
 800c992:	697b      	ldr	r3, [r7, #20]
 800c994:	3304      	adds	r3, #4
 800c996:	617b      	str	r3, [r7, #20]
	}

	return priority;				//
 800c998:	697b      	ldr	r3, [r7, #20]

}
 800c99a:	4618      	mov	r0, r3
 800c99c:	3718      	adds	r7, #24
 800c99e:	46bd      	mov	sp, r7
 800c9a0:	bd80      	pop	{r7, pc}
 800c9a2:	bf00      	nop
 800c9a4:	20000000 	.word	0x20000000

0800c9a8 <get_nextdir>:
int get_nextdir(int x, int y, int mask)
{
 800c9a8:	b580      	push	{r7, lr}
 800c9aa:	b088      	sub	sp, #32
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	60f8      	str	r0, [r7, #12]
 800c9b0:	60b9      	str	r1, [r7, #8]
 800c9b2:	607a      	str	r2, [r7, #4]
	//x,y
	//maskdir
	int little,priority,tmp_priority;		//


	make_map(x,y,mask);				//Map
 800c9b4:	687a      	ldr	r2, [r7, #4]
 800c9b6:	68b9      	ldr	r1, [r7, #8]
 800c9b8:	68f8      	ldr	r0, [r7, #12]
 800c9ba:	f7ff f8cd 	bl	800bb58 <make_map>
	little = 255;					//255(mapunsigned char)
 800c9be:	23ff      	movs	r3, #255	; 0xff
 800c9c0:	61fb      	str	r3, [r7, #28]

	priority = 0;					//0
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	61bb      	str	r3, [r7, #24]

		//maskstatic_parameter.h
	if( (Wall[Pos.X][Pos.Y].north & mask) == NOWALL)			//
 800c9c6:	4b81      	ldr	r3, [pc, #516]	; (800cbcc <get_nextdir+0x224>)
 800c9c8:	781b      	ldrb	r3, [r3, #0]
 800c9ca:	4619      	mov	r1, r3
 800c9cc:	4b7f      	ldr	r3, [pc, #508]	; (800cbcc <get_nextdir+0x224>)
 800c9ce:	785b      	ldrb	r3, [r3, #1]
 800c9d0:	4618      	mov	r0, r3
 800c9d2:	4a7f      	ldr	r2, [pc, #508]	; (800cbd0 <get_nextdir+0x228>)
 800c9d4:	460b      	mov	r3, r1
 800c9d6:	00db      	lsls	r3, r3, #3
 800c9d8:	440b      	add	r3, r1
 800c9da:	4403      	add	r3, r0
 800c9dc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800c9e0:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800c9e4:	b2db      	uxtb	r3, r3
 800c9e6:	461a      	mov	r2, r3
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	4013      	ands	r3, r2
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d149      	bne.n	800ca84 <get_nextdir+0xdc>
	{
		tmp_priority = get_priority(Pos.X, Pos.Y + 1, north);	//
 800c9f0:	4b76      	ldr	r3, [pc, #472]	; (800cbcc <get_nextdir+0x224>)
 800c9f2:	781b      	ldrb	r3, [r3, #0]
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	4b75      	ldr	r3, [pc, #468]	; (800cbcc <get_nextdir+0x224>)
 800c9f8:	785b      	ldrb	r3, [r3, #1]
 800c9fa:	3301      	adds	r3, #1
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	4619      	mov	r1, r3
 800ca00:	f7ff ff9c 	bl	800c93c <get_priority>
 800ca04:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X][Pos.Y+1] < little)				//
 800ca06:	4b71      	ldr	r3, [pc, #452]	; (800cbcc <get_nextdir+0x224>)
 800ca08:	781b      	ldrb	r3, [r3, #0]
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	4b6f      	ldr	r3, [pc, #444]	; (800cbcc <get_nextdir+0x224>)
 800ca0e:	785b      	ldrb	r3, [r3, #1]
 800ca10:	1c5a      	adds	r2, r3, #1
 800ca12:	4970      	ldr	r1, [pc, #448]	; (800cbd4 <get_nextdir+0x22c>)
 800ca14:	4603      	mov	r3, r0
 800ca16:	00db      	lsls	r3, r3, #3
 800ca18:	4403      	add	r3, r0
 800ca1a:	4413      	add	r3, r2
 800ca1c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ca20:	461a      	mov	r2, r3
 800ca22:	69fb      	ldr	r3, [r7, #28]
 800ca24:	4293      	cmp	r3, r2
 800ca26:	dd13      	ble.n	800ca50 <get_nextdir+0xa8>
		{
			little = walk_map[Pos.X][Pos.Y+1];			//
 800ca28:	4b68      	ldr	r3, [pc, #416]	; (800cbcc <get_nextdir+0x224>)
 800ca2a:	781b      	ldrb	r3, [r3, #0]
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	4b67      	ldr	r3, [pc, #412]	; (800cbcc <get_nextdir+0x224>)
 800ca30:	785b      	ldrb	r3, [r3, #1]
 800ca32:	1c5a      	adds	r2, r3, #1
 800ca34:	4967      	ldr	r1, [pc, #412]	; (800cbd4 <get_nextdir+0x22c>)
 800ca36:	4603      	mov	r3, r0
 800ca38:	00db      	lsls	r3, r3, #3
 800ca3a:	4403      	add	r3, r0
 800ca3c:	4413      	add	r3, r2
 800ca3e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ca42:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = north;						//
 800ca44:	4b61      	ldr	r3, [pc, #388]	; (800cbcc <get_nextdir+0x224>)
 800ca46:	2200      	movs	r2, #0
 800ca48:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	61bb      	str	r3, [r7, #24]
 800ca4e:	e019      	b.n	800ca84 <get_nextdir+0xdc>
		}
		else if(walk_map[Pos.X][Pos.Y+1] == little)			//
 800ca50:	4b5e      	ldr	r3, [pc, #376]	; (800cbcc <get_nextdir+0x224>)
 800ca52:	781b      	ldrb	r3, [r3, #0]
 800ca54:	4618      	mov	r0, r3
 800ca56:	4b5d      	ldr	r3, [pc, #372]	; (800cbcc <get_nextdir+0x224>)
 800ca58:	785b      	ldrb	r3, [r3, #1]
 800ca5a:	1c5a      	adds	r2, r3, #1
 800ca5c:	495d      	ldr	r1, [pc, #372]	; (800cbd4 <get_nextdir+0x22c>)
 800ca5e:	4603      	mov	r3, r0
 800ca60:	00db      	lsls	r3, r3, #3
 800ca62:	4403      	add	r3, r0
 800ca64:	4413      	add	r3, r2
 800ca66:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	69fb      	ldr	r3, [r7, #28]
 800ca6e:	4293      	cmp	r3, r2
 800ca70:	d108      	bne.n	800ca84 <get_nextdir+0xdc>
		{
			if(priority < tmp_priority )				//
 800ca72:	69ba      	ldr	r2, [r7, #24]
 800ca74:	697b      	ldr	r3, [r7, #20]
 800ca76:	429a      	cmp	r2, r3
 800ca78:	da04      	bge.n	800ca84 <get_nextdir+0xdc>
			{
				Pos.NextCar = north;					//
 800ca7a:	4b54      	ldr	r3, [pc, #336]	; (800cbcc <get_nextdir+0x224>)
 800ca7c:	2200      	movs	r2, #0
 800ca7e:	725a      	strb	r2, [r3, #9]
				priority = tmp_priority;			//
 800ca80:	697b      	ldr	r3, [r7, #20]
 800ca82:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].east & mask) == NOWALL)			//
 800ca84:	4b51      	ldr	r3, [pc, #324]	; (800cbcc <get_nextdir+0x224>)
 800ca86:	781b      	ldrb	r3, [r3, #0]
 800ca88:	4619      	mov	r1, r3
 800ca8a:	4b50      	ldr	r3, [pc, #320]	; (800cbcc <get_nextdir+0x224>)
 800ca8c:	785b      	ldrb	r3, [r3, #1]
 800ca8e:	4618      	mov	r0, r3
 800ca90:	4a4f      	ldr	r2, [pc, #316]	; (800cbd0 <get_nextdir+0x228>)
 800ca92:	460b      	mov	r3, r1
 800ca94:	00db      	lsls	r3, r3, #3
 800ca96:	440b      	add	r3, r1
 800ca98:	4403      	add	r3, r0
 800ca9a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800ca9e:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800caa2:	b2db      	uxtb	r3, r3
 800caa4:	461a      	mov	r2, r3
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	4013      	ands	r3, r2
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d148      	bne.n	800cb40 <get_nextdir+0x198>
	{
		tmp_priority = get_priority(Pos.X + 1, Pos.Y, east);	//
 800caae:	4b47      	ldr	r3, [pc, #284]	; (800cbcc <get_nextdir+0x224>)
 800cab0:	781b      	ldrb	r3, [r3, #0]
 800cab2:	1c58      	adds	r0, r3, #1
 800cab4:	4b45      	ldr	r3, [pc, #276]	; (800cbcc <get_nextdir+0x224>)
 800cab6:	785b      	ldrb	r3, [r3, #1]
 800cab8:	2201      	movs	r2, #1
 800caba:	4619      	mov	r1, r3
 800cabc:	f7ff ff3e 	bl	800c93c <get_priority>
 800cac0:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X + 1][Pos.Y] < little)				//
 800cac2:	4b42      	ldr	r3, [pc, #264]	; (800cbcc <get_nextdir+0x224>)
 800cac4:	781b      	ldrb	r3, [r3, #0]
 800cac6:	1c5a      	adds	r2, r3, #1
 800cac8:	4b40      	ldr	r3, [pc, #256]	; (800cbcc <get_nextdir+0x224>)
 800caca:	785b      	ldrb	r3, [r3, #1]
 800cacc:	4618      	mov	r0, r3
 800cace:	4941      	ldr	r1, [pc, #260]	; (800cbd4 <get_nextdir+0x22c>)
 800cad0:	4613      	mov	r3, r2
 800cad2:	00db      	lsls	r3, r3, #3
 800cad4:	4413      	add	r3, r2
 800cad6:	4403      	add	r3, r0
 800cad8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cadc:	461a      	mov	r2, r3
 800cade:	69fb      	ldr	r3, [r7, #28]
 800cae0:	4293      	cmp	r3, r2
 800cae2:	dd13      	ble.n	800cb0c <get_nextdir+0x164>
		{
			little = walk_map[Pos.X+1][Pos.Y];			//
 800cae4:	4b39      	ldr	r3, [pc, #228]	; (800cbcc <get_nextdir+0x224>)
 800cae6:	781b      	ldrb	r3, [r3, #0]
 800cae8:	1c5a      	adds	r2, r3, #1
 800caea:	4b38      	ldr	r3, [pc, #224]	; (800cbcc <get_nextdir+0x224>)
 800caec:	785b      	ldrb	r3, [r3, #1]
 800caee:	4618      	mov	r0, r3
 800caf0:	4938      	ldr	r1, [pc, #224]	; (800cbd4 <get_nextdir+0x22c>)
 800caf2:	4613      	mov	r3, r2
 800caf4:	00db      	lsls	r3, r3, #3
 800caf6:	4413      	add	r3, r2
 800caf8:	4403      	add	r3, r0
 800cafa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cafe:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = east;						//
 800cb00:	4b32      	ldr	r3, [pc, #200]	; (800cbcc <get_nextdir+0x224>)
 800cb02:	2201      	movs	r2, #1
 800cb04:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800cb06:	697b      	ldr	r3, [r7, #20]
 800cb08:	61bb      	str	r3, [r7, #24]
 800cb0a:	e019      	b.n	800cb40 <get_nextdir+0x198>
		}
		else if(walk_map[Pos.X + 1][Pos.Y] == little)			//
 800cb0c:	4b2f      	ldr	r3, [pc, #188]	; (800cbcc <get_nextdir+0x224>)
 800cb0e:	781b      	ldrb	r3, [r3, #0]
 800cb10:	1c5a      	adds	r2, r3, #1
 800cb12:	4b2e      	ldr	r3, [pc, #184]	; (800cbcc <get_nextdir+0x224>)
 800cb14:	785b      	ldrb	r3, [r3, #1]
 800cb16:	4618      	mov	r0, r3
 800cb18:	492e      	ldr	r1, [pc, #184]	; (800cbd4 <get_nextdir+0x22c>)
 800cb1a:	4613      	mov	r3, r2
 800cb1c:	00db      	lsls	r3, r3, #3
 800cb1e:	4413      	add	r3, r2
 800cb20:	4403      	add	r3, r0
 800cb22:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cb26:	461a      	mov	r2, r3
 800cb28:	69fb      	ldr	r3, [r7, #28]
 800cb2a:	4293      	cmp	r3, r2
 800cb2c:	d108      	bne.n	800cb40 <get_nextdir+0x198>
		{
			if(priority < tmp_priority)				//
 800cb2e:	69ba      	ldr	r2, [r7, #24]
 800cb30:	697b      	ldr	r3, [r7, #20]
 800cb32:	429a      	cmp	r2, r3
 800cb34:	da04      	bge.n	800cb40 <get_nextdir+0x198>
			{
				Pos.NextCar = east;					//
 800cb36:	4b25      	ldr	r3, [pc, #148]	; (800cbcc <get_nextdir+0x224>)
 800cb38:	2201      	movs	r2, #1
 800cb3a:	725a      	strb	r2, [r3, #9]
				priority = tmp_priority;			//
 800cb3c:	697b      	ldr	r3, [r7, #20]
 800cb3e:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].south & mask) == NOWALL)			//
 800cb40:	4b22      	ldr	r3, [pc, #136]	; (800cbcc <get_nextdir+0x224>)
 800cb42:	781b      	ldrb	r3, [r3, #0]
 800cb44:	4619      	mov	r1, r3
 800cb46:	4b21      	ldr	r3, [pc, #132]	; (800cbcc <get_nextdir+0x224>)
 800cb48:	785b      	ldrb	r3, [r3, #1]
 800cb4a:	4618      	mov	r0, r3
 800cb4c:	4a20      	ldr	r2, [pc, #128]	; (800cbd0 <get_nextdir+0x228>)
 800cb4e:	460b      	mov	r3, r1
 800cb50:	00db      	lsls	r3, r3, #3
 800cb52:	440b      	add	r3, r1
 800cb54:	4403      	add	r3, r0
 800cb56:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cb5a:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800cb5e:	b2db      	uxtb	r3, r3
 800cb60:	461a      	mov	r2, r3
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	4013      	ands	r3, r2
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d150      	bne.n	800cc0c <get_nextdir+0x264>
	{
		tmp_priority = get_priority(Pos.X, Pos.Y - 1, south);	//
 800cb6a:	4b18      	ldr	r3, [pc, #96]	; (800cbcc <get_nextdir+0x224>)
 800cb6c:	781b      	ldrb	r3, [r3, #0]
 800cb6e:	4618      	mov	r0, r3
 800cb70:	4b16      	ldr	r3, [pc, #88]	; (800cbcc <get_nextdir+0x224>)
 800cb72:	785b      	ldrb	r3, [r3, #1]
 800cb74:	3b01      	subs	r3, #1
 800cb76:	2202      	movs	r2, #2
 800cb78:	4619      	mov	r1, r3
 800cb7a:	f7ff fedf 	bl	800c93c <get_priority>
 800cb7e:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X][Pos.Y - 1] < little)				//
 800cb80:	4b12      	ldr	r3, [pc, #72]	; (800cbcc <get_nextdir+0x224>)
 800cb82:	781b      	ldrb	r3, [r3, #0]
 800cb84:	4618      	mov	r0, r3
 800cb86:	4b11      	ldr	r3, [pc, #68]	; (800cbcc <get_nextdir+0x224>)
 800cb88:	785b      	ldrb	r3, [r3, #1]
 800cb8a:	1e5a      	subs	r2, r3, #1
 800cb8c:	4911      	ldr	r1, [pc, #68]	; (800cbd4 <get_nextdir+0x22c>)
 800cb8e:	4603      	mov	r3, r0
 800cb90:	00db      	lsls	r3, r3, #3
 800cb92:	4403      	add	r3, r0
 800cb94:	4413      	add	r3, r2
 800cb96:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cb9a:	461a      	mov	r2, r3
 800cb9c:	69fb      	ldr	r3, [r7, #28]
 800cb9e:	4293      	cmp	r3, r2
 800cba0:	dd1a      	ble.n	800cbd8 <get_nextdir+0x230>
		{
			little = walk_map[Pos.X][Pos.Y-1];			//
 800cba2:	4b0a      	ldr	r3, [pc, #40]	; (800cbcc <get_nextdir+0x224>)
 800cba4:	781b      	ldrb	r3, [r3, #0]
 800cba6:	4618      	mov	r0, r3
 800cba8:	4b08      	ldr	r3, [pc, #32]	; (800cbcc <get_nextdir+0x224>)
 800cbaa:	785b      	ldrb	r3, [r3, #1]
 800cbac:	1e5a      	subs	r2, r3, #1
 800cbae:	4909      	ldr	r1, [pc, #36]	; (800cbd4 <get_nextdir+0x22c>)
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	00db      	lsls	r3, r3, #3
 800cbb4:	4403      	add	r3, r0
 800cbb6:	4413      	add	r3, r2
 800cbb8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cbbc:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = south;						//
 800cbbe:	4b03      	ldr	r3, [pc, #12]	; (800cbcc <get_nextdir+0x224>)
 800cbc0:	2202      	movs	r2, #2
 800cbc2:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800cbc4:	697b      	ldr	r3, [r7, #20]
 800cbc6:	61bb      	str	r3, [r7, #24]
 800cbc8:	e020      	b.n	800cc0c <get_nextdir+0x264>
 800cbca:	bf00      	nop
 800cbcc:	20000000 	.word	0x20000000
 800cbd0:	20000600 	.word	0x20000600
 800cbd4:	20000488 	.word	0x20000488
		}
		else if(walk_map[Pos.X][Pos.Y - 1] == little)			//
 800cbd8:	4b42      	ldr	r3, [pc, #264]	; (800cce4 <get_nextdir+0x33c>)
 800cbda:	781b      	ldrb	r3, [r3, #0]
 800cbdc:	4618      	mov	r0, r3
 800cbde:	4b41      	ldr	r3, [pc, #260]	; (800cce4 <get_nextdir+0x33c>)
 800cbe0:	785b      	ldrb	r3, [r3, #1]
 800cbe2:	1e5a      	subs	r2, r3, #1
 800cbe4:	4940      	ldr	r1, [pc, #256]	; (800cce8 <get_nextdir+0x340>)
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	00db      	lsls	r3, r3, #3
 800cbea:	4403      	add	r3, r0
 800cbec:	4413      	add	r3, r2
 800cbee:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cbf2:	461a      	mov	r2, r3
 800cbf4:	69fb      	ldr	r3, [r7, #28]
 800cbf6:	4293      	cmp	r3, r2
 800cbf8:	d108      	bne.n	800cc0c <get_nextdir+0x264>
		{
			if(priority < tmp_priority)				//
 800cbfa:	69ba      	ldr	r2, [r7, #24]
 800cbfc:	697b      	ldr	r3, [r7, #20]
 800cbfe:	429a      	cmp	r2, r3
 800cc00:	da04      	bge.n	800cc0c <get_nextdir+0x264>
			{
				Pos.NextCar = south;					//
 800cc02:	4b38      	ldr	r3, [pc, #224]	; (800cce4 <get_nextdir+0x33c>)
 800cc04:	2202      	movs	r2, #2
 800cc06:	725a      	strb	r2, [r3, #9]
				priority = tmp_priority;			//
 800cc08:	697b      	ldr	r3, [r7, #20]
 800cc0a:	61bb      	str	r3, [r7, #24]
			}
		}
	}

	if( (Wall[Pos.X][Pos.Y].west & mask) == NOWALL)			//
 800cc0c:	4b35      	ldr	r3, [pc, #212]	; (800cce4 <get_nextdir+0x33c>)
 800cc0e:	781b      	ldrb	r3, [r3, #0]
 800cc10:	4619      	mov	r1, r3
 800cc12:	4b34      	ldr	r3, [pc, #208]	; (800cce4 <get_nextdir+0x33c>)
 800cc14:	785b      	ldrb	r3, [r3, #1]
 800cc16:	4618      	mov	r0, r3
 800cc18:	4a34      	ldr	r2, [pc, #208]	; (800ccec <get_nextdir+0x344>)
 800cc1a:	460b      	mov	r3, r1
 800cc1c:	00db      	lsls	r3, r3, #3
 800cc1e:	440b      	add	r3, r1
 800cc20:	4403      	add	r3, r0
 800cc22:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800cc26:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800cc2a:	b2db      	uxtb	r3, r3
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	4013      	ands	r3, r2
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d144      	bne.n	800ccc0 <get_nextdir+0x318>
	{
		tmp_priority = get_priority(Pos.X - 1, Pos.Y, west);	//
 800cc36:	4b2b      	ldr	r3, [pc, #172]	; (800cce4 <get_nextdir+0x33c>)
 800cc38:	781b      	ldrb	r3, [r3, #0]
 800cc3a:	1e58      	subs	r0, r3, #1
 800cc3c:	4b29      	ldr	r3, [pc, #164]	; (800cce4 <get_nextdir+0x33c>)
 800cc3e:	785b      	ldrb	r3, [r3, #1]
 800cc40:	2203      	movs	r2, #3
 800cc42:	4619      	mov	r1, r3
 800cc44:	f7ff fe7a 	bl	800c93c <get_priority>
 800cc48:	6178      	str	r0, [r7, #20]
		if(walk_map[Pos.X-1][Pos.Y] < little)				//
 800cc4a:	4b26      	ldr	r3, [pc, #152]	; (800cce4 <get_nextdir+0x33c>)
 800cc4c:	781b      	ldrb	r3, [r3, #0]
 800cc4e:	1e5a      	subs	r2, r3, #1
 800cc50:	4b24      	ldr	r3, [pc, #144]	; (800cce4 <get_nextdir+0x33c>)
 800cc52:	785b      	ldrb	r3, [r3, #1]
 800cc54:	4618      	mov	r0, r3
 800cc56:	4924      	ldr	r1, [pc, #144]	; (800cce8 <get_nextdir+0x340>)
 800cc58:	4613      	mov	r3, r2
 800cc5a:	00db      	lsls	r3, r3, #3
 800cc5c:	4413      	add	r3, r2
 800cc5e:	4403      	add	r3, r0
 800cc60:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cc64:	461a      	mov	r2, r3
 800cc66:	69fb      	ldr	r3, [r7, #28]
 800cc68:	4293      	cmp	r3, r2
 800cc6a:	dd13      	ble.n	800cc94 <get_nextdir+0x2ec>
		{
			little = walk_map[Pos.X-1][Pos.Y];			//
 800cc6c:	4b1d      	ldr	r3, [pc, #116]	; (800cce4 <get_nextdir+0x33c>)
 800cc6e:	781b      	ldrb	r3, [r3, #0]
 800cc70:	1e5a      	subs	r2, r3, #1
 800cc72:	4b1c      	ldr	r3, [pc, #112]	; (800cce4 <get_nextdir+0x33c>)
 800cc74:	785b      	ldrb	r3, [r3, #1]
 800cc76:	4618      	mov	r0, r3
 800cc78:	491b      	ldr	r1, [pc, #108]	; (800cce8 <get_nextdir+0x340>)
 800cc7a:	4613      	mov	r3, r2
 800cc7c:	00db      	lsls	r3, r3, #3
 800cc7e:	4413      	add	r3, r2
 800cc80:	4403      	add	r3, r0
 800cc82:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800cc86:	61fb      	str	r3, [r7, #28]
			Pos.NextCar = west;						//
 800cc88:	4b16      	ldr	r3, [pc, #88]	; (800cce4 <get_nextdir+0x33c>)
 800cc8a:	2203      	movs	r2, #3
 800cc8c:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800cc8e:	697b      	ldr	r3, [r7, #20]
 800cc90:	61bb      	str	r3, [r7, #24]
 800cc92:	e015      	b.n	800ccc0 <get_nextdir+0x318>
		}
		else if(walk_map[Pos.X - 1][Pos.Y] == little)			//
 800cc94:	4b13      	ldr	r3, [pc, #76]	; (800cce4 <get_nextdir+0x33c>)
 800cc96:	781b      	ldrb	r3, [r3, #0]
 800cc98:	1e5a      	subs	r2, r3, #1
 800cc9a:	4b12      	ldr	r3, [pc, #72]	; (800cce4 <get_nextdir+0x33c>)
 800cc9c:	785b      	ldrb	r3, [r3, #1]
 800cc9e:	4618      	mov	r0, r3
 800cca0:	4911      	ldr	r1, [pc, #68]	; (800cce8 <get_nextdir+0x340>)
 800cca2:	4613      	mov	r3, r2
 800cca4:	00db      	lsls	r3, r3, #3
 800cca6:	4413      	add	r3, r2
 800cca8:	4403      	add	r3, r0
 800ccaa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ccae:	461a      	mov	r2, r3
 800ccb0:	69fb      	ldr	r3, [r7, #28]
 800ccb2:	4293      	cmp	r3, r2
 800ccb4:	d104      	bne.n	800ccc0 <get_nextdir+0x318>
		{
			Pos.NextCar = west;						//
 800ccb6:	4b0b      	ldr	r3, [pc, #44]	; (800cce4 <get_nextdir+0x33c>)
 800ccb8:	2203      	movs	r2, #3
 800ccba:	725a      	strb	r2, [r3, #9]
			priority = tmp_priority;				//
 800ccbc:	697b      	ldr	r3, [r7, #20]
 800ccbe:	61bb      	str	r3, [r7, #24]
		}
	}


	return ( (int)( ( 4 + Pos.NextCar - Pos.Car) % 4 ) );			//
 800ccc0:	4b08      	ldr	r3, [pc, #32]	; (800cce4 <get_nextdir+0x33c>)
 800ccc2:	7a5b      	ldrb	r3, [r3, #9]
 800ccc4:	3304      	adds	r3, #4
 800ccc6:	4a07      	ldr	r2, [pc, #28]	; (800cce4 <get_nextdir+0x33c>)
 800ccc8:	78d2      	ldrb	r2, [r2, #3]
 800ccca:	1a9b      	subs	r3, r3, r2
 800cccc:	425a      	negs	r2, r3
 800ccce:	f003 0303 	and.w	r3, r3, #3
 800ccd2:	f002 0203 	and.w	r2, r2, #3
 800ccd6:	bf58      	it	pl
 800ccd8:	4253      	negpl	r3, r2
										//mytyedef.henum

}
 800ccda:	4618      	mov	r0, r3
 800ccdc:	3720      	adds	r7, #32
 800ccde:	46bd      	mov	sp, r7
 800cce0:	bd80      	pop	{r7, pc}
 800cce2:	bf00      	nop
 800cce4:	20000000 	.word	0x20000000
 800cce8:	20000488 	.word	0x20000488
 800ccec:	20000600 	.word	0x20000600

0800ccf0 <fast_run>:
void fast_run(int x, int y, char turn_mode)
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b084      	sub	sp, #16
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	60f8      	str	r0, [r7, #12]
 800ccf8:	60b9      	str	r1, [r7, #8]
 800ccfa:	4613      	mov	r3, r2
 800ccfc:	71fb      	strb	r3, [r7, #7]
//		case west:
//			Pos.X--;	//X
//			break;
//
//	}
	SearchOrFast = 1;
 800ccfe:	4b48      	ldr	r3, [pc, #288]	; (800ce20 <fast_run+0x130>)
 800cd00:	2201      	movs	r2, #1
 800cd02:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800cd04:	4b47      	ldr	r3, [pc, #284]	; (800ce24 <fast_run+0x134>)
 800cd06:	2200      	movs	r2, #0
 800cd08:	709a      	strb	r2, [r3, #2]
	Pos.Car = north;
 800cd0a:	4b46      	ldr	r3, [pc, #280]	; (800ce24 <fast_run+0x134>)
 800cd0c:	2200      	movs	r2, #0
 800cd0e:	70da      	strb	r2, [r3, #3]
	Pos.NextX = Pos.X;
 800cd10:	4b44      	ldr	r3, [pc, #272]	; (800ce24 <fast_run+0x134>)
 800cd12:	781a      	ldrb	r2, [r3, #0]
 800cd14:	4b43      	ldr	r3, [pc, #268]	; (800ce24 <fast_run+0x134>)
 800cd16:	719a      	strb	r2, [r3, #6]
	Pos.NextY = Pos.Y + 1;
 800cd18:	4b42      	ldr	r3, [pc, #264]	; (800ce24 <fast_run+0x134>)
 800cd1a:	785b      	ldrb	r3, [r3, #1]
 800cd1c:	3301      	adds	r3, #1
 800cd1e:	b2da      	uxtb	r2, r3
 800cd20:	4b40      	ldr	r3, [pc, #256]	; (800ce24 <fast_run+0x134>)
 800cd22:	71da      	strb	r2, [r3, #7]
	Pos.NextCar = north;
 800cd24:	4b3f      	ldr	r3, [pc, #252]	; (800ce24 <fast_run+0x134>)
 800cd26:	2200      	movs	r2, #0
 800cd28:	725a      	strb	r2, [r3, #9]
	Accel(61.75, ExploreVelocity);
 800cd2a:	4b3f      	ldr	r3, [pc, #252]	; (800ce28 <fast_run+0x138>)
 800cd2c:	edd3 7a00 	vldr	s15, [r3]
 800cd30:	eef0 0a67 	vmov.f32	s1, s15
 800cd34:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 800ce2c <fast_run+0x13c>
 800cd38:	f7fd f952 	bl	8009fe0 <Accel>
 	Pos.X = Pos.NextX;
 800cd3c:	4b39      	ldr	r3, [pc, #228]	; (800ce24 <fast_run+0x134>)
 800cd3e:	799a      	ldrb	r2, [r3, #6]
 800cd40:	4b38      	ldr	r3, [pc, #224]	; (800ce24 <fast_run+0x134>)
 800cd42:	701a      	strb	r2, [r3, #0]
    Pos.Y = Pos.NextY;
 800cd44:	4b37      	ldr	r3, [pc, #220]	; (800ce24 <fast_run+0x134>)
 800cd46:	79da      	ldrb	r2, [r3, #7]
 800cd48:	4b36      	ldr	r3, [pc, #216]	; (800ce24 <fast_run+0x134>)
 800cd4a:	705a      	strb	r2, [r3, #1]
	Pos.Car = Pos.NextCar;	//
 800cd4c:	4b35      	ldr	r3, [pc, #212]	; (800ce24 <fast_run+0x134>)
 800cd4e:	7a5a      	ldrb	r2, [r3, #9]
 800cd50:	4b34      	ldr	r3, [pc, #208]	; (800ce24 <fast_run+0x134>)
 800cd52:	70da      	strb	r2, [r3, #3]

	while((Pos.X != x) || (Pos.Y != y)){			//
 800cd54:	e054      	b.n	800ce00 <fast_run+0x110>
		Pos.Dir = get_nextdir(x,y,0x03);//
 800cd56:	2203      	movs	r2, #3
 800cd58:	68b9      	ldr	r1, [r7, #8]
 800cd5a:	68f8      	ldr	r0, [r7, #12]
 800cd5c:	f7ff fe24 	bl	800c9a8 <get_nextdir>
 800cd60:	4603      	mov	r3, r0
 800cd62:	b2da      	uxtb	r2, r3
 800cd64:	4b2f      	ldr	r3, [pc, #188]	; (800ce24 <fast_run+0x134>)
 800cd66:	709a      	strb	r2, [r3, #2]
		//
		switch(Pos.NextCar)//
 800cd68:	4b2e      	ldr	r3, [pc, #184]	; (800ce24 <fast_run+0x134>)
 800cd6a:	7a5b      	ldrb	r3, [r3, #9]
 800cd6c:	2b03      	cmp	r3, #3
 800cd6e:	d837      	bhi.n	800cde0 <fast_run+0xf0>
 800cd70:	a201      	add	r2, pc, #4	; (adr r2, 800cd78 <fast_run+0x88>)
 800cd72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd76:	bf00      	nop
 800cd78:	0800cd89 	.word	0x0800cd89
 800cd7c:	0800cd9f 	.word	0x0800cd9f
 800cd80:	0800cdb5 	.word	0x0800cdb5
 800cd84:	0800cdcb 	.word	0x0800cdcb
		{
			case north:
				Pos.NextX = Pos.X;
 800cd88:	4b26      	ldr	r3, [pc, #152]	; (800ce24 <fast_run+0x134>)
 800cd8a:	781a      	ldrb	r2, [r3, #0]
 800cd8c:	4b25      	ldr	r3, [pc, #148]	; (800ce24 <fast_run+0x134>)
 800cd8e:	719a      	strb	r2, [r3, #6]
				Pos.NextY = Pos.Y + 1;	//Y
 800cd90:	4b24      	ldr	r3, [pc, #144]	; (800ce24 <fast_run+0x134>)
 800cd92:	785b      	ldrb	r3, [r3, #1]
 800cd94:	3301      	adds	r3, #1
 800cd96:	b2da      	uxtb	r2, r3
 800cd98:	4b22      	ldr	r3, [pc, #136]	; (800ce24 <fast_run+0x134>)
 800cd9a:	71da      	strb	r2, [r3, #7]
				break;
 800cd9c:	e020      	b.n	800cde0 <fast_run+0xf0>

			case east:
				Pos.NextX = Pos.X + 1;	//X
 800cd9e:	4b21      	ldr	r3, [pc, #132]	; (800ce24 <fast_run+0x134>)
 800cda0:	781b      	ldrb	r3, [r3, #0]
 800cda2:	3301      	adds	r3, #1
 800cda4:	b2da      	uxtb	r2, r3
 800cda6:	4b1f      	ldr	r3, [pc, #124]	; (800ce24 <fast_run+0x134>)
 800cda8:	719a      	strb	r2, [r3, #6]
				Pos.NextY = Pos.Y;
 800cdaa:	4b1e      	ldr	r3, [pc, #120]	; (800ce24 <fast_run+0x134>)
 800cdac:	785a      	ldrb	r2, [r3, #1]
 800cdae:	4b1d      	ldr	r3, [pc, #116]	; (800ce24 <fast_run+0x134>)
 800cdb0:	71da      	strb	r2, [r3, #7]
				break;
 800cdb2:	e015      	b.n	800cde0 <fast_run+0xf0>

			case south:
				Pos.NextX = Pos.X;
 800cdb4:	4b1b      	ldr	r3, [pc, #108]	; (800ce24 <fast_run+0x134>)
 800cdb6:	781a      	ldrb	r2, [r3, #0]
 800cdb8:	4b1a      	ldr	r3, [pc, #104]	; (800ce24 <fast_run+0x134>)
 800cdba:	719a      	strb	r2, [r3, #6]
				Pos.NextY = Pos.Y - 1;	//Y
 800cdbc:	4b19      	ldr	r3, [pc, #100]	; (800ce24 <fast_run+0x134>)
 800cdbe:	785b      	ldrb	r3, [r3, #1]
 800cdc0:	3b01      	subs	r3, #1
 800cdc2:	b2da      	uxtb	r2, r3
 800cdc4:	4b17      	ldr	r3, [pc, #92]	; (800ce24 <fast_run+0x134>)
 800cdc6:	71da      	strb	r2, [r3, #7]
				break;
 800cdc8:	e00a      	b.n	800cde0 <fast_run+0xf0>

			case west:
				Pos.NextX = Pos.X - 1;	//X
 800cdca:	4b16      	ldr	r3, [pc, #88]	; (800ce24 <fast_run+0x134>)
 800cdcc:	781b      	ldrb	r3, [r3, #0]
 800cdce:	3b01      	subs	r3, #1
 800cdd0:	b2da      	uxtb	r2, r3
 800cdd2:	4b14      	ldr	r3, [pc, #80]	; (800ce24 <fast_run+0x134>)
 800cdd4:	719a      	strb	r2, [r3, #6]
				Pos.NextY = Pos.Y;
 800cdd6:	4b13      	ldr	r3, [pc, #76]	; (800ce24 <fast_run+0x134>)
 800cdd8:	785a      	ldrb	r2, [r3, #1]
 800cdda:	4b12      	ldr	r3, [pc, #72]	; (800ce24 <fast_run+0x134>)
 800cddc:	71da      	strb	r2, [r3, #7]
				break;
 800cdde:	bf00      	nop

		}
		SelectAction(turn_mode);
 800cde0:	79fb      	ldrb	r3, [r7, #7]
 800cde2:	4618      	mov	r0, r3
 800cde4:	f7fd fd1e 	bl	800a824 <SelectAction>
	 	Pos.X = Pos.NextX;
 800cde8:	4b0e      	ldr	r3, [pc, #56]	; (800ce24 <fast_run+0x134>)
 800cdea:	799a      	ldrb	r2, [r3, #6]
 800cdec:	4b0d      	ldr	r3, [pc, #52]	; (800ce24 <fast_run+0x134>)
 800cdee:	701a      	strb	r2, [r3, #0]
	    Pos.Y = Pos.NextY;
 800cdf0:	4b0c      	ldr	r3, [pc, #48]	; (800ce24 <fast_run+0x134>)
 800cdf2:	79da      	ldrb	r2, [r3, #7]
 800cdf4:	4b0b      	ldr	r3, [pc, #44]	; (800ce24 <fast_run+0x134>)
 800cdf6:	705a      	strb	r2, [r3, #1]
		Pos.Car = Pos.NextCar;	//
 800cdf8:	4b0a      	ldr	r3, [pc, #40]	; (800ce24 <fast_run+0x134>)
 800cdfa:	7a5a      	ldrb	r2, [r3, #9]
 800cdfc:	4b09      	ldr	r3, [pc, #36]	; (800ce24 <fast_run+0x134>)
 800cdfe:	70da      	strb	r2, [r3, #3]
	while((Pos.X != x) || (Pos.Y != y)){			//
 800ce00:	4b08      	ldr	r3, [pc, #32]	; (800ce24 <fast_run+0x134>)
 800ce02:	781b      	ldrb	r3, [r3, #0]
 800ce04:	461a      	mov	r2, r3
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	4293      	cmp	r3, r2
 800ce0a:	d1a4      	bne.n	800cd56 <fast_run+0x66>
 800ce0c:	4b05      	ldr	r3, [pc, #20]	; (800ce24 <fast_run+0x134>)
 800ce0e:	785b      	ldrb	r3, [r3, #1]
 800ce10:	461a      	mov	r2, r3
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	4293      	cmp	r3, r2
 800ce16:	d19e      	bne.n	800cd56 <fast_run+0x66>
//		Pos.Car = Pos.NextCar;	//
//
//
	}
//	straight(SECTION*straight_count,FAST_ACCEL,FAST_SPEED,0.0);
}
 800ce18:	bf00      	nop
 800ce1a:	3710      	adds	r7, #16
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}
 800ce20:	200003fc 	.word	0x200003fc
 800ce24:	20000000 	.word	0x20000000
 800ce28:	2000052c 	.word	0x2000052c
 800ce2c:	42770000 	.word	0x42770000

0800ce30 <InitExplore>:
#include "Flash.h"
#include "Interrupt.h"
#include "Debug.h"

void InitExplore()
{
 800ce30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ce34:	b086      	sub	sp, #24
 800ce36:	af04      	add	r7, sp, #16
	PIDReset(A_VELO_PID);

	HAL_Delay(500);
#else
	//
	Motor_PWM_Start();
 800ce38:	f002 fe22 	bl	800fa80 <Motor_PWM_Start>
	EncoderStart(); //
 800ce3c:	f002 fd26 	bl	800f88c <EncoderStart>
	EmitterON();
 800ce40:	f002 fd44 	bl	800f8cc <EmitterON>
	ADCStart();
 800ce44:	f002 fa44 	bl	800f2d0 <ADCStart>
//		HAL_Delay(500);
//		htim2.Init.Prescaler -= 2;
//
//	}
	uint8_t imu_check;
	imu_check =IMU_init();
 800ce48:	f002 fc74 	bl	800f734 <IMU_init>
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	71fb      	strb	r3, [r7, #7]

	printf("imu_check 1OK: %d\r\n",imu_check);
 800ce50:	79fb      	ldrb	r3, [r7, #7]
 800ce52:	4619      	mov	r1, r3
 800ce54:	483a      	ldr	r0, [pc, #232]	; (800cf40 <InitExplore+0x110>)
 800ce56:	f008 fd9b 	bl	8015990 <iprintf>
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800ce5a:	2100      	movs	r1, #0
 800ce5c:	2004      	movs	r0, #4
 800ce5e:	f000 fd65 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800ce62:	2100      	movs	r1, #0
 800ce64:	2005      	movs	r0, #5
 800ce66:	f000 fd61 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800ce6a:	2100      	movs	r1, #0
 800ce6c:	2002      	movs	r0, #2
 800ce6e:	f000 fd5d 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800ce72:	2100      	movs	r1, #0
 800ce74:	2003      	movs	r0, #3
 800ce76:	f000 fd59 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800ce7a:	2100      	movs	r1, #0
 800ce7c:	2001      	movs	r0, #1
 800ce7e:	f000 fd55 	bl	800d92c <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800ce82:	2100      	movs	r1, #0
 800ce84:	2000      	movs	r0, #0
 800ce86:	f000 fd51 	bl	800d92c <PIDChangeFlag>


	Load_Gain();
 800ce8a:	f7fd fe8f 	bl	800abac <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800ce8e:	f247 512f 	movw	r1, #29999	; 0x752f
 800ce92:	482c      	ldr	r0, [pc, #176]	; (800cf44 <InitExplore+0x114>)
 800ce94:	f7fd fd04 	bl	800a8a0 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800ce98:	f247 512f 	movw	r1, #29999	; 0x752f
 800ce9c:	482a      	ldr	r0, [pc, #168]	; (800cf48 <InitExplore+0x118>)
 800ce9e:	f7fd fcff 	bl	800a8a0 <InitPulse>
//	  }

  }
#endif
	//
	HAL_TIM_Base_Start_IT(&htim1);
 800cea2:	482a      	ldr	r0, [pc, #168]	; (800cf4c <InitExplore+0x11c>)
 800cea4:	f005 fded 	bl	8012a82 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800cea8:	4829      	ldr	r0, [pc, #164]	; (800cf50 <InitExplore+0x120>)
 800ceaa:	f005 fdea 	bl	8012a82 <HAL_TIM_Base_Start_IT>
	//

#if 1
	while(1)
	{
		printf("%f, %f g, %f mm/s\r\n",YAccel,YAccel/2048.0f, ImuAccel);
 800ceae:	4b29      	ldr	r3, [pc, #164]	; (800cf54 <InitExplore+0x124>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	f7fb fa80 	bl	80083b8 <__aeabi_f2d>
 800ceb8:	4680      	mov	r8, r0
 800ceba:	4689      	mov	r9, r1
 800cebc:	4b25      	ldr	r3, [pc, #148]	; (800cf54 <InitExplore+0x124>)
 800cebe:	edd3 7a00 	vldr	s15, [r3]
 800cec2:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800cf58 <InitExplore+0x128>
 800cec6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800ceca:	ee16 0a90 	vmov	r0, s13
 800cece:	f7fb fa73 	bl	80083b8 <__aeabi_f2d>
 800ced2:	4604      	mov	r4, r0
 800ced4:	460d      	mov	r5, r1
 800ced6:	4b21      	ldr	r3, [pc, #132]	; (800cf5c <InitExplore+0x12c>)
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	4618      	mov	r0, r3
 800cedc:	f7fb fa6c 	bl	80083b8 <__aeabi_f2d>
 800cee0:	4602      	mov	r2, r0
 800cee2:	460b      	mov	r3, r1
 800cee4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cee8:	e9cd 4500 	strd	r4, r5, [sp]
 800ceec:	4642      	mov	r2, r8
 800ceee:	464b      	mov	r3, r9
 800cef0:	481b      	ldr	r0, [pc, #108]	; (800cf60 <InitExplore+0x130>)
 800cef2:	f008 fd4d 	bl	8015990 <iprintf>
		printf("%f, %f ang/s, %f rad/s\r\n",ZGyro,ZGyro/16.4f, AngularV);
 800cef6:	4b1b      	ldr	r3, [pc, #108]	; (800cf64 <InitExplore+0x134>)
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	4618      	mov	r0, r3
 800cefc:	f7fb fa5c 	bl	80083b8 <__aeabi_f2d>
 800cf00:	4680      	mov	r8, r0
 800cf02:	4689      	mov	r9, r1
 800cf04:	4b17      	ldr	r3, [pc, #92]	; (800cf64 <InitExplore+0x134>)
 800cf06:	edd3 7a00 	vldr	s15, [r3]
 800cf0a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800cf68 <InitExplore+0x138>
 800cf0e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800cf12:	ee16 0a90 	vmov	r0, s13
 800cf16:	f7fb fa4f 	bl	80083b8 <__aeabi_f2d>
 800cf1a:	4604      	mov	r4, r0
 800cf1c:	460d      	mov	r5, r1
 800cf1e:	4b13      	ldr	r3, [pc, #76]	; (800cf6c <InitExplore+0x13c>)
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	4618      	mov	r0, r3
 800cf24:	f7fb fa48 	bl	80083b8 <__aeabi_f2d>
 800cf28:	4602      	mov	r2, r0
 800cf2a:	460b      	mov	r3, r1
 800cf2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cf30:	e9cd 4500 	strd	r4, r5, [sp]
 800cf34:	4642      	mov	r2, r8
 800cf36:	464b      	mov	r3, r9
 800cf38:	480d      	ldr	r0, [pc, #52]	; (800cf70 <InitExplore+0x140>)
 800cf3a:	f008 fd29 	bl	8015990 <iprintf>
		printf("%f, %f g, %f mm/s\r\n",YAccel,YAccel/2048.0f, ImuAccel);
 800cf3e:	e7b6      	b.n	800ceae <InitExplore+0x7e>
 800cf40:	08019f00 	.word	0x08019f00
 800cf44:	40000424 	.word	0x40000424
 800cf48:	40000824 	.word	0x40000824
 800cf4c:	2000092c 	.word	0x2000092c
 800cf50:	200006a4 	.word	0x200006a4
 800cf54:	200003f0 	.word	0x200003f0
 800cf58:	45000000 	.word	0x45000000
 800cf5c:	20000264 	.word	0x20000264
 800cf60:	08019f1c 	.word	0x08019f1c
 800cf64:	200003ec 	.word	0x200003ec
 800cf68:	41833333 	.word	0x41833333
 800cf6c:	2000025c 	.word	0x2000025c
 800cf70:	08019f40 	.word	0x08019f40

0800cf74 <InitFastest>:

#endif
}

void InitFastest()
{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	b082      	sub	sp, #8
 800cf78:	af00      	add	r7, sp, #0
	Motor_PWM_Start();
 800cf7a:	f002 fd81 	bl	800fa80 <Motor_PWM_Start>
	EncoderStart(); //
 800cf7e:	f002 fc85 	bl	800f88c <EncoderStart>
	EmitterON();
 800cf82:	f002 fca3 	bl	800f8cc <EmitterON>
	ADCStart();
 800cf86:	f002 f9a3 	bl	800f2d0 <ADCStart>
	uint8_t imu_check;
	imu_check =IMU_init();
 800cf8a:	f002 fbd3 	bl	800f734 <IMU_init>
 800cf8e:	4603      	mov	r3, r0
 800cf90:	71fb      	strb	r3, [r7, #7]

	printf("imu_check 1OK: %d\r\n",imu_check);
 800cf92:	79fb      	ldrb	r3, [r7, #7]
 800cf94:	4619      	mov	r1, r3
 800cf96:	4838      	ldr	r0, [pc, #224]	; (800d078 <InitFastest+0x104>)
 800cf98:	f008 fcfa 	bl	8015990 <iprintf>
	//IMU_DMA_Start();
	//CS_RESET;

	//PID
	//PIDInit();
	PIDChangeFlag(L_VELO_PID, 0);
 800cf9c:	2100      	movs	r1, #0
 800cf9e:	2004      	movs	r0, #4
 800cfa0:	f000 fcc4 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 0);
 800cfa4:	2100      	movs	r1, #0
 800cfa6:	2005      	movs	r0, #5
 800cfa8:	f000 fcc0 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800cfac:	2100      	movs	r1, #0
 800cfae:	2002      	movs	r0, #2
 800cfb0:	f000 fcbc 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800cfb4:	2100      	movs	r1, #0
 800cfb6:	2003      	movs	r0, #3
 800cfb8:	f000 fcb8 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800cfbc:	2100      	movs	r1, #0
 800cfbe:	2001      	movs	r0, #1
 800cfc0:	f000 fcb4 	bl	800d92c <PIDChangeFlag>
	//PIDChangeFlag(B_VELO, 0);
	PIDChangeFlag(A_VELO_PID, 0);
 800cfc4:	2100      	movs	r1, #0
 800cfc6:	2000      	movs	r0, #0
 800cfc8:	f000 fcb0 	bl	800d92c <PIDChangeFlag>


	Load_Gain();
 800cfcc:	f7fd fdee 	bl	800abac <Load_Gain>
	InitPulse( (int*)(&(TIM3->CNT)),  INITIAL_PULSE);
 800cfd0:	f247 512f 	movw	r1, #29999	; 0x752f
 800cfd4:	4829      	ldr	r0, [pc, #164]	; (800d07c <InitFastest+0x108>)
 800cfd6:	f7fd fc63 	bl	800a8a0 <InitPulse>
	InitPulse( (int*)(&(TIM4->CNT)),  INITIAL_PULSE);
 800cfda:	f247 512f 	movw	r1, #29999	; 0x752f
 800cfde:	4828      	ldr	r0, [pc, #160]	; (800d080 <InitFastest+0x10c>)
 800cfe0:	f7fd fc5e 	bl	800a8a0 <InitPulse>
//	  }

  }
#endif
	//
	HAL_TIM_Base_Start_IT(&htim1);
 800cfe4:	4827      	ldr	r0, [pc, #156]	; (800d084 <InitFastest+0x110>)
 800cfe6:	f005 fd4c 	bl	8012a82 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim8);
 800cfea:	4827      	ldr	r0, [pc, #156]	; (800d088 <InitFastest+0x114>)
 800cfec:	f005 fd49 	bl	8012a82 <HAL_TIM_Base_Start_IT>
	//
	//

	TargetVelocity[BODY] = 0;
 800cff0:	4b26      	ldr	r3, [pc, #152]	; (800d08c <InitFastest+0x118>)
 800cff2:	f04f 0200 	mov.w	r2, #0
 800cff6:	609a      	str	r2, [r3, #8]
	TargetAngularV = 0;
 800cff8:	4b25      	ldr	r3, [pc, #148]	; (800d090 <InitFastest+0x11c>)
 800cffa:	f04f 0200 	mov.w	r2, #0
 800cffe:	601a      	str	r2, [r3, #0]
	Acceleration = 0;
 800d000:	4b24      	ldr	r3, [pc, #144]	; (800d094 <InitFastest+0x120>)
 800d002:	f04f 0200 	mov.w	r2, #0
 800d006:	601a      	str	r2, [r3, #0]
	AngularAcceleration = 0;
 800d008:	4b23      	ldr	r3, [pc, #140]	; (800d098 <InitFastest+0x124>)
 800d00a:	f04f 0200 	mov.w	r2, #0
 800d00e:	601a      	str	r2, [r3, #0]
	TotalPulse[LEFT] = 0;
 800d010:	4b22      	ldr	r3, [pc, #136]	; (800d09c <InitFastest+0x128>)
 800d012:	2200      	movs	r2, #0
 800d014:	601a      	str	r2, [r3, #0]
	TotalPulse[RIGHT] = 0;
 800d016:	4b21      	ldr	r3, [pc, #132]	; (800d09c <InitFastest+0x128>)
 800d018:	2200      	movs	r2, #0
 800d01a:	605a      	str	r2, [r3, #4]
	TotalPulse[BODY] = 0;
 800d01c:	4b1f      	ldr	r3, [pc, #124]	; (800d09c <InitFastest+0x128>)
 800d01e:	2200      	movs	r2, #0
 800d020:	609a      	str	r2, [r3, #8]

	//
	IMU_Calib();	//HAL_Delay
 800d022:	f002 fbb1 	bl	800f788 <IMU_Calib>
	//zg_offset = 0;
	TargetPhoto[SL] = Photo[SL];
 800d026:	4b1e      	ldr	r3, [pc, #120]	; (800d0a0 <InitFastest+0x12c>)
 800d028:	689b      	ldr	r3, [r3, #8]
 800d02a:	4a1e      	ldr	r2, [pc, #120]	; (800d0a4 <InitFastest+0x130>)
 800d02c:	6093      	str	r3, [r2, #8]
	TargetPhoto[SR] = Photo[SR];
 800d02e:	4b1c      	ldr	r3, [pc, #112]	; (800d0a0 <InitFastest+0x12c>)
 800d030:	685b      	ldr	r3, [r3, #4]
 800d032:	4a1c      	ldr	r2, [pc, #112]	; (800d0a4 <InitFastest+0x130>)
 800d034:	6053      	str	r3, [r2, #4]
	PhotoDiff = TargetPhoto[SL] - TargetPhoto[SR];
 800d036:	4b1b      	ldr	r3, [pc, #108]	; (800d0a4 <InitFastest+0x130>)
 800d038:	ed93 7a02 	vldr	s14, [r3, #8]
 800d03c:	4b19      	ldr	r3, [pc, #100]	; (800d0a4 <InitFastest+0x130>)
 800d03e:	edd3 7a01 	vldr	s15, [r3, #4]
 800d042:	ee77 7a67 	vsub.f32	s15, s14, s15
 800d046:	4b18      	ldr	r3, [pc, #96]	; (800d0a8 <InitFastest+0x134>)
 800d048:	edc3 7a00 	vstr	s15, [r3]

	PIDReset(L_VELO_PID);
 800d04c:	2004      	movs	r0, #4
 800d04e:	f000 fc83 	bl	800d958 <PIDReset>
	PIDReset(R_VELO_PID);
 800d052:	2005      	movs	r0, #5
 800d054:	f000 fc80 	bl	800d958 <PIDReset>
	PIDReset(A_VELO_PID);
 800d058:	2000      	movs	r0, #0
 800d05a:	f000 fc7d 	bl	800d958 <PIDReset>
	PIDReset(L_WALL_PID);
 800d05e:	2002      	movs	r0, #2
 800d060:	f000 fc7a 	bl	800d958 <PIDReset>
	PIDReset(R_WALL_PID);
 800d064:	2003      	movs	r0, #3
 800d066:	f000 fc77 	bl	800d958 <PIDReset>
	PIDReset(D_WALL_PID);
 800d06a:	2001      	movs	r0, #1
 800d06c:	f000 fc74 	bl	800d958 <PIDReset>


}
 800d070:	bf00      	nop
 800d072:	3708      	adds	r7, #8
 800d074:	46bd      	mov	sp, r7
 800d076:	bd80      	pop	{r7, pc}
 800d078:	08019f00 	.word	0x08019f00
 800d07c:	40000424 	.word	0x40000424
 800d080:	40000824 	.word	0x40000824
 800d084:	2000092c 	.word	0x2000092c
 800d088:	200006a4 	.word	0x200006a4
 800d08c:	20000404 	.word	0x20000404
 800d090:	20000414 	.word	0x20000414
 800d094:	20000434 	.word	0x20000434
 800d098:	20000430 	.word	0x20000430
 800d09c:	2000043c 	.word	0x2000043c
 800d0a0:	20000478 	.word	0x20000478
 800d0a4:	20000538 	.word	0x20000538
 800d0a8:	20000428 	.word	0x20000428

0800d0ac <Debug>:
void Debug()
{
 800d0ac:	b590      	push	{r4, r7, lr}
 800d0ae:	b0a1      	sub	sp, #132	; 0x84
 800d0b0:	af00      	add	r7, sp, #0
//	while(1)
//	{
//
//	}
#if 1
	InitExplore();
 800d0b2:	f7ff febd 	bl	800ce30 <InitExplore>
	InitPosition();
 800d0b6:	f7fb fe9f 	bl	8008df8 <InitPosition>
	wall_init();
 800d0ba:	f7fe fb19 	bl	800b6f0 <wall_init>

	TotalPulse[RIGHT] = 0;
 800d0be:	4b42      	ldr	r3, [pc, #264]	; (800d1c8 <Debug+0x11c>)
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800d0c4:	4b40      	ldr	r3, [pc, #256]	; (800d1c8 <Debug+0x11c>)
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800d0ca:	4b3f      	ldr	r3, [pc, #252]	; (800d1c8 <Debug+0x11c>)
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	609a      	str	r2, [r3, #8]
	//
	//while 
	//x,y,dir,sbrl, x2,y2,dir2,sbrl2
//void ChangeNowStatus()

	PIDChangeFlag(L_VELO_PID, 1);
 800d0d0:	2101      	movs	r1, #1
 800d0d2:	2004      	movs	r0, #4
 800d0d4:	f000 fc2a 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800d0d8:	2101      	movs	r1, #1
 800d0da:	2005      	movs	r0, #5
 800d0dc:	f000 fc26 	bl	800d92c <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800d0e0:	4b39      	ldr	r3, [pc, #228]	; (800d1c8 <Debug+0x11c>)
 800d0e2:	6899      	ldr	r1, [r3, #8]
 800d0e4:	4b38      	ldr	r3, [pc, #224]	; (800d1c8 <Debug+0x11c>)
 800d0e6:	681a      	ldr	r2, [r3, #0]
 800d0e8:	4b37      	ldr	r3, [pc, #220]	; (800d1c8 <Debug+0x11c>)
 800d0ea:	685b      	ldr	r3, [r3, #4]
 800d0ec:	4837      	ldr	r0, [pc, #220]	; (800d1cc <Debug+0x120>)
 800d0ee:	f008 fc4f 	bl	8015990 <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800d0f2:	2100      	movs	r1, #0
 800d0f4:	2001      	movs	r0, #1
 800d0f6:	f000 fc19 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800d0fa:	2100      	movs	r1, #0
 800d0fc:	2002      	movs	r0, #2
 800d0fe:	f000 fc15 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800d102:	2100      	movs	r1, #0
 800d104:	2003      	movs	r0, #3
 800d106:	f000 fc11 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(A_VELO_PID, 0);
 800d10a:	2100      	movs	r1, #0
 800d10c:	2000      	movs	r0, #0
 800d10e:	f000 fc0d 	bl	800d92c <PIDChangeFlag>
	ExploreVelocity=0;
 800d112:	4b2f      	ldr	r3, [pc, #188]	; (800d1d0 <Debug+0x124>)
 800d114:	f04f 0200 	mov.w	r2, #0
 800d118:	601a      	str	r2, [r3, #0]
	ChangeLED(3);
 800d11a:	2003      	movs	r0, #3
 800d11c:	f002 fbf2 	bl	800f904 <ChangeLED>
	}
#endif

#if 1
	//
	ExploreVelocity = 135;
 800d120:	4b2b      	ldr	r3, [pc, #172]	; (800d1d0 <Debug+0x124>)
 800d122:	4a2c      	ldr	r2, [pc, #176]	; (800d1d4 <Debug+0x128>)
 800d124:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800d126:	4b2c      	ldr	r3, [pc, #176]	; (800d1d8 <Debug+0x12c>)
 800d128:	2200      	movs	r2, #0
 800d12a:	709a      	strb	r2, [r3, #2]
	Accel(61.75,ExploreVelocity);
 800d12c:	4b28      	ldr	r3, [pc, #160]	; (800d1d0 <Debug+0x124>)
 800d12e:	edd3 7a00 	vldr	s15, [r3]
 800d132:	eef0 0a67 	vmov.f32	s1, s15
 800d136:	ed9f 0a29 	vldr	s0, [pc, #164]	; 800d1dc <Debug+0x130>
 800d13a:	f7fc ff51 	bl	8009fe0 <Accel>
	for(int i=0; i < 1; i++)
 800d13e:	2300      	movs	r3, #0
 800d140:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d142:	e015      	b.n	800d170 <Debug+0xc4>
	{
		Pos.Dir = front;
 800d144:	4b24      	ldr	r3, [pc, #144]	; (800d1d8 <Debug+0x12c>)
 800d146:	2200      	movs	r2, #0
 800d148:	709a      	strb	r2, [r3, #2]
		GoStraight(90, ExploreVelocity, AddVelocity);
 800d14a:	4b21      	ldr	r3, [pc, #132]	; (800d1d0 <Debug+0x124>)
 800d14c:	edd3 7a00 	vldr	s15, [r3]
 800d150:	4b23      	ldr	r3, [pc, #140]	; (800d1e0 <Debug+0x134>)
 800d152:	ed93 7a00 	vldr	s14, [r3]
 800d156:	eeb0 1a47 	vmov.f32	s2, s14
 800d15a:	eef0 0a67 	vmov.f32	s1, s15
 800d15e:	ed9f 0a21 	vldr	s0, [pc, #132]	; 800d1e4 <Debug+0x138>
 800d162:	f7fd f96d 	bl	800a440 <GoStraight>
		//Pos.Dir = right;
		SlalomRight();
 800d166:	f7fc fbe7 	bl	8009938 <SlalomRight>
	for(int i=0; i < 1; i++)
 800d16a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d16c:	3301      	adds	r3, #1
 800d16e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d170:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800d172:	2b00      	cmp	r3, #0
 800d174:	dde6      	ble.n	800d144 <Debug+0x98>

	}
	Pos.Dir = front;
 800d176:	4b18      	ldr	r3, [pc, #96]	; (800d1d8 <Debug+0x12c>)
 800d178:	2200      	movs	r2, #0
 800d17a:	709a      	strb	r2, [r3, #2]
	Decel(45,0);
 800d17c:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800d1e8 <Debug+0x13c>
 800d180:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800d1ec <Debug+0x140>
 800d184:	f7fc fff4 	bl	800a170 <Decel>
	HAL_Delay(30000);
 800d188:	f247 5030 	movw	r0, #30000	; 0x7530
 800d18c:	f002 fdaa 	bl	800fce4 <HAL_Delay>
		//theta_log[i] = Angle;
	}
#endif
	while(1)
	{
		for(int i=0; i < 30; i++)
 800d190:	2300      	movs	r3, #0
 800d192:	67bb      	str	r3, [r7, #120]	; 0x78
 800d194:	e014      	b.n	800d1c0 <Debug+0x114>
		{
			printf("%d : %f\r\n",i,theta_log[i]);
 800d196:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d198:	009b      	lsls	r3, r3, #2
 800d19a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800d19e:	4413      	add	r3, r2
 800d1a0:	3b80      	subs	r3, #128	; 0x80
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	f7fb f907 	bl	80083b8 <__aeabi_f2d>
 800d1aa:	4603      	mov	r3, r0
 800d1ac:	460c      	mov	r4, r1
 800d1ae:	461a      	mov	r2, r3
 800d1b0:	4623      	mov	r3, r4
 800d1b2:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d1b4:	480e      	ldr	r0, [pc, #56]	; (800d1f0 <Debug+0x144>)
 800d1b6:	f008 fbeb 	bl	8015990 <iprintf>
		for(int i=0; i < 30; i++)
 800d1ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d1bc:	3301      	adds	r3, #1
 800d1be:	67bb      	str	r3, [r7, #120]	; 0x78
 800d1c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d1c2:	2b1d      	cmp	r3, #29
 800d1c4:	dde7      	ble.n	800d196 <Debug+0xea>
 800d1c6:	e7e3      	b.n	800d190 <Debug+0xe4>
 800d1c8:	2000043c 	.word	0x2000043c
 800d1cc:	08019f68 	.word	0x08019f68
 800d1d0:	2000052c 	.word	0x2000052c
 800d1d4:	43070000 	.word	0x43070000
 800d1d8:	20000000 	.word	0x20000000
 800d1dc:	42770000 	.word	0x42770000
 800d1e0:	20000410 	.word	0x20000410
 800d1e4:	42b40000 	.word	0x42b40000
 800d1e8:	00000000 	.word	0x00000000
 800d1ec:	42340000 	.word	0x42340000
 800d1f0:	08019f9c 	.word	0x08019f9c

0800d1f4 <ParameterSetting>:
		printf("SL:%f, SR:%f, FL:%f, FR:%f\r\n",Photo[SL],Photo[SR],Photo[FL],Photo[FR]);
	}
#endif
}
void ParameterSetting()
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	af00      	add	r7, sp, #0
	Load_Gain();
 800d1f8:	f7fd fcd8 	bl	800abac <Load_Gain>
	Change_Gain();
 800d1fc:	f7fd fd92 	bl	800ad24 <Change_Gain>

}
 800d200:	bf00      	nop
 800d202:	bd80      	pop	{r7, pc}

0800d204 <GainTestRWall>:
	{

	}
}
void GainTestRWall()
{
 800d204:	b580      	push	{r7, lr}
 800d206:	af00      	add	r7, sp, #0
	InitExplore();
 800d208:	f7ff fe12 	bl	800ce30 <InitExplore>
	InitPosition();
 800d20c:	f7fb fdf4 	bl	8008df8 <InitPosition>
	wall_init();
 800d210:	f7fe fa6e 	bl	800b6f0 <wall_init>
	TotalPulse[RIGHT] = 0;
 800d214:	4b12      	ldr	r3, [pc, #72]	; (800d260 <GainTestRWall+0x5c>)
 800d216:	2200      	movs	r2, #0
 800d218:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800d21a:	4b11      	ldr	r3, [pc, #68]	; (800d260 <GainTestRWall+0x5c>)
 800d21c:	2200      	movs	r2, #0
 800d21e:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800d220:	4b0f      	ldr	r3, [pc, #60]	; (800d260 <GainTestRWall+0x5c>)
 800d222:	2200      	movs	r2, #0
 800d224:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800d226:	2101      	movs	r1, #1
 800d228:	2004      	movs	r0, #4
 800d22a:	f000 fb7f 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800d22e:	2101      	movs	r1, #1
 800d230:	2005      	movs	r0, #5
 800d232:	f000 fb7b 	bl	800d92c <PIDChangeFlag>
	//PIDChangeFlagStraight(R_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800d236:	2100      	movs	r1, #0
 800d238:	2001      	movs	r0, #1
 800d23a:	f000 fb77 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800d23e:	2100      	movs	r1, #0
 800d240:	2002      	movs	r0, #2
 800d242:	f000 fb73 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 1);
 800d246:	2101      	movs	r1, #1
 800d248:	2003      	movs	r0, #3
 800d24a:	f000 fb6f 	bl	800d92c <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800d24e:	4b05      	ldr	r3, [pc, #20]	; (800d264 <GainTestRWall+0x60>)
 800d250:	f04f 0200 	mov.w	r2, #0
 800d254:	601a      	str	r2, [r3, #0]
	ChangeLED(1);
 800d256:	2001      	movs	r0, #1
 800d258:	f002 fb54 	bl	800f904 <ChangeLED>
	while(1)
 800d25c:	e7fe      	b.n	800d25c <GainTestRWall+0x58>
 800d25e:	bf00      	nop
 800d260:	2000043c 	.word	0x2000043c
 800d264:	2000052c 	.word	0x2000052c

0800d268 <GainTestDWall>:
	{

	}
}
void GainTestDWall()
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	af00      	add	r7, sp, #0
	InitExplore();
 800d26c:	f7ff fde0 	bl	800ce30 <InitExplore>
	InitPosition();
 800d270:	f7fb fdc2 	bl	8008df8 <InitPosition>
	wall_init();
 800d274:	f7fe fa3c 	bl	800b6f0 <wall_init>
	TotalPulse[RIGHT] = 0;
 800d278:	4b12      	ldr	r3, [pc, #72]	; (800d2c4 <GainTestDWall+0x5c>)
 800d27a:	2200      	movs	r2, #0
 800d27c:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800d27e:	4b11      	ldr	r3, [pc, #68]	; (800d2c4 <GainTestDWall+0x5c>)
 800d280:	2200      	movs	r2, #0
 800d282:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800d284:	4b0f      	ldr	r3, [pc, #60]	; (800d2c4 <GainTestDWall+0x5c>)
 800d286:	2200      	movs	r2, #0
 800d288:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800d28a:	2101      	movs	r1, #1
 800d28c:	2004      	movs	r0, #4
 800d28e:	f000 fb4d 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800d292:	2101      	movs	r1, #1
 800d294:	2005      	movs	r0, #5
 800d296:	f000 fb49 	bl	800d92c <PIDChangeFlag>
	//PIDChangeFlagStraight(D_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 1);
 800d29a:	2101      	movs	r1, #1
 800d29c:	2001      	movs	r0, #1
 800d29e:	f000 fb45 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800d2a2:	2100      	movs	r1, #0
 800d2a4:	2002      	movs	r0, #2
 800d2a6:	f000 fb41 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800d2aa:	2100      	movs	r1, #0
 800d2ac:	2003      	movs	r0, #3
 800d2ae:	f000 fb3d 	bl	800d92c <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800d2b2:	4b05      	ldr	r3, [pc, #20]	; (800d2c8 <GainTestDWall+0x60>)
 800d2b4:	f04f 0200 	mov.w	r2, #0
 800d2b8:	601a      	str	r2, [r3, #0]
	ChangeLED(2);
 800d2ba:	2002      	movs	r0, #2
 800d2bc:	f002 fb22 	bl	800f904 <ChangeLED>
	while(1)
 800d2c0:	e7fe      	b.n	800d2c0 <GainTestDWall+0x58>
 800d2c2:	bf00      	nop
 800d2c4:	2000043c 	.word	0x2000043c
 800d2c8:	2000052c 	.word	0x2000052c

0800d2cc <GainTestAVelo>:

	}
}

void GainTestAVelo()
{
 800d2cc:	b580      	push	{r7, lr}
 800d2ce:	af00      	add	r7, sp, #0
	InitExplore();
 800d2d0:	f7ff fdae 	bl	800ce30 <InitExplore>
	InitPosition();
 800d2d4:	f7fb fd90 	bl	8008df8 <InitPosition>
	wall_init();
 800d2d8:	f7fe fa0a 	bl	800b6f0 <wall_init>
	TotalPulse[RIGHT] = 0;
 800d2dc:	4b14      	ldr	r3, [pc, #80]	; (800d330 <GainTestAVelo+0x64>)
 800d2de:	2200      	movs	r2, #0
 800d2e0:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800d2e2:	4b13      	ldr	r3, [pc, #76]	; (800d330 <GainTestAVelo+0x64>)
 800d2e4:	2200      	movs	r2, #0
 800d2e6:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800d2e8:	4b11      	ldr	r3, [pc, #68]	; (800d330 <GainTestAVelo+0x64>)
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800d2ee:	2101      	movs	r1, #1
 800d2f0:	2004      	movs	r0, #4
 800d2f2:	f000 fb1b 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800d2f6:	2101      	movs	r1, #1
 800d2f8:	2005      	movs	r0, #5
 800d2fa:	f000 fb17 	bl	800d92c <PIDChangeFlag>
	//PIDChangeFlagStraight(A_VELO_PID);
	PIDChangeFlag(A_VELO_PID, 1);
 800d2fe:	2101      	movs	r1, #1
 800d300:	2000      	movs	r0, #0
 800d302:	f000 fb13 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(D_WALL_PID, 0);
 800d306:	2100      	movs	r1, #0
 800d308:	2001      	movs	r0, #1
 800d30a:	f000 fb0f 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800d30e:	2100      	movs	r1, #0
 800d310:	2002      	movs	r0, #2
 800d312:	f000 fb0b 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800d316:	2100      	movs	r1, #0
 800d318:	2003      	movs	r0, #3
 800d31a:	f000 fb07 	bl	800d92c <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800d31e:	4b05      	ldr	r3, [pc, #20]	; (800d334 <GainTestAVelo+0x68>)
 800d320:	f04f 0200 	mov.w	r2, #0
 800d324:	601a      	str	r2, [r3, #0]
	ChangeLED(5);
 800d326:	2005      	movs	r0, #5
 800d328:	f002 faec 	bl	800f904 <ChangeLED>
	while(1)
 800d32c:	e7fe      	b.n	800d32c <GainTestAVelo+0x60>
 800d32e:	bf00      	nop
 800d330:	2000043c 	.word	0x2000043c
 800d334:	2000052c 	.word	0x2000052c

0800d338 <WritingFree>:
	{

	}
}
void WritingFree()
{
 800d338:	b580      	push	{r7, lr}
 800d33a:	af00      	add	r7, sp, #0
//	while(1)
//	{
//
//
//	}
	InitExplore();
 800d33c:	f7ff fd78 	bl	800ce30 <InitExplore>

	printf("3\r\n");
 800d340:	4826      	ldr	r0, [pc, #152]	; (800d3dc <WritingFree+0xa4>)
 800d342:	f008 fb99 	bl	8015a78 <puts>
//	printf(":%f, double:%f, double:%f, float:%f, float:%f",zg_offset,ImuAngV, ImuAngle, AngularV, Angle);
//}

	//
	//
	InitPosition();
 800d346:	f7fb fd57 	bl	8008df8 <InitPosition>
//	uint8_t x, y;
//	Pos.Car = north;
//	x=0,y=0;
	wall_init();
 800d34a:	f7fe f9d1 	bl	800b6f0 <wall_init>
	printf("4\r\n");
 800d34e:	4824      	ldr	r0, [pc, #144]	; (800d3e0 <WritingFree+0xa8>)
 800d350:	f008 fb92 	bl	8015a78 <puts>
	//
	//int timer = 0;
	//
	TotalPulse[RIGHT] = 0;
 800d354:	4b23      	ldr	r3, [pc, #140]	; (800d3e4 <WritingFree+0xac>)
 800d356:	2200      	movs	r2, #0
 800d358:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800d35a:	4b22      	ldr	r3, [pc, #136]	; (800d3e4 <WritingFree+0xac>)
 800d35c:	2200      	movs	r2, #0
 800d35e:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800d360:	4b20      	ldr	r3, [pc, #128]	; (800d3e4 <WritingFree+0xac>)
 800d362:	2200      	movs	r2, #0
 800d364:	609a      	str	r2, [r3, #8]
	//
	//while 
	//x,y,dir,sbrl, x2,y2,dir2,sbrl2
//void ChangeNowStatus()

	PIDChangeFlag(L_VELO_PID, 1);
 800d366:	2101      	movs	r1, #1
 800d368:	2004      	movs	r0, #4
 800d36a:	f000 fadf 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800d36e:	2101      	movs	r1, #1
 800d370:	2005      	movs	r0, #5
 800d372:	f000 fadb 	bl	800d92c <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800d376:	4b1b      	ldr	r3, [pc, #108]	; (800d3e4 <WritingFree+0xac>)
 800d378:	6899      	ldr	r1, [r3, #8]
 800d37a:	4b1a      	ldr	r3, [pc, #104]	; (800d3e4 <WritingFree+0xac>)
 800d37c:	681a      	ldr	r2, [r3, #0]
 800d37e:	4b19      	ldr	r3, [pc, #100]	; (800d3e4 <WritingFree+0xac>)
 800d380:	685b      	ldr	r3, [r3, #4]
 800d382:	4819      	ldr	r0, [pc, #100]	; (800d3e8 <WritingFree+0xb0>)
 800d384:	f008 fb04 	bl	8015990 <iprintf>

	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800d388:	2100      	movs	r1, #0
 800d38a:	2001      	movs	r0, #1
 800d38c:	f000 face 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800d390:	2100      	movs	r1, #0
 800d392:	2002      	movs	r0, #2
 800d394:	f000 faca 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800d398:	2100      	movs	r1, #0
 800d39a:	2003      	movs	r0, #3
 800d39c:	f000 fac6 	bl	800d92c <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	ExploreVelocity=0;
 800d3a0:	4b12      	ldr	r3, [pc, #72]	; (800d3ec <WritingFree+0xb4>)
 800d3a2:	f04f 0200 	mov.w	r2, #0
 800d3a6:	601a      	str	r2, [r3, #0]
	ChangeLED(7);
 800d3a8:	2007      	movs	r0, #7
 800d3aa:	f002 faab 	bl	800f904 <ChangeLED>
	while(1)
	{
		printf("%f, %f, %f, %f\r\n", Photo[FL],Photo[FR],Photo[FL]+Photo[FR],(Photo[FL]+Photo[FR])/2);//
	}
#endif
	Accel(61.5, ExploreVelocity);
 800d3ae:	4b0f      	ldr	r3, [pc, #60]	; (800d3ec <WritingFree+0xb4>)
 800d3b0:	edd3 7a00 	vldr	s15, [r3]
 800d3b4:	eef0 0a67 	vmov.f32	s1, s15
 800d3b8:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800d3f0 <WritingFree+0xb8>
 800d3bc:	f7fc fe10 	bl	8009fe0 <Accel>
	SelectAction('S');
 800d3c0:	2053      	movs	r0, #83	; 0x53
 800d3c2:	f7fd fa2f 	bl	800a824 <SelectAction>
	SelectAction('S');
 800d3c6:	2053      	movs	r0, #83	; 0x53
 800d3c8:	f7fd fa2c 	bl	800a824 <SelectAction>
	Decel(35, 0);
 800d3cc:	eddf 0a09 	vldr	s1, [pc, #36]	; 800d3f4 <WritingFree+0xbc>
 800d3d0:	ed9f 0a09 	vldr	s0, [pc, #36]	; 800d3f8 <WritingFree+0xc0>
 800d3d4:	f7fc fecc 	bl	800a170 <Decel>
//	for(n=0; n < 10; n++)
//	{
//
//		printf("%f, %f\r\n",out_log_L[n],out_log_R[n]);
//	}
while(1)
 800d3d8:	e7fe      	b.n	800d3d8 <WritingFree+0xa0>
 800d3da:	bf00      	nop
 800d3dc:	08019fa8 	.word	0x08019fa8
 800d3e0:	08019fac 	.word	0x08019fac
 800d3e4:	2000043c 	.word	0x2000043c
 800d3e8:	08019f68 	.word	0x08019f68
 800d3ec:	2000052c 	.word	0x2000052c
 800d3f0:	42760000 	.word	0x42760000
 800d3f4:	00000000 	.word	0x00000000
 800d3f8:	420c0000 	.word	0x420c0000

0800d3fc <FastestRun>:


}

void FastestRun()
{
 800d3fc:	b580      	push	{r7, lr}
 800d3fe:	b082      	sub	sp, #8
 800d400:	af00      	add	r7, sp, #0
	//
	HAL_Delay(250);
 800d402:	20fa      	movs	r0, #250	; 0xfa
 800d404:	f002 fc6e 	bl	800fce4 <HAL_Delay>
	Photo[FR] = 0;
 800d408:	4b79      	ldr	r3, [pc, #484]	; (800d5f0 <FastestRun+0x1f4>)
 800d40a:	f04f 0200 	mov.w	r2, #0
 800d40e:	60da      	str	r2, [r3, #12]
	  int8_t mode=1;
 800d410:	2301      	movs	r3, #1
 800d412:	71bb      	strb	r3, [r7, #6]
	  printf("mode : %d\r\n", mode);
 800d414:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d418:	4619      	mov	r1, r3
 800d41a:	4876      	ldr	r0, [pc, #472]	; (800d5f4 <FastestRun+0x1f8>)
 800d41c:	f008 fab8 	bl	8015990 <iprintf>
	  ModeSelect( 1, 2, &mode);
 800d420:	1dbb      	adds	r3, r7, #6
 800d422:	461a      	mov	r2, r3
 800d424:	2102      	movs	r1, #2
 800d426:	2001      	movs	r0, #1
 800d428:	f000 fc56 	bl	800dcd8 <ModeSelect>
	  Signal( mode );
 800d42c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d430:	4618      	mov	r0, r3
 800d432:	f000 fbff 	bl	800dc34 <Signal>
	  printf("Switch\r\n");
 800d436:	4870      	ldr	r0, [pc, #448]	; (800d5f8 <FastestRun+0x1fc>)
 800d438:	f008 fb1e 	bl	8015a78 <puts>

		HAL_Delay(250);
 800d43c:	20fa      	movs	r0, #250	; 0xfa
 800d43e:	f002 fc51 	bl	800fce4 <HAL_Delay>
		Photo[FR] = 0;
 800d442:	4b6b      	ldr	r3, [pc, #428]	; (800d5f0 <FastestRun+0x1f4>)
 800d444:	f04f 0200 	mov.w	r2, #0
 800d448:	60da      	str	r2, [r3, #12]
		  int8_t mode2=1;
 800d44a:	2301      	movs	r3, #1
 800d44c:	717b      	strb	r3, [r7, #5]
		  printf("mode : %d\r\n", mode2);
 800d44e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800d452:	4619      	mov	r1, r3
 800d454:	4867      	ldr	r0, [pc, #412]	; (800d5f4 <FastestRun+0x1f8>)
 800d456:	f008 fa9b 	bl	8015990 <iprintf>
		  ModeSelect( 1, 4, &mode2);
 800d45a:	1d7b      	adds	r3, r7, #5
 800d45c:	461a      	mov	r2, r3
 800d45e:	2104      	movs	r1, #4
 800d460:	2001      	movs	r0, #1
 800d462:	f000 fc39 	bl	800dcd8 <ModeSelect>
		  Signal( mode2 );
 800d466:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800d46a:	4618      	mov	r0, r3
 800d46c:	f000 fbe2 	bl	800dc34 <Signal>
		  printf("Switch\r\n");
 800d470:	4861      	ldr	r0, [pc, #388]	; (800d5f8 <FastestRun+0x1fc>)
 800d472:	f008 fb01 	bl	8015a78 <puts>

	InitFastest();
 800d476:	f7ff fd7d 	bl	800cf74 <InitFastest>
	InitPosition();
 800d47a:	f7fb fcbd 	bl	8008df8 <InitPosition>

	wall_init();
 800d47e:	f7fe f937 	bl	800b6f0 <wall_init>

	TotalPulse[RIGHT] = 0;
 800d482:	4b5e      	ldr	r3, [pc, #376]	; (800d5fc <FastestRun+0x200>)
 800d484:	2200      	movs	r2, #0
 800d486:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800d488:	4b5c      	ldr	r3, [pc, #368]	; (800d5fc <FastestRun+0x200>)
 800d48a:	2200      	movs	r2, #0
 800d48c:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800d48e:	4b5b      	ldr	r3, [pc, #364]	; (800d5fc <FastestRun+0x200>)
 800d490:	2200      	movs	r2, #0
 800d492:	609a      	str	r2, [r3, #8]

	PIDChangeFlag(L_VELO_PID, 1);
 800d494:	2101      	movs	r1, #1
 800d496:	2004      	movs	r0, #4
 800d498:	f000 fa48 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800d49c:	2101      	movs	r1, #1
 800d49e:	2005      	movs	r0, #5
 800d4a0:	f000 fa44 	bl	800d92c <PIDChangeFlag>
	printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
 800d4a4:	4b55      	ldr	r3, [pc, #340]	; (800d5fc <FastestRun+0x200>)
 800d4a6:	6899      	ldr	r1, [r3, #8]
 800d4a8:	4b54      	ldr	r3, [pc, #336]	; (800d5fc <FastestRun+0x200>)
 800d4aa:	681a      	ldr	r2, [r3, #0]
 800d4ac:	4b53      	ldr	r3, [pc, #332]	; (800d5fc <FastestRun+0x200>)
 800d4ae:	685b      	ldr	r3, [r3, #4]
 800d4b0:	4853      	ldr	r0, [pc, #332]	; (800d600 <FastestRun+0x204>)
 800d4b2:	f008 fa6d 	bl	8015990 <iprintf>
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800d4b6:	2100      	movs	r1, #0
 800d4b8:	2001      	movs	r0, #1
 800d4ba:	f000 fa37 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800d4be:	2100      	movs	r1, #0
 800d4c0:	2002      	movs	r0, #2
 800d4c2:	f000 fa33 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800d4c6:	2100      	movs	r1, #0
 800d4c8:	2003      	movs	r0, #3
 800d4ca:	f000 fa2f 	bl	800d92c <PIDChangeFlag>


	//

	char turn_mode;
	if(mode == 1)
 800d4ce:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d4d2:	2b01      	cmp	r3, #1
 800d4d4:	d102      	bne.n	800d4dc <FastestRun+0xe0>
	{
		turn_mode = 'T';
 800d4d6:	2354      	movs	r3, #84	; 0x54
 800d4d8:	71fb      	strb	r3, [r7, #7]
 800d4da:	e005      	b.n	800d4e8 <FastestRun+0xec>
	}
	else if(mode == 2)
 800d4dc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d4e0:	2b02      	cmp	r3, #2
 800d4e2:	d101      	bne.n	800d4e8 <FastestRun+0xec>
	{
		turn_mode = 'S';
 800d4e4:	2353      	movs	r3, #83	; 0x53
 800d4e6:	71fb      	strb	r3, [r7, #7]
	}
	//ExploreVelocity=135;
	switch(mode2)
 800d4e8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800d4ec:	3b01      	subs	r3, #1
 800d4ee:	2b03      	cmp	r3, #3
 800d4f0:	d865      	bhi.n	800d5be <FastestRun+0x1c2>
 800d4f2:	a201      	add	r2, pc, #4	; (adr r2, 800d4f8 <FastestRun+0xfc>)
 800d4f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4f8:	0800d509 	.word	0x0800d509
 800d4fc:	0800d539 	.word	0x0800d539
 800d500:	0800d565 	.word	0x0800d565
 800d504:	0800d593 	.word	0x0800d593
	{
	case 1:
		ExploreVelocity=90;
 800d508:	4b3e      	ldr	r3, [pc, #248]	; (800d604 <FastestRun+0x208>)
 800d50a:	4a3f      	ldr	r2, [pc, #252]	; (800d608 <FastestRun+0x20c>)
 800d50c:	601a      	str	r2, [r3, #0]
		//
		Sla.Pre = 8;
 800d50e:	4b3f      	ldr	r3, [pc, #252]	; (800d60c <FastestRun+0x210>)
 800d510:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 800d514:	601a      	str	r2, [r3, #0]
		Sla.Fol = 8;
 800d516:	4b3d      	ldr	r3, [pc, #244]	; (800d60c <FastestRun+0x210>)
 800d518:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 800d51c:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.014;
 800d51e:	4b3b      	ldr	r3, [pc, #236]	; (800d60c <FastestRun+0x210>)
 800d520:	4a3b      	ldr	r2, [pc, #236]	; (800d610 <FastestRun+0x214>)
 800d522:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800d524:	4b39      	ldr	r3, [pc, #228]	; (800d60c <FastestRun+0x210>)
 800d526:	4a3b      	ldr	r2, [pc, #236]	; (800d614 <FastestRun+0x218>)
 800d528:	60da      	str	r2, [r3, #12]
		Sla.Theta2 = 60;
 800d52a:	4b38      	ldr	r3, [pc, #224]	; (800d60c <FastestRun+0x210>)
 800d52c:	4a3a      	ldr	r2, [pc, #232]	; (800d618 <FastestRun+0x21c>)
 800d52e:	611a      	str	r2, [r3, #16]
		Sla.Theta3 = 90;
 800d530:	4b36      	ldr	r3, [pc, #216]	; (800d60c <FastestRun+0x210>)
 800d532:	4a35      	ldr	r2, [pc, #212]	; (800d608 <FastestRun+0x20c>)
 800d534:	615a      	str	r2, [r3, #20]
		break;
 800d536:	e042      	b.n	800d5be <FastestRun+0x1c2>
	case 2:
		//
		ExploreVelocity=135;
 800d538:	4b32      	ldr	r3, [pc, #200]	; (800d604 <FastestRun+0x208>)
 800d53a:	4a38      	ldr	r2, [pc, #224]	; (800d61c <FastestRun+0x220>)
 800d53c:	601a      	str	r2, [r3, #0]
		Sla.Pre = 5;
 800d53e:	4b33      	ldr	r3, [pc, #204]	; (800d60c <FastestRun+0x210>)
 800d540:	4a37      	ldr	r2, [pc, #220]	; (800d620 <FastestRun+0x224>)
 800d542:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
 800d544:	4b31      	ldr	r3, [pc, #196]	; (800d60c <FastestRun+0x210>)
 800d546:	4a36      	ldr	r2, [pc, #216]	; (800d620 <FastestRun+0x224>)
 800d548:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.0273;
 800d54a:	4b30      	ldr	r3, [pc, #192]	; (800d60c <FastestRun+0x210>)
 800d54c:	4a35      	ldr	r2, [pc, #212]	; (800d624 <FastestRun+0x228>)
 800d54e:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800d550:	4b2e      	ldr	r3, [pc, #184]	; (800d60c <FastestRun+0x210>)
 800d552:	4a30      	ldr	r2, [pc, #192]	; (800d614 <FastestRun+0x218>)
 800d554:	60da      	str	r2, [r3, #12]
		Sla.Theta2 = 60;
 800d556:	4b2d      	ldr	r3, [pc, #180]	; (800d60c <FastestRun+0x210>)
 800d558:	4a2f      	ldr	r2, [pc, #188]	; (800d618 <FastestRun+0x21c>)
 800d55a:	611a      	str	r2, [r3, #16]
		Sla.Theta3 = 90;
 800d55c:	4b2b      	ldr	r3, [pc, #172]	; (800d60c <FastestRun+0x210>)
 800d55e:	4a2a      	ldr	r2, [pc, #168]	; (800d608 <FastestRun+0x20c>)
 800d560:	615a      	str	r2, [r3, #20]
		break;
 800d562:	e02c      	b.n	800d5be <FastestRun+0x1c2>
	case 3:
		//
		ExploreVelocity=180;
 800d564:	4b27      	ldr	r3, [pc, #156]	; (800d604 <FastestRun+0x208>)
 800d566:	4a30      	ldr	r2, [pc, #192]	; (800d628 <FastestRun+0x22c>)
 800d568:	601a      	str	r2, [r3, #0]
		Sla.Pre = 4;
 800d56a:	4b28      	ldr	r3, [pc, #160]	; (800d60c <FastestRun+0x210>)
 800d56c:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800d570:	601a      	str	r2, [r3, #0]
		Sla.Fol = 6;
 800d572:	4b26      	ldr	r3, [pc, #152]	; (800d60c <FastestRun+0x210>)
 800d574:	4a2d      	ldr	r2, [pc, #180]	; (800d62c <FastestRun+0x230>)
 800d576:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.04478;
 800d578:	4b24      	ldr	r3, [pc, #144]	; (800d60c <FastestRun+0x210>)
 800d57a:	4a2d      	ldr	r2, [pc, #180]	; (800d630 <FastestRun+0x234>)
 800d57c:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800d57e:	4b23      	ldr	r3, [pc, #140]	; (800d60c <FastestRun+0x210>)
 800d580:	4a24      	ldr	r2, [pc, #144]	; (800d614 <FastestRun+0x218>)
 800d582:	60da      	str	r2, [r3, #12]
		Sla.Theta2 = 60;
 800d584:	4b21      	ldr	r3, [pc, #132]	; (800d60c <FastestRun+0x210>)
 800d586:	4a24      	ldr	r2, [pc, #144]	; (800d618 <FastestRun+0x21c>)
 800d588:	611a      	str	r2, [r3, #16]
		Sla.Theta3 = 90;
 800d58a:	4b20      	ldr	r3, [pc, #128]	; (800d60c <FastestRun+0x210>)
 800d58c:	4a1e      	ldr	r2, [pc, #120]	; (800d608 <FastestRun+0x20c>)
 800d58e:	615a      	str	r2, [r3, #20]
		break;
 800d590:	e015      	b.n	800d5be <FastestRun+0x1c2>
	case 4:
		ExploreVelocity=240;
 800d592:	4b1c      	ldr	r3, [pc, #112]	; (800d604 <FastestRun+0x208>)
 800d594:	4a27      	ldr	r2, [pc, #156]	; (800d634 <FastestRun+0x238>)
 800d596:	601a      	str	r2, [r3, #0]
		Sla.Pre = 5;
 800d598:	4b1c      	ldr	r3, [pc, #112]	; (800d60c <FastestRun+0x210>)
 800d59a:	4a21      	ldr	r2, [pc, #132]	; (800d620 <FastestRun+0x224>)
 800d59c:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
 800d59e:	4b1b      	ldr	r3, [pc, #108]	; (800d60c <FastestRun+0x210>)
 800d5a0:	4a1f      	ldr	r2, [pc, #124]	; (800d620 <FastestRun+0x224>)
 800d5a2:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.083;
 800d5a4:	4b19      	ldr	r3, [pc, #100]	; (800d60c <FastestRun+0x210>)
 800d5a6:	4a24      	ldr	r2, [pc, #144]	; (800d638 <FastestRun+0x23c>)
 800d5a8:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800d5aa:	4b18      	ldr	r3, [pc, #96]	; (800d60c <FastestRun+0x210>)
 800d5ac:	4a19      	ldr	r2, [pc, #100]	; (800d614 <FastestRun+0x218>)
 800d5ae:	60da      	str	r2, [r3, #12]
		Sla.Theta2 = 60;
 800d5b0:	4b16      	ldr	r3, [pc, #88]	; (800d60c <FastestRun+0x210>)
 800d5b2:	4a19      	ldr	r2, [pc, #100]	; (800d618 <FastestRun+0x21c>)
 800d5b4:	611a      	str	r2, [r3, #16]
		Sla.Theta3 = 90;
 800d5b6:	4b15      	ldr	r3, [pc, #84]	; (800d60c <FastestRun+0x210>)
 800d5b8:	4a13      	ldr	r2, [pc, #76]	; (800d608 <FastestRun+0x20c>)
 800d5ba:	615a      	str	r2, [r3, #20]
		break;
 800d5bc:	bf00      	nop

	}

	ChangeLED(4);
 800d5be:	2004      	movs	r0, #4
 800d5c0:	f002 f9a0 	bl	800f904 <ChangeLED>


	//flash
	flash_copy_to_ram();
 800d5c4:	f7fe fc44 	bl	800be50 <flash_copy_to_ram>
	//()

	//
	fast_run( X_GOAL_LESSER, Y_GOAL_LESSER, turn_mode);
 800d5c8:	79fb      	ldrb	r3, [r7, #7]
 800d5ca:	461a      	mov	r2, r3
 800d5cc:	2101      	movs	r1, #1
 800d5ce:	2002      	movs	r0, #2
 800d5d0:	f7ff fb8e 	bl	800ccf0 <fast_run>

	//
	Decel(45,0);
 800d5d4:	eddf 0a19 	vldr	s1, [pc, #100]	; 800d63c <FastestRun+0x240>
 800d5d8:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800d640 <FastestRun+0x244>
 800d5dc:	f7fc fdc8 	bl	800a170 <Decel>
	//
	Signal(7);
 800d5e0:	2007      	movs	r0, #7
 800d5e2:	f000 fb27 	bl	800dc34 <Signal>

}
 800d5e6:	bf00      	nop
 800d5e8:	3708      	adds	r7, #8
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	bd80      	pop	{r7, pc}
 800d5ee:	bf00      	nop
 800d5f0:	20000478 	.word	0x20000478
 800d5f4:	08019fb0 	.word	0x08019fb0
 800d5f8:	08019fbc 	.word	0x08019fbc
 800d5fc:	2000043c 	.word	0x2000043c
 800d600:	08019f68 	.word	0x08019f68
 800d604:	2000052c 	.word	0x2000052c
 800d608:	42b40000 	.word	0x42b40000
 800d60c:	20000454 	.word	0x20000454
 800d610:	3c656042 	.word	0x3c656042
 800d614:	41f00000 	.word	0x41f00000
 800d618:	42700000 	.word	0x42700000
 800d61c:	43070000 	.word	0x43070000
 800d620:	40a00000 	.word	0x40a00000
 800d624:	3cdfa440 	.word	0x3cdfa440
 800d628:	43340000 	.word	0x43340000
 800d62c:	40c00000 	.word	0x40c00000
 800d630:	3d376b3c 	.word	0x3d376b3c
 800d634:	43700000 	.word	0x43700000
 800d638:	3da9fbe7 	.word	0x3da9fbe7
 800d63c:	00000000 	.word	0x00000000
 800d640:	42340000 	.word	0x42340000

0800d644 <Explore>:
void Explore()
{
 800d644:	b580      	push	{r7, lr}
 800d646:	b084      	sub	sp, #16
 800d648:	af00      	add	r7, sp, #0
	//70~6RAM
	//flashram
	//flashram

	HAL_Delay(250);
 800d64a:	20fa      	movs	r0, #250	; 0xfa
 800d64c:	f002 fb4a 	bl	800fce4 <HAL_Delay>
	Photo[FR] = 0;
 800d650:	4b8b      	ldr	r3, [pc, #556]	; (800d880 <Explore+0x23c>)
 800d652:	f04f 0200 	mov.w	r2, #0
 800d656:	60da      	str	r2, [r3, #12]
	  int8_t mode=1;
 800d658:	2301      	movs	r3, #1
 800d65a:	71fb      	strb	r3, [r7, #7]
	  printf("mode : %d\r\n", mode);
 800d65c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d660:	4619      	mov	r1, r3
 800d662:	4888      	ldr	r0, [pc, #544]	; (800d884 <Explore+0x240>)
 800d664:	f008 f994 	bl	8015990 <iprintf>
	  ModeSelect( 1, 2, &mode);
 800d668:	1dfb      	adds	r3, r7, #7
 800d66a:	461a      	mov	r2, r3
 800d66c:	2102      	movs	r1, #2
 800d66e:	2001      	movs	r0, #1
 800d670:	f000 fb32 	bl	800dcd8 <ModeSelect>
	  Signal( mode );
 800d674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d678:	4618      	mov	r0, r3
 800d67a:	f000 fadb 	bl	800dc34 <Signal>
	  printf("Switch\r\n");
 800d67e:	4882      	ldr	r0, [pc, #520]	; (800d888 <Explore+0x244>)
 800d680:	f008 f9fa 	bl	8015a78 <puts>

		HAL_Delay(250);
 800d684:	20fa      	movs	r0, #250	; 0xfa
 800d686:	f002 fb2d 	bl	800fce4 <HAL_Delay>
		Photo[FR] = 0;
 800d68a:	4b7d      	ldr	r3, [pc, #500]	; (800d880 <Explore+0x23c>)
 800d68c:	f04f 0200 	mov.w	r2, #0
 800d690:	60da      	str	r2, [r3, #12]
		  int8_t mode2=1;
 800d692:	2301      	movs	r3, #1
 800d694:	71bb      	strb	r3, [r7, #6]
		  printf("mode : %d\r\n", mode2);
 800d696:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d69a:	4619      	mov	r1, r3
 800d69c:	4879      	ldr	r0, [pc, #484]	; (800d884 <Explore+0x240>)
 800d69e:	f008 f977 	bl	8015990 <iprintf>
		  ModeSelect( 1, 3, &mode2);
 800d6a2:	1dbb      	adds	r3, r7, #6
 800d6a4:	461a      	mov	r2, r3
 800d6a6:	2103      	movs	r1, #3
 800d6a8:	2001      	movs	r0, #1
 800d6aa:	f000 fb15 	bl	800dcd8 <ModeSelect>
		  Signal( mode2 );
 800d6ae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	f000 fabe 	bl	800dc34 <Signal>
		  printf("Switch\r\n");
 800d6b8:	4873      	ldr	r0, [pc, #460]	; (800d888 <Explore+0x244>)
 800d6ba:	f008 f9dd 	bl	8015a78 <puts>
	InitExplore();
 800d6be:	f7ff fbb7 	bl	800ce30 <InitExplore>
//	printf(":%f, double:%f, double:%f, float:%f, float:%f",zg_offset,ImuAngV, ImuAngle, AngularV, Angle);
//}

	//
	//
	InitPosition();
 800d6c2:	f7fb fb99 	bl	8008df8 <InitPosition>
//	uint8_t x, y;
//	Pos.Car = north;
//	x=0,y=0;
	wall_init();
 800d6c6:	f7fe f813 	bl	800b6f0 <wall_init>
	//printf("4\r\n");
	//
	//int timer = 0;
	//
	TotalPulse[RIGHT] = 0;
 800d6ca:	4b70      	ldr	r3, [pc, #448]	; (800d88c <Explore+0x248>)
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	605a      	str	r2, [r3, #4]
	TotalPulse[LEFT] = 0;
 800d6d0:	4b6e      	ldr	r3, [pc, #440]	; (800d88c <Explore+0x248>)
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	601a      	str	r2, [r3, #0]
	TotalPulse[BODY] = 0;
 800d6d6:	4b6d      	ldr	r3, [pc, #436]	; (800d88c <Explore+0x248>)
 800d6d8:	2200      	movs	r2, #0
 800d6da:	609a      	str	r2, [r3, #8]
	//
	//while 
	//x,y,dir,sbrl, x2,y2,dir2,sbrl2
//void ChangeNowStatus()

	PIDChangeFlag(L_VELO_PID, 1);
 800d6dc:	2101      	movs	r1, #1
 800d6de:	2004      	movs	r0, #4
 800d6e0:	f000 f924 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_VELO_PID, 1);
 800d6e4:	2101      	movs	r1, #1
 800d6e6:	2005      	movs	r0, #5
 800d6e8:	f000 f920 	bl	800d92c <PIDChangeFlag>
	//printf(": BODY %d, LEFT %d, RIGHT %d\r\n",TotalPulse[BODY],TotalPulse[LEFT],TotalPulse[RIGHT]);
	//PIDChangeFlagStraight(N_WALL_PID);
	PIDChangeFlag(D_WALL_PID, 0);
 800d6ec:	2100      	movs	r1, #0
 800d6ee:	2001      	movs	r0, #1
 800d6f0:	f000 f91c 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(L_WALL_PID, 0);
 800d6f4:	2100      	movs	r1, #0
 800d6f6:	2002      	movs	r0, #2
 800d6f8:	f000 f918 	bl	800d92c <PIDChangeFlag>
	PIDChangeFlag(R_WALL_PID, 0);
 800d6fc:	2100      	movs	r1, #0
 800d6fe:	2003      	movs	r0, #3
 800d700:	f000 f914 	bl	800d92c <PIDChangeFlag>
	//PIDSetGain(D_WALL_PID, 10, 0, 0);
	//ExploreVelocity=180;

	ChangeLED(2);
 800d704:	2002      	movs	r0, #2
 800d706:	f002 f8fd 	bl	800f904 <ChangeLED>

	//
	char turn_mode;
	if(mode == 1)
 800d70a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d70e:	2b01      	cmp	r3, #1
 800d710:	d102      	bne.n	800d718 <Explore+0xd4>
	{
		turn_mode = 'T';
 800d712:	2354      	movs	r3, #84	; 0x54
 800d714:	73fb      	strb	r3, [r7, #15]
 800d716:	e005      	b.n	800d724 <Explore+0xe0>
	}
	else if(mode == 2)
 800d718:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d71c:	2b02      	cmp	r3, #2
 800d71e:	d101      	bne.n	800d724 <Explore+0xe0>
	{
		turn_mode = 'S';
 800d720:	2353      	movs	r3, #83	; 0x53
 800d722:	73fb      	strb	r3, [r7, #15]
	}
	//ExploreVelocity=135;
	switch(mode2)
 800d724:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d728:	2b02      	cmp	r3, #2
 800d72a:	d01b      	beq.n	800d764 <Explore+0x120>
 800d72c:	2b03      	cmp	r3, #3
 800d72e:	d02f      	beq.n	800d790 <Explore+0x14c>
 800d730:	2b01      	cmp	r3, #1
 800d732:	d144      	bne.n	800d7be <Explore+0x17a>
	{
	case 1:
		ExploreVelocity=90;
 800d734:	4b56      	ldr	r3, [pc, #344]	; (800d890 <Explore+0x24c>)
 800d736:	4a57      	ldr	r2, [pc, #348]	; (800d894 <Explore+0x250>)
 800d738:	601a      	str	r2, [r3, #0]
		//
		Sla.Pre = 8;
 800d73a:	4b57      	ldr	r3, [pc, #348]	; (800d898 <Explore+0x254>)
 800d73c:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 800d740:	601a      	str	r2, [r3, #0]
		Sla.Fol = 8;
 800d742:	4b55      	ldr	r3, [pc, #340]	; (800d898 <Explore+0x254>)
 800d744:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 800d748:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.014;
 800d74a:	4b53      	ldr	r3, [pc, #332]	; (800d898 <Explore+0x254>)
 800d74c:	4a53      	ldr	r2, [pc, #332]	; (800d89c <Explore+0x258>)
 800d74e:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800d750:	4b51      	ldr	r3, [pc, #324]	; (800d898 <Explore+0x254>)
 800d752:	4a53      	ldr	r2, [pc, #332]	; (800d8a0 <Explore+0x25c>)
 800d754:	60da      	str	r2, [r3, #12]
		Sla.Theta2 = 60;
 800d756:	4b50      	ldr	r3, [pc, #320]	; (800d898 <Explore+0x254>)
 800d758:	4a52      	ldr	r2, [pc, #328]	; (800d8a4 <Explore+0x260>)
 800d75a:	611a      	str	r2, [r3, #16]
		Sla.Theta3 = 90;
 800d75c:	4b4e      	ldr	r3, [pc, #312]	; (800d898 <Explore+0x254>)
 800d75e:	4a4d      	ldr	r2, [pc, #308]	; (800d894 <Explore+0x250>)
 800d760:	615a      	str	r2, [r3, #20]
		break;
 800d762:	e02c      	b.n	800d7be <Explore+0x17a>
	case 2:
		//
		ExploreVelocity=135;
 800d764:	4b4a      	ldr	r3, [pc, #296]	; (800d890 <Explore+0x24c>)
 800d766:	4a50      	ldr	r2, [pc, #320]	; (800d8a8 <Explore+0x264>)
 800d768:	601a      	str	r2, [r3, #0]
		Sla.Pre = 5;
 800d76a:	4b4b      	ldr	r3, [pc, #300]	; (800d898 <Explore+0x254>)
 800d76c:	4a4f      	ldr	r2, [pc, #316]	; (800d8ac <Explore+0x268>)
 800d76e:	601a      	str	r2, [r3, #0]
		Sla.Fol = 5;
 800d770:	4b49      	ldr	r3, [pc, #292]	; (800d898 <Explore+0x254>)
 800d772:	4a4e      	ldr	r2, [pc, #312]	; (800d8ac <Explore+0x268>)
 800d774:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.0273;
 800d776:	4b48      	ldr	r3, [pc, #288]	; (800d898 <Explore+0x254>)
 800d778:	4a4d      	ldr	r2, [pc, #308]	; (800d8b0 <Explore+0x26c>)
 800d77a:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800d77c:	4b46      	ldr	r3, [pc, #280]	; (800d898 <Explore+0x254>)
 800d77e:	4a48      	ldr	r2, [pc, #288]	; (800d8a0 <Explore+0x25c>)
 800d780:	60da      	str	r2, [r3, #12]
		Sla.Theta2 = 60;
 800d782:	4b45      	ldr	r3, [pc, #276]	; (800d898 <Explore+0x254>)
 800d784:	4a47      	ldr	r2, [pc, #284]	; (800d8a4 <Explore+0x260>)
 800d786:	611a      	str	r2, [r3, #16]
		Sla.Theta3 = 90;
 800d788:	4b43      	ldr	r3, [pc, #268]	; (800d898 <Explore+0x254>)
 800d78a:	4a42      	ldr	r2, [pc, #264]	; (800d894 <Explore+0x250>)
 800d78c:	615a      	str	r2, [r3, #20]
		break;
 800d78e:	e016      	b.n	800d7be <Explore+0x17a>
	case 3:
		//
		ExploreVelocity=180;
 800d790:	4b3f      	ldr	r3, [pc, #252]	; (800d890 <Explore+0x24c>)
 800d792:	4a48      	ldr	r2, [pc, #288]	; (800d8b4 <Explore+0x270>)
 800d794:	601a      	str	r2, [r3, #0]
		Sla.Pre = 4;
 800d796:	4b40      	ldr	r3, [pc, #256]	; (800d898 <Explore+0x254>)
 800d798:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800d79c:	601a      	str	r2, [r3, #0]
		Sla.Fol = 6;
 800d79e:	4b3e      	ldr	r3, [pc, #248]	; (800d898 <Explore+0x254>)
 800d7a0:	4a45      	ldr	r2, [pc, #276]	; (800d8b8 <Explore+0x274>)
 800d7a2:	605a      	str	r2, [r3, #4]
		Sla.Alpha = 0.04478;
 800d7a4:	4b3c      	ldr	r3, [pc, #240]	; (800d898 <Explore+0x254>)
 800d7a6:	4a45      	ldr	r2, [pc, #276]	; (800d8bc <Explore+0x278>)
 800d7a8:	609a      	str	r2, [r3, #8]
		Sla.Theta1 = 30;
 800d7aa:	4b3b      	ldr	r3, [pc, #236]	; (800d898 <Explore+0x254>)
 800d7ac:	4a3c      	ldr	r2, [pc, #240]	; (800d8a0 <Explore+0x25c>)
 800d7ae:	60da      	str	r2, [r3, #12]
		Sla.Theta2 = 60;
 800d7b0:	4b39      	ldr	r3, [pc, #228]	; (800d898 <Explore+0x254>)
 800d7b2:	4a3c      	ldr	r2, [pc, #240]	; (800d8a4 <Explore+0x260>)
 800d7b4:	611a      	str	r2, [r3, #16]
		Sla.Theta3 = 90;
 800d7b6:	4b38      	ldr	r3, [pc, #224]	; (800d898 <Explore+0x254>)
 800d7b8:	4a36      	ldr	r2, [pc, #216]	; (800d894 <Explore+0x250>)
 800d7ba:	615a      	str	r2, [r3, #20]
		break;
 800d7bc:	bf00      	nop
	//
//	while(1)
//	{
//
//	}
	int i=0;
 800d7be:	2300      	movs	r3, #0
 800d7c0:	60bb      	str	r3, [r7, #8]
	SearchOrFast = 0;
 800d7c2:	4b3f      	ldr	r3, [pc, #252]	; (800d8c0 <Explore+0x27c>)
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	601a      	str	r2, [r3, #0]
	Pos.Dir = front;
 800d7c8:	4b3e      	ldr	r3, [pc, #248]	; (800d8c4 <Explore+0x280>)
 800d7ca:	2200      	movs	r2, #0
 800d7cc:	709a      	strb	r2, [r3, #2]
	Pos.Car = north;
 800d7ce:	4b3d      	ldr	r3, [pc, #244]	; (800d8c4 <Explore+0x280>)
 800d7d0:	2200      	movs	r2, #0
 800d7d2:	70da      	strb	r2, [r3, #3]
	Pos.NextX = Pos.X;
 800d7d4:	4b3b      	ldr	r3, [pc, #236]	; (800d8c4 <Explore+0x280>)
 800d7d6:	781a      	ldrb	r2, [r3, #0]
 800d7d8:	4b3a      	ldr	r3, [pc, #232]	; (800d8c4 <Explore+0x280>)
 800d7da:	719a      	strb	r2, [r3, #6]
	Pos.NextY = Pos.Y + 1;
 800d7dc:	4b39      	ldr	r3, [pc, #228]	; (800d8c4 <Explore+0x280>)
 800d7de:	785b      	ldrb	r3, [r3, #1]
 800d7e0:	3301      	adds	r3, #1
 800d7e2:	b2da      	uxtb	r2, r3
 800d7e4:	4b37      	ldr	r3, [pc, #220]	; (800d8c4 <Explore+0x280>)
 800d7e6:	71da      	strb	r2, [r3, #7]
	Pos.NextCar = north;
 800d7e8:	4b36      	ldr	r3, [pc, #216]	; (800d8c4 <Explore+0x280>)
 800d7ea:	2200      	movs	r2, #0
 800d7ec:	725a      	strb	r2, [r3, #9]
	Accel(61.5, ExploreVelocity);
 800d7ee:	4b28      	ldr	r3, [pc, #160]	; (800d890 <Explore+0x24c>)
 800d7f0:	edd3 7a00 	vldr	s15, [r3]
 800d7f4:	eef0 0a67 	vmov.f32	s1, s15
 800d7f8:	ed9f 0a33 	vldr	s0, [pc, #204]	; 800d8c8 <Explore+0x284>
 800d7fc:	f7fc fbf0 	bl	8009fe0 <Accel>
 	Pos.X = Pos.NextX;
 800d800:	4b30      	ldr	r3, [pc, #192]	; (800d8c4 <Explore+0x280>)
 800d802:	799a      	ldrb	r2, [r3, #6]
 800d804:	4b2f      	ldr	r3, [pc, #188]	; (800d8c4 <Explore+0x280>)
 800d806:	701a      	strb	r2, [r3, #0]
    Pos.Y = Pos.NextY;
 800d808:	4b2e      	ldr	r3, [pc, #184]	; (800d8c4 <Explore+0x280>)
 800d80a:	79da      	ldrb	r2, [r3, #7]
 800d80c:	4b2d      	ldr	r3, [pc, #180]	; (800d8c4 <Explore+0x280>)
 800d80e:	705a      	strb	r2, [r3, #1]
	Pos.Car = Pos.NextCar;
 800d810:	4b2c      	ldr	r3, [pc, #176]	; (800d8c4 <Explore+0x280>)
 800d812:	7a5a      	ldrb	r2, [r3, #9]
 800d814:	4b2b      	ldr	r3, [pc, #172]	; (800d8c4 <Explore+0x280>)
 800d816:	70da      	strb	r2, [r3, #3]
	//uint8_t xlog[10]={0},ylog[10]={0};

	while(  !( (X_GOAL_LESSER <= Pos.X) && (Pos.X <= X_GOAL_LARGER) ) ||  !( ( Y_GOAL_LESSER <= Pos.Y) && (Pos.Y <= Y_GOAL_LARGER) )  ) //&&  (1/*0)*/ //
 800d818:	e012      	b.n	800d840 <Explore+0x1fc>
		//
		//
		//

		//
		i++;
 800d81a:	68bb      	ldr	r3, [r7, #8]
 800d81c:	3301      	adds	r3, #1
 800d81e:	60bb      	str	r3, [r7, #8]
		if(i%2)
 800d820:	68bb      	ldr	r3, [r7, #8]
 800d822:	f003 0301 	and.w	r3, r3, #1
 800d826:	2b00      	cmp	r3, #0
 800d828:	d003      	beq.n	800d832 <Explore+0x1ee>
			ChangeLED(7);
 800d82a:	2007      	movs	r0, #7
 800d82c:	f002 f86a 	bl	800f904 <ChangeLED>
 800d830:	e002      	b.n	800d838 <Explore+0x1f4>
		else
			ChangeLED(0);
 800d832:	2000      	movs	r0, #0
 800d834:	f002 f866 	bl	800f904 <ChangeLED>

		//ChangeLED(0);
		//
		//
		//LeftHandJudge('T');
		KyushinJudge( turn_mode );
 800d838:	7bfb      	ldrb	r3, [r7, #15]
 800d83a:	4618      	mov	r0, r3
 800d83c:	f7fe fb94 	bl	800bf68 <KyushinJudge>
	while(  !( (X_GOAL_LESSER <= Pos.X) && (Pos.X <= X_GOAL_LARGER) ) ||  !( ( Y_GOAL_LESSER <= Pos.Y) && (Pos.Y <= Y_GOAL_LARGER) )  ) //&&  (1/*0)*/ //
 800d840:	4b20      	ldr	r3, [pc, #128]	; (800d8c4 <Explore+0x280>)
 800d842:	781b      	ldrb	r3, [r3, #0]
 800d844:	2b01      	cmp	r3, #1
 800d846:	d9e8      	bls.n	800d81a <Explore+0x1d6>
 800d848:	4b1e      	ldr	r3, [pc, #120]	; (800d8c4 <Explore+0x280>)
 800d84a:	781b      	ldrb	r3, [r3, #0]
 800d84c:	2b02      	cmp	r3, #2
 800d84e:	d8e4      	bhi.n	800d81a <Explore+0x1d6>
 800d850:	4b1c      	ldr	r3, [pc, #112]	; (800d8c4 <Explore+0x280>)
 800d852:	785b      	ldrb	r3, [r3, #1]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d0e0      	beq.n	800d81a <Explore+0x1d6>
 800d858:	4b1a      	ldr	r3, [pc, #104]	; (800d8c4 <Explore+0x280>)
 800d85a:	785b      	ldrb	r3, [r3, #1]
 800d85c:	2b01      	cmp	r3, #1
 800d85e:	d8dc      	bhi.n	800d81a <Explore+0x1d6>
		UpdateMap();
		// ()
		my_direction = DetermineDirection();
#endif
	}
	Decel(45, 0);
 800d860:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800d8cc <Explore+0x288>
 800d864:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800d8d0 <Explore+0x28c>
 800d868:	f7fc fc82 	bl	800a170 <Decel>

	//
	//

	//flash
	Flash_clear_sector1();
 800d86c:	f001 fe56 	bl	800f51c <Flash_clear_sector1>
	//
	flash_store_init();
 800d870:	f7fd fed6 	bl	800b620 <flash_store_init>

	//
	Signal(7);
 800d874:	2007      	movs	r0, #7
 800d876:	f000 f9dd 	bl	800dc34 <Signal>

	//flash
	while(1)
	{
		wall_ram_print();
 800d87a:	f7fe fa87 	bl	800bd8c <wall_ram_print>
 800d87e:	e7fc      	b.n	800d87a <Explore+0x236>
 800d880:	20000478 	.word	0x20000478
 800d884:	08019fb0 	.word	0x08019fb0
 800d888:	08019fbc 	.word	0x08019fbc
 800d88c:	2000043c 	.word	0x2000043c
 800d890:	2000052c 	.word	0x2000052c
 800d894:	42b40000 	.word	0x42b40000
 800d898:	20000454 	.word	0x20000454
 800d89c:	3c656042 	.word	0x3c656042
 800d8a0:	41f00000 	.word	0x41f00000
 800d8a4:	42700000 	.word	0x42700000
 800d8a8:	43070000 	.word	0x43070000
 800d8ac:	40a00000 	.word	0x40a00000
 800d8b0:	3cdfa440 	.word	0x3cdfa440
 800d8b4:	43340000 	.word	0x43340000
 800d8b8:	40c00000 	.word	0x40c00000
 800d8bc:	3d376b3c 	.word	0x3d376b3c
 800d8c0:	200003fc 	.word	0x200003fc
 800d8c4:	20000000 	.word	0x20000000
 800d8c8:	42760000 	.word	0x42760000
 800d8cc:	00000000 	.word	0x00000000
 800d8d0:	42340000 	.word	0x42340000

0800d8d4 <PIDSetGain>:
//		elast[i] = 0;
//		//PidFlag[i] = 0;
//	}
//}
void PIDSetGain(int n, float kp, float ki, float kd)	//
{
 800d8d4:	b480      	push	{r7}
 800d8d6:	b085      	sub	sp, #20
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	60f8      	str	r0, [r7, #12]
 800d8dc:	ed87 0a02 	vstr	s0, [r7, #8]
 800d8e0:	edc7 0a01 	vstr	s1, [r7, #4]
 800d8e4:	ed87 1a00 	vstr	s2, [r7]
	Pid[n].KP = kp;
 800d8e8:	4a0f      	ldr	r2, [pc, #60]	; (800d928 <PIDSetGain+0x54>)
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	212c      	movs	r1, #44	; 0x2c
 800d8ee:	fb01 f303 	mul.w	r3, r1, r3
 800d8f2:	4413      	add	r3, r2
 800d8f4:	68ba      	ldr	r2, [r7, #8]
 800d8f6:	601a      	str	r2, [r3, #0]
	Pid[n].KI = ki;
 800d8f8:	4a0b      	ldr	r2, [pc, #44]	; (800d928 <PIDSetGain+0x54>)
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	212c      	movs	r1, #44	; 0x2c
 800d8fe:	fb01 f303 	mul.w	r3, r1, r3
 800d902:	4413      	add	r3, r2
 800d904:	3304      	adds	r3, #4
 800d906:	687a      	ldr	r2, [r7, #4]
 800d908:	601a      	str	r2, [r3, #0]
	Pid[n].KD = kd;
 800d90a:	4a07      	ldr	r2, [pc, #28]	; (800d928 <PIDSetGain+0x54>)
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	212c      	movs	r1, #44	; 0x2c
 800d910:	fb01 f303 	mul.w	r3, r1, r3
 800d914:	4413      	add	r3, r2
 800d916:	3308      	adds	r3, #8
 800d918:	683a      	ldr	r2, [r7, #0]
 800d91a:	601a      	str	r2, [r3, #0]

}
 800d91c:	bf00      	nop
 800d91e:	3714      	adds	r7, #20
 800d920:	46bd      	mov	sp, r7
 800d922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d926:	4770      	bx	lr
 800d928:	2000026c 	.word	0x2000026c

0800d92c <PIDChangeFlag>:
//	ei[n] = 0;
//	elast[n] = 0;
//}

void PIDChangeFlag(int n, int on_or_off)
{
 800d92c:	b480      	push	{r7}
 800d92e:	b083      	sub	sp, #12
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
 800d934:	6039      	str	r1, [r7, #0]
	Pid[n].flag = on_or_off;
 800d936:	4a07      	ldr	r2, [pc, #28]	; (800d954 <PIDChangeFlag+0x28>)
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	212c      	movs	r1, #44	; 0x2c
 800d93c:	fb01 f303 	mul.w	r3, r1, r3
 800d940:	4413      	add	r3, r2
 800d942:	3328      	adds	r3, #40	; 0x28
 800d944:	683a      	ldr	r2, [r7, #0]
 800d946:	601a      	str	r2, [r3, #0]
}
 800d948:	bf00      	nop
 800d94a:	370c      	adds	r7, #12
 800d94c:	46bd      	mov	sp, r7
 800d94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d952:	4770      	bx	lr
 800d954:	2000026c 	.word	0x2000026c

0800d958 <PIDReset>:
int PIDGetFlag(int n)
{
	return Pid[n].flag;
}
void PIDReset(int n)
{
 800d958:	b480      	push	{r7}
 800d95a:	b083      	sub	sp, #12
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
	//
	Pid[n].e = 0;
 800d960:	4a1b      	ldr	r2, [pc, #108]	; (800d9d0 <PIDReset+0x78>)
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	212c      	movs	r1, #44	; 0x2c
 800d966:	fb01 f303 	mul.w	r3, r1, r3
 800d96a:	4413      	add	r3, r2
 800d96c:	330c      	adds	r3, #12
 800d96e:	f04f 0200 	mov.w	r2, #0
 800d972:	601a      	str	r2, [r3, #0]
	Pid[n].ei = 0;
 800d974:	4a16      	ldr	r2, [pc, #88]	; (800d9d0 <PIDReset+0x78>)
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	212c      	movs	r1, #44	; 0x2c
 800d97a:	fb01 f303 	mul.w	r3, r1, r3
 800d97e:	4413      	add	r3, r2
 800d980:	3310      	adds	r3, #16
 800d982:	f04f 0200 	mov.w	r2, #0
 800d986:	601a      	str	r2, [r3, #0]
	Pid[n].ed = 0;
 800d988:	4a11      	ldr	r2, [pc, #68]	; (800d9d0 <PIDReset+0x78>)
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	212c      	movs	r1, #44	; 0x2c
 800d98e:	fb01 f303 	mul.w	r3, r1, r3
 800d992:	4413      	add	r3, r2
 800d994:	3314      	adds	r3, #20
 800d996:	f04f 0200 	mov.w	r2, #0
 800d99a:	601a      	str	r2, [r3, #0]
	Pid[n].elast = 0;
 800d99c:	4a0c      	ldr	r2, [pc, #48]	; (800d9d0 <PIDReset+0x78>)
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	212c      	movs	r1, #44	; 0x2c
 800d9a2:	fb01 f303 	mul.w	r3, r1, r3
 800d9a6:	4413      	add	r3, r2
 800d9a8:	3318      	adds	r3, #24
 800d9aa:	f04f 0200 	mov.w	r2, #0
 800d9ae:	601a      	str	r2, [r3, #0]
	Pid[n].out = 0;
 800d9b0:	4a07      	ldr	r2, [pc, #28]	; (800d9d0 <PIDReset+0x78>)
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	212c      	movs	r1, #44	; 0x2c
 800d9b6:	fb01 f303 	mul.w	r3, r1, r3
 800d9ba:	4413      	add	r3, r2
 800d9bc:	3324      	adds	r3, #36	; 0x24
 800d9be:	2200      	movs	r2, #0
 800d9c0:	601a      	str	r2, [r3, #0]
}
 800d9c2:	bf00      	nop
 800d9c4:	370c      	adds	r7, #12
 800d9c6:	46bd      	mov	sp, r7
 800d9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9cc:	4770      	bx	lr
 800d9ce:	bf00      	nop
 800d9d0:	2000026c 	.word	0x2000026c

0800d9d4 <PIDControl>:
//{
//	Pid[n].target = target;
//	Pid[n].current = current;
//}
inline int PIDControl(int n, float target, float current)
{
 800d9d4:	b590      	push	{r4, r7, lr}
 800d9d6:	b085      	sub	sp, #20
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	60f8      	str	r0, [r7, #12]
 800d9dc:	ed87 0a02 	vstr	s0, [r7, #8]
 800d9e0:	edc7 0a01 	vstr	s1, [r7, #4]
	//PIDInput( n, target, current);
	//PIDCalculate( n, T );
	//0
	if(Pid[n].flag == 0)
 800d9e4:	4a90      	ldr	r2, [pc, #576]	; (800dc28 <PIDControl+0x254>)
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	212c      	movs	r1, #44	; 0x2c
 800d9ea:	fb01 f303 	mul.w	r3, r1, r3
 800d9ee:	4413      	add	r3, r2
 800d9f0:	3328      	adds	r3, #40	; 0x28
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d132      	bne.n	800da5e <PIDControl+0x8a>
	{
		Pid[n].e = 0.0f;
 800d9f8:	4a8b      	ldr	r2, [pc, #556]	; (800dc28 <PIDControl+0x254>)
 800d9fa:	68fb      	ldr	r3, [r7, #12]
 800d9fc:	212c      	movs	r1, #44	; 0x2c
 800d9fe:	fb01 f303 	mul.w	r3, r1, r3
 800da02:	4413      	add	r3, r2
 800da04:	330c      	adds	r3, #12
 800da06:	f04f 0200 	mov.w	r2, #0
 800da0a:	601a      	str	r2, [r3, #0]
		Pid[n].ei = 0.0f;
 800da0c:	4a86      	ldr	r2, [pc, #536]	; (800dc28 <PIDControl+0x254>)
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	212c      	movs	r1, #44	; 0x2c
 800da12:	fb01 f303 	mul.w	r3, r1, r3
 800da16:	4413      	add	r3, r2
 800da18:	3310      	adds	r3, #16
 800da1a:	f04f 0200 	mov.w	r2, #0
 800da1e:	601a      	str	r2, [r3, #0]
		Pid[n].ed = 0.0f;
 800da20:	4a81      	ldr	r2, [pc, #516]	; (800dc28 <PIDControl+0x254>)
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	212c      	movs	r1, #44	; 0x2c
 800da26:	fb01 f303 	mul.w	r3, r1, r3
 800da2a:	4413      	add	r3, r2
 800da2c:	3314      	adds	r3, #20
 800da2e:	f04f 0200 	mov.w	r2, #0
 800da32:	601a      	str	r2, [r3, #0]
		Pid[n].elast = 0.0f;
 800da34:	4a7c      	ldr	r2, [pc, #496]	; (800dc28 <PIDControl+0x254>)
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	212c      	movs	r1, #44	; 0x2c
 800da3a:	fb01 f303 	mul.w	r3, r1, r3
 800da3e:	4413      	add	r3, r2
 800da40:	3318      	adds	r3, #24
 800da42:	f04f 0200 	mov.w	r2, #0
 800da46:	601a      	str	r2, [r3, #0]
		Pid[n].out = 0;
 800da48:	4a77      	ldr	r2, [pc, #476]	; (800dc28 <PIDControl+0x254>)
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	212c      	movs	r1, #44	; 0x2c
 800da4e:	fb01 f303 	mul.w	r3, r1, r3
 800da52:	4413      	add	r3, r2
 800da54:	3324      	adds	r3, #36	; 0x24
 800da56:	2200      	movs	r2, #0
 800da58:	601a      	str	r2, [r3, #0]
		return 0;
 800da5a:	2300      	movs	r3, #0
 800da5c:	e0df      	b.n	800dc1e <PIDControl+0x24a>
		//PIDReset(n);
	}
	else
	{
		Pid[n].target = target;
 800da5e:	4a72      	ldr	r2, [pc, #456]	; (800dc28 <PIDControl+0x254>)
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	212c      	movs	r1, #44	; 0x2c
 800da64:	fb01 f303 	mul.w	r3, r1, r3
 800da68:	4413      	add	r3, r2
 800da6a:	3320      	adds	r3, #32
 800da6c:	68ba      	ldr	r2, [r7, #8]
 800da6e:	601a      	str	r2, [r3, #0]
		Pid[n].current = current;
 800da70:	4a6d      	ldr	r2, [pc, #436]	; (800dc28 <PIDControl+0x254>)
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	212c      	movs	r1, #44	; 0x2c
 800da76:	fb01 f303 	mul.w	r3, r1, r3
 800da7a:	4413      	add	r3, r2
 800da7c:	331c      	adds	r3, #28
 800da7e:	687a      	ldr	r2, [r7, #4]
 800da80:	601a      	str	r2, [r3, #0]

		Pid[n].e = Pid[n].target - Pid[n].current;
 800da82:	4a69      	ldr	r2, [pc, #420]	; (800dc28 <PIDControl+0x254>)
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	212c      	movs	r1, #44	; 0x2c
 800da88:	fb01 f303 	mul.w	r3, r1, r3
 800da8c:	4413      	add	r3, r2
 800da8e:	3320      	adds	r3, #32
 800da90:	ed93 7a00 	vldr	s14, [r3]
 800da94:	4a64      	ldr	r2, [pc, #400]	; (800dc28 <PIDControl+0x254>)
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	212c      	movs	r1, #44	; 0x2c
 800da9a:	fb01 f303 	mul.w	r3, r1, r3
 800da9e:	4413      	add	r3, r2
 800daa0:	331c      	adds	r3, #28
 800daa2:	edd3 7a00 	vldr	s15, [r3]
 800daa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800daaa:	4a5f      	ldr	r2, [pc, #380]	; (800dc28 <PIDControl+0x254>)
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	212c      	movs	r1, #44	; 0x2c
 800dab0:	fb01 f303 	mul.w	r3, r1, r3
 800dab4:	4413      	add	r3, r2
 800dab6:	330c      	adds	r3, #12
 800dab8:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].ei += Pid[n].e * pid_T;
 800dabc:	4a5a      	ldr	r2, [pc, #360]	; (800dc28 <PIDControl+0x254>)
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	212c      	movs	r1, #44	; 0x2c
 800dac2:	fb01 f303 	mul.w	r3, r1, r3
 800dac6:	4413      	add	r3, r2
 800dac8:	3310      	adds	r3, #16
 800daca:	ed93 7a00 	vldr	s14, [r3]
 800dace:	4a56      	ldr	r2, [pc, #344]	; (800dc28 <PIDControl+0x254>)
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	212c      	movs	r1, #44	; 0x2c
 800dad4:	fb01 f303 	mul.w	r3, r1, r3
 800dad8:	4413      	add	r3, r2
 800dada:	330c      	adds	r3, #12
 800dadc:	edd3 7a00 	vldr	s15, [r3]
 800dae0:	eddf 6a52 	vldr	s13, [pc, #328]	; 800dc2c <PIDControl+0x258>
 800dae4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800dae8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800daec:	4a4e      	ldr	r2, [pc, #312]	; (800dc28 <PIDControl+0x254>)
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	212c      	movs	r1, #44	; 0x2c
 800daf2:	fb01 f303 	mul.w	r3, r1, r3
 800daf6:	4413      	add	r3, r2
 800daf8:	3310      	adds	r3, #16
 800dafa:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].ed = ( Pid[n].e - Pid[n].elast ) * pid_DT;
 800dafe:	4a4a      	ldr	r2, [pc, #296]	; (800dc28 <PIDControl+0x254>)
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	212c      	movs	r1, #44	; 0x2c
 800db04:	fb01 f303 	mul.w	r3, r1, r3
 800db08:	4413      	add	r3, r2
 800db0a:	330c      	adds	r3, #12
 800db0c:	ed93 7a00 	vldr	s14, [r3]
 800db10:	4a45      	ldr	r2, [pc, #276]	; (800dc28 <PIDControl+0x254>)
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	212c      	movs	r1, #44	; 0x2c
 800db16:	fb01 f303 	mul.w	r3, r1, r3
 800db1a:	4413      	add	r3, r2
 800db1c:	3318      	adds	r3, #24
 800db1e:	edd3 7a00 	vldr	s15, [r3]
 800db22:	ee77 7a67 	vsub.f32	s15, s14, s15
 800db26:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800dc30 <PIDControl+0x25c>
 800db2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800db2e:	4a3e      	ldr	r2, [pc, #248]	; (800dc28 <PIDControl+0x254>)
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	212c      	movs	r1, #44	; 0x2c
 800db34:	fb01 f303 	mul.w	r3, r1, r3
 800db38:	4413      	add	r3, r2
 800db3a:	3314      	adds	r3, #20
 800db3c:	edc3 7a00 	vstr	s15, [r3]
		Pid[n].elast = Pid[n].e;
 800db40:	4a39      	ldr	r2, [pc, #228]	; (800dc28 <PIDControl+0x254>)
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	212c      	movs	r1, #44	; 0x2c
 800db46:	fb01 f303 	mul.w	r3, r1, r3
 800db4a:	4413      	add	r3, r2
 800db4c:	330c      	adds	r3, #12
 800db4e:	681a      	ldr	r2, [r3, #0]
 800db50:	4935      	ldr	r1, [pc, #212]	; (800dc28 <PIDControl+0x254>)
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	202c      	movs	r0, #44	; 0x2c
 800db56:	fb00 f303 	mul.w	r3, r0, r3
 800db5a:	440b      	add	r3, r1
 800db5c:	3318      	adds	r3, #24
 800db5e:	601a      	str	r2, [r3, #0]
		Pid[n].out = round(Pid[n].KP*Pid[n].e + Pid[n].KI*Pid[n].ei + Pid[n].KD*Pid[n].ed);
 800db60:	4a31      	ldr	r2, [pc, #196]	; (800dc28 <PIDControl+0x254>)
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	212c      	movs	r1, #44	; 0x2c
 800db66:	fb01 f303 	mul.w	r3, r1, r3
 800db6a:	4413      	add	r3, r2
 800db6c:	ed93 7a00 	vldr	s14, [r3]
 800db70:	4a2d      	ldr	r2, [pc, #180]	; (800dc28 <PIDControl+0x254>)
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	212c      	movs	r1, #44	; 0x2c
 800db76:	fb01 f303 	mul.w	r3, r1, r3
 800db7a:	4413      	add	r3, r2
 800db7c:	330c      	adds	r3, #12
 800db7e:	edd3 7a00 	vldr	s15, [r3]
 800db82:	ee27 7a27 	vmul.f32	s14, s14, s15
 800db86:	4a28      	ldr	r2, [pc, #160]	; (800dc28 <PIDControl+0x254>)
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	212c      	movs	r1, #44	; 0x2c
 800db8c:	fb01 f303 	mul.w	r3, r1, r3
 800db90:	4413      	add	r3, r2
 800db92:	3304      	adds	r3, #4
 800db94:	edd3 6a00 	vldr	s13, [r3]
 800db98:	4a23      	ldr	r2, [pc, #140]	; (800dc28 <PIDControl+0x254>)
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	212c      	movs	r1, #44	; 0x2c
 800db9e:	fb01 f303 	mul.w	r3, r1, r3
 800dba2:	4413      	add	r3, r2
 800dba4:	3310      	adds	r3, #16
 800dba6:	edd3 7a00 	vldr	s15, [r3]
 800dbaa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dbae:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dbb2:	4a1d      	ldr	r2, [pc, #116]	; (800dc28 <PIDControl+0x254>)
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	212c      	movs	r1, #44	; 0x2c
 800dbb8:	fb01 f303 	mul.w	r3, r1, r3
 800dbbc:	4413      	add	r3, r2
 800dbbe:	3308      	adds	r3, #8
 800dbc0:	edd3 6a00 	vldr	s13, [r3]
 800dbc4:	4a18      	ldr	r2, [pc, #96]	; (800dc28 <PIDControl+0x254>)
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	212c      	movs	r1, #44	; 0x2c
 800dbca:	fb01 f303 	mul.w	r3, r1, r3
 800dbce:	4413      	add	r3, r2
 800dbd0:	3314      	adds	r3, #20
 800dbd2:	edd3 7a00 	vldr	s15, [r3]
 800dbd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dbda:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dbde:	ee17 0a90 	vmov	r0, s15
 800dbe2:	f7fa fbe9 	bl	80083b8 <__aeabi_f2d>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	460c      	mov	r4, r1
 800dbea:	ec44 3b10 	vmov	d0, r3, r4
 800dbee:	f007 f809 	bl	8014c04 <round>
 800dbf2:	ec54 3b10 	vmov	r3, r4, d0
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	4621      	mov	r1, r4
 800dbfa:	f7fa fee5 	bl	80089c8 <__aeabi_d2iz>
 800dbfe:	4a0a      	ldr	r2, [pc, #40]	; (800dc28 <PIDControl+0x254>)
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	212c      	movs	r1, #44	; 0x2c
 800dc04:	fb01 f303 	mul.w	r3, r1, r3
 800dc08:	4413      	add	r3, r2
 800dc0a:	3324      	adds	r3, #36	; 0x24
 800dc0c:	6018      	str	r0, [r3, #0]
		return Pid[n].out;
 800dc0e:	4a06      	ldr	r2, [pc, #24]	; (800dc28 <PIDControl+0x254>)
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	212c      	movs	r1, #44	; 0x2c
 800dc14:	fb01 f303 	mul.w	r3, r1, r3
 800dc18:	4413      	add	r3, r2
 800dc1a:	3324      	adds	r3, #36	; 0x24
 800dc1c:	681b      	ldr	r3, [r3, #0]
	}
	//*output = Pid[n].out;
	//PIDOutput( n, output );

}
 800dc1e:	4618      	mov	r0, r3
 800dc20:	3714      	adds	r7, #20
 800dc22:	46bd      	mov	sp, r7
 800dc24:	bd90      	pop	{r4, r7, pc}
 800dc26:	bf00      	nop
 800dc28:	2000026c 	.word	0x2000026c
 800dc2c:	3a83126f 	.word	0x3a83126f
 800dc30:	4479ffff 	.word	0x4479ffff

0800dc34 <Signal>:
//while
//float Photo[4];

//led_driver
void Signal(int mode)
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b084      	sub	sp, #16
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	6078      	str	r0, [r7, #4]
	for(int i=0; i < 5; i++)
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	60fb      	str	r3, [r7, #12]
 800dc40:	e00e      	b.n	800dc60 <Signal+0x2c>
	{
		ChangeLED(mode);
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f001 fe5e 	bl	800f904 <ChangeLED>
		HAL_Delay(100);
 800dc48:	2064      	movs	r0, #100	; 0x64
 800dc4a:	f002 f84b 	bl	800fce4 <HAL_Delay>
		ChangeLED(0);
 800dc4e:	2000      	movs	r0, #0
 800dc50:	f001 fe58 	bl	800f904 <ChangeLED>
		HAL_Delay(100);
 800dc54:	2064      	movs	r0, #100	; 0x64
 800dc56:	f002 f845 	bl	800fce4 <HAL_Delay>
	for(int i=0; i < 5; i++)
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	3301      	adds	r3, #1
 800dc5e:	60fb      	str	r3, [r7, #12]
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	2b04      	cmp	r3, #4
 800dc64:	dded      	ble.n	800dc42 <Signal+0xe>
	}
}
 800dc66:	bf00      	nop
 800dc68:	3710      	adds	r7, #16
 800dc6a:	46bd      	mov	sp, r7
 800dc6c:	bd80      	pop	{r7, pc}
	...

0800dc70 <BatteryCheck>:

//battery_adc
void BatteryCheck(int adc_data)
{
 800dc70:	b580      	push	{r7, lr}
 800dc72:	b086      	sub	sp, #24
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]

	//
	float battery_voltage;//adc1[2] 
	battery_voltage = ADCToBatteryVoltage( adc_data, V_SPLIT_NUM, PIN_V_MAX ,ADC_RESOLUTION );
 800dc78:	ed9f 1a12 	vldr	s2, [pc, #72]	; 800dcc4 <BatteryCheck+0x54>
 800dc7c:	eddf 0a12 	vldr	s1, [pc, #72]	; 800dcc8 <BatteryCheck+0x58>
 800dc80:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 800dc84:	6878      	ldr	r0, [r7, #4]
 800dc86:	f7fc fe83 	bl	800a990 <ADCToBatteryVoltage>
 800dc8a:	ed87 0a05 	vstr	s0, [r7, #20]

	int led_pattern_num = IntegerPower(2, LED_NUM); //led
 800dc8e:	2103      	movs	r1, #3
 800dc90:	2002      	movs	r0, #2
 800dc92:	f7fc fea7 	bl	800a9e4 <IntegerPower>
 800dc96:	6138      	str	r0, [r7, #16]

	int battery_level = GetBatteryLevel( battery_voltage, BATTERY_MIN, BATTERY_MAX, led_pattern_num);
 800dc98:	6938      	ldr	r0, [r7, #16]
 800dc9a:	ed9f 1a0c 	vldr	s2, [pc, #48]	; 800dccc <BatteryCheck+0x5c>
 800dc9e:	eddf 0a0c 	vldr	s1, [pc, #48]	; 800dcd0 <BatteryCheck+0x60>
 800dca2:	ed97 0a05 	vldr	s0, [r7, #20]
 800dca6:	f7fc feba 	bl	800aa1e <GetBatteryLevel>
 800dcaa:	60f8      	str	r0, [r7, #12]

	printf("%d\r\n", battery_level);
 800dcac:	68f9      	ldr	r1, [r7, #12]
 800dcae:	4809      	ldr	r0, [pc, #36]	; (800dcd4 <BatteryCheck+0x64>)
 800dcb0:	f007 fe6e 	bl	8015990 <iprintf>
	Signal( battery_level );
 800dcb4:	68f8      	ldr	r0, [r7, #12]
 800dcb6:	f7ff ffbd 	bl	800dc34 <Signal>
}
 800dcba:	bf00      	nop
 800dcbc:	3718      	adds	r7, #24
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	bd80      	pop	{r7, pc}
 800dcc2:	bf00      	nop
 800dcc4:	45800000 	.word	0x45800000
 800dcc8:	40533333 	.word	0x40533333
 800dccc:	41066666 	.word	0x41066666
 800dcd0:	40e66666 	.word	0x40e66666
 800dcd4:	08019fc4 	.word	0x08019fc4

0800dcd8 <ModeSelect>:
//enc, emitter,receiver
//


void ModeSelect(int8_t min, int8_t max, int8_t *pMode)
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b086      	sub	sp, #24
 800dcdc:	af02      	add	r7, sp, #8
 800dcde:	4603      	mov	r3, r0
 800dce0:	603a      	str	r2, [r7, #0]
 800dce2:	71fb      	strb	r3, [r7, #7]
 800dce4:	460b      	mov	r3, r1
 800dce6:	71bb      	strb	r3, [r7, #6]
	//
	//0-7
	//
	EmitterON();
 800dce8:	f001 fdf0 	bl	800f8cc <EmitterON>
	ADCStart();
 800dcec:	f001 faf0 	bl	800f2d0 <ADCStart>
	HAL_TIM_Base_Start_IT(&htim8);
 800dcf0:	484b      	ldr	r0, [pc, #300]	; (800de20 <ModeSelect+0x148>)
 800dcf2:	f004 fec6 	bl	8012a82 <HAL_TIM_Base_Start_IT>
	//
	//
	EncoderStart();
 800dcf6:	f001 fdc9 	bl	800f88c <EncoderStart>
	HAL_Delay(1000);
 800dcfa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800dcfe:	f001 fff1 	bl	800fce4 <HAL_Delay>
	//while
	*pMode=min;
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	79fa      	ldrb	r2, [r7, #7]
 800dd06:	701a      	strb	r2, [r3, #0]

	//adc

	InitPulse((int *) &(TIM3->CNT), INITIAL_PULSE);
 800dd08:	f247 512f 	movw	r1, #29999	; 0x752f
 800dd0c:	4845      	ldr	r0, [pc, #276]	; (800de24 <ModeSelect+0x14c>)
 800dd0e:	f7fc fdc7 	bl	800a8a0 <InitPulse>

	int ENC3_LEFT;
	while(Photo[FR]/**/ < 250/**/) //
 800dd12:	e06d      	b.n	800ddf0 <ModeSelect+0x118>
	{
		printf("Photo[FR] : %f, ENC3 : %d\r\n", Photo[FR], ENC3_LEFT);
 800dd14:	4b44      	ldr	r3, [pc, #272]	; (800de28 <ModeSelect+0x150>)
 800dd16:	68db      	ldr	r3, [r3, #12]
 800dd18:	4618      	mov	r0, r3
 800dd1a:	f7fa fb4d 	bl	80083b8 <__aeabi_f2d>
 800dd1e:	460a      	mov	r2, r1
 800dd20:	4601      	mov	r1, r0
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	9300      	str	r3, [sp, #0]
 800dd26:	4613      	mov	r3, r2
 800dd28:	460a      	mov	r2, r1
 800dd2a:	4840      	ldr	r0, [pc, #256]	; (800de2c <ModeSelect+0x154>)
 800dd2c:	f007 fe30 	bl	8015990 <iprintf>
		//
		  ENC3_LEFT = TIM3 -> CNT;	//
 800dd30:	4b3f      	ldr	r3, [pc, #252]	; (800de30 <ModeSelect+0x158>)
 800dd32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd34:	60fb      	str	r3, [r7, #12]

		  if(INITIAL_PULSE + (ENCODER_PULSE * REDUCATION_RATIO) /4 <= ENC3_LEFT )
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	ee07 3a90 	vmov	s15, r3
 800dd3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dd40:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800de34 <ModeSelect+0x15c>
 800dd44:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dd48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd4c:	db21      	blt.n	800dd92 <ModeSelect+0xba>
		  {
		  	  *pMode += 1;
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	f993 3000 	ldrsb.w	r3, [r3]
 800dd54:	b2db      	uxtb	r3, r3
 800dd56:	3301      	adds	r3, #1
 800dd58:	b2db      	uxtb	r3, r3
 800dd5a:	b25a      	sxtb	r2, r3
 800dd5c:	683b      	ldr	r3, [r7, #0]
 800dd5e:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode > max)
 800dd60:	683b      	ldr	r3, [r7, #0]
 800dd62:	f993 3000 	ldrsb.w	r3, [r3]
 800dd66:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800dd6a:	429a      	cmp	r2, r3
 800dd6c:	da02      	bge.n	800dd74 <ModeSelect+0x9c>
		  	  {
		  		  *pMode = min;
 800dd6e:	683b      	ldr	r3, [r7, #0]
 800dd70:	79fa      	ldrb	r2, [r7, #7]
 800dd72:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 800dd74:	683b      	ldr	r3, [r7, #0]
 800dd76:	f993 3000 	ldrsb.w	r3, [r3]
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	f001 fdc2 	bl	800f904 <ChangeLED>
		  	  InitPulse((int *) &(TIM3->CNT), INITIAL_PULSE);
 800dd80:	f247 512f 	movw	r1, #29999	; 0x752f
 800dd84:	4827      	ldr	r0, [pc, #156]	; (800de24 <ModeSelect+0x14c>)
 800dd86:	f7fc fd8b 	bl	800a8a0 <InitPulse>
		  	  HAL_Delay(500);
 800dd8a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800dd8e:	f001 ffa9 	bl	800fce4 <HAL_Delay>

		  }
		  if(INITIAL_PULSE - (ENCODER_PULSE * REDUCATION_RATIO) /4 >= ENC3_LEFT)
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	ee07 3a90 	vmov	s15, r3
 800dd98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dd9c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800de38 <ModeSelect+0x160>
 800dda0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800dda4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dda8:	d900      	bls.n	800ddac <ModeSelect+0xd4>
 800ddaa:	e021      	b.n	800ddf0 <ModeSelect+0x118>
		  {
		  	  *pMode -= 1;
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	f993 3000 	ldrsb.w	r3, [r3]
 800ddb2:	b2db      	uxtb	r3, r3
 800ddb4:	3b01      	subs	r3, #1
 800ddb6:	b2db      	uxtb	r3, r3
 800ddb8:	b25a      	sxtb	r2, r3
 800ddba:	683b      	ldr	r3, [r7, #0]
 800ddbc:	701a      	strb	r2, [r3, #0]
		  	  if(*pMode < min)
 800ddbe:	683b      	ldr	r3, [r7, #0]
 800ddc0:	f993 3000 	ldrsb.w	r3, [r3]
 800ddc4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800ddc8:	429a      	cmp	r2, r3
 800ddca:	dd02      	ble.n	800ddd2 <ModeSelect+0xfa>
		  	  {
		  	  		  *pMode = max;
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	79ba      	ldrb	r2, [r7, #6]
 800ddd0:	701a      	strb	r2, [r3, #0]
		  	  }
		  	  ChangeLED(*pMode);
 800ddd2:	683b      	ldr	r3, [r7, #0]
 800ddd4:	f993 3000 	ldrsb.w	r3, [r3]
 800ddd8:	4618      	mov	r0, r3
 800ddda:	f001 fd93 	bl	800f904 <ChangeLED>
		  	  InitPulse( (int *)&(TIM3->CNT), INITIAL_PULSE);
 800ddde:	f247 512f 	movw	r1, #29999	; 0x752f
 800dde2:	4810      	ldr	r0, [pc, #64]	; (800de24 <ModeSelect+0x14c>)
 800dde4:	f7fc fd5c 	bl	800a8a0 <InitPulse>
		  	  HAL_Delay(500);
 800dde8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800ddec:	f001 ff7a 	bl	800fce4 <HAL_Delay>
	while(Photo[FR]/**/ < 250/**/) //
 800ddf0:	4b0d      	ldr	r3, [pc, #52]	; (800de28 <ModeSelect+0x150>)
 800ddf2:	edd3 7a03 	vldr	s15, [r3, #12]
 800ddf6:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800de3c <ModeSelect+0x164>
 800ddfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ddfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de02:	d487      	bmi.n	800dd14 <ModeSelect+0x3c>
		  }
	}

	EmitterOFF();
 800de04:	f001 fd70 	bl	800f8e8 <EmitterOFF>
	ADCStop();
 800de08:	f001 fa82 	bl	800f310 <ADCStop>
	HAL_TIM_Base_Stop_IT(&htim8);
 800de0c:	4804      	ldr	r0, [pc, #16]	; (800de20 <ModeSelect+0x148>)
 800de0e:	f004 fe5c 	bl	8012aca <HAL_TIM_Base_Stop_IT>

	//
	EncoderStop();
 800de12:	f001 fd4b 	bl	800f8ac <EncoderStop>

	//
}
 800de16:	bf00      	nop
 800de18:	3710      	adds	r7, #16
 800de1a:	46bd      	mov	sp, r7
 800de1c:	bd80      	pop	{r7, pc}
 800de1e:	bf00      	nop
 800de20:	200006a4 	.word	0x200006a4
 800de24:	40000424 	.word	0x40000424
 800de28:	20000478 	.word	0x20000478
 800de2c:	08019fcc 	.word	0x08019fcc
 800de30:	40000400 	.word	0x40000400
 800de34:	47352f00 	.word	0x47352f00
 800de38:	4654bc00 	.word	0x4654bc00
 800de3c:	437a0000 	.word	0x437a0000

0800de40 <__io_putchar>:
	#define GETCHAR_PROTOTYPE int __io_getchar(void)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
	#define GETCHAR_PROTOTYPE int f getc(FILE* f)
#endif /*__GNUC__*/
PUTCHAR_PROTOTYPE {
 800de40:	b580      	push	{r7, lr}
 800de42:	b082      	sub	sp, #8
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 800de48:	1d39      	adds	r1, r7, #4
 800de4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800de4e:	2201      	movs	r2, #1
 800de50:	4803      	ldr	r0, [pc, #12]	; (800de60 <__io_putchar+0x20>)
 800de52:	f006 f9d1 	bl	80141f8 <HAL_UART_Transmit>
	return ch;
 800de56:	687b      	ldr	r3, [r7, #4]
}
 800de58:	4618      	mov	r0, r3
 800de5a:	3708      	adds	r7, #8
 800de5c:	46bd      	mov	sp, r7
 800de5e:	bd80      	pop	{r7, pc}
 800de60:	2000088c 	.word	0x2000088c

0800de64 <__io_getchar>:
int __io_getchar(void) {
 800de64:	b580      	push	{r7, lr}
 800de66:	b082      	sub	sp, #8
 800de68:	af00      	add	r7, sp, #0
HAL_StatusTypeDef Status = HAL_BUSY;
 800de6a:	2302      	movs	r3, #2
 800de6c:	71fb      	strb	r3, [r7, #7]
uint8_t Data;

while(Status != HAL_OK)
 800de6e:	e007      	b.n	800de80 <__io_getchar+0x1c>
{
Status = HAL_UART_Receive(&huart1, &Data, sizeof(Data), 10);
 800de70:	1db9      	adds	r1, r7, #6
 800de72:	230a      	movs	r3, #10
 800de74:	2201      	movs	r2, #1
 800de76:	4806      	ldr	r0, [pc, #24]	; (800de90 <__io_getchar+0x2c>)
 800de78:	f006 fa57 	bl	801432a <HAL_UART_Receive>
 800de7c:	4603      	mov	r3, r0
 800de7e:	71fb      	strb	r3, [r7, #7]
while(Status != HAL_OK)
 800de80:	79fb      	ldrb	r3, [r7, #7]
 800de82:	2b00      	cmp	r3, #0
 800de84:	d1f4      	bne.n	800de70 <__io_getchar+0xc>
//	break;
//}

}

return(Data);
 800de86:	79bb      	ldrb	r3, [r7, #6]
}
 800de88:	4618      	mov	r0, r3
 800de8a:	3708      	adds	r7, #8
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bd80      	pop	{r7, pc}
 800de90:	2000088c 	.word	0x2000088c

0800de94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800de94:	b580      	push	{r7, lr}
 800de96:	b082      	sub	sp, #8
 800de98:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800de9a:	f001 feb1 	bl	800fc00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800de9e:	f000 f8af 	bl	800e000 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800dea2:	f000 fcf9 	bl	800e898 <MX_GPIO_Init>
  MX_DMA_Init();
 800dea6:	f000 fccf 	bl	800e848 <MX_DMA_Init>
  MX_ADC1_Init();
 800deaa:	f000 f913 	bl	800e0d4 <MX_ADC1_Init>
  MX_ADC2_Init();
 800deae:	f000 f97f 	bl	800e1b0 <MX_ADC2_Init>
  MX_TIM3_Init();
 800deb2:	f000 fad9 	bl	800e468 <MX_TIM3_Init>
  MX_TIM2_Init();
 800deb6:	f000 fa61 	bl	800e37c <MX_TIM2_Init>
  MX_SPI3_Init();
 800deba:	f000 f9d9 	bl	800e270 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800debe:	f000 fc99 	bl	800e7f4 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 800dec2:	f000 fb79 	bl	800e5b8 <MX_TIM5_Init>
  MX_TIM4_Init();
 800dec6:	f000 fb23 	bl	800e510 <MX_TIM4_Init>
  MX_TIM8_Init();
 800deca:	f000 fbeb 	bl	800e6a4 <MX_TIM8_Init>
  MX_TIM1_Init();
 800dece:	f000 fa05 	bl	800e2dc <MX_TIM1_Init>
//  {
//
//  }


  ADCStart();
 800ded2:	f001 f9fd 	bl	800f2d0 <ADCStart>
  HAL_Delay(500);
 800ded6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800deda:	f001 ff03 	bl	800fce4 <HAL_Delay>

  BatteryCheck( (int)adc1[2] );
 800dede:	4b41      	ldr	r3, [pc, #260]	; (800dfe4 <main+0x150>)
 800dee0:	689b      	ldr	r3, [r3, #8]
 800dee2:	4618      	mov	r0, r3
 800dee4:	f7ff fec4 	bl	800dc70 <BatteryCheck>

  int8_t mode=0;
 800dee8:	2300      	movs	r3, #0
 800deea:	71fb      	strb	r3, [r7, #7]
  printf("mode : %d\r\n", mode);
 800deec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800def0:	4619      	mov	r1, r3
 800def2:	483d      	ldr	r0, [pc, #244]	; (800dfe8 <main+0x154>)
 800def4:	f007 fd4c 	bl	8015990 <iprintf>
  ModeSelect( 0, 7, &mode);
 800def8:	1dfb      	adds	r3, r7, #7
 800defa:	461a      	mov	r2, r3
 800defc:	2107      	movs	r1, #7
 800defe:	2000      	movs	r0, #0
 800df00:	f7ff feea 	bl	800dcd8 <ModeSelect>
  Signal( mode );
 800df04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800df08:	4618      	mov	r0, r3
 800df0a:	f7ff fe93 	bl	800dc34 <Signal>
  printf("Switch\r\n");
 800df0e:	4837      	ldr	r0, [pc, #220]	; (800dfec <main+0x158>)
 800df10:	f007 fdb2 	bl	8015a78 <puts>

  //pid
// FlashRAM
  //???????????

  PIDSetGain(L_VELO_PID, 11.1, 2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);////D0.0036 //I2430 36.6*0.6=18+3.96
 800df14:	ed9f 1a36 	vldr	s2, [pc, #216]	; 800dff0 <main+0x15c>
 800df18:	eddf 0a36 	vldr	s1, [pc, #216]	; 800dff4 <main+0x160>
 800df1c:	ed9f 0a36 	vldr	s0, [pc, #216]	; 800dff8 <main+0x164>
 800df20:	2004      	movs	r0, #4
 800df22:	f7ff fcd7 	bl	800d8d4 <PIDSetGain>
  PIDSetGain(R_VELO_PID, 11.1, 2430, 0.002);//21.96,2450,0.002);//14,6000,0.002);//11.1, 2430, 0.002);//I150,
 800df26:	ed9f 1a32 	vldr	s2, [pc, #200]	; 800dff0 <main+0x15c>
 800df2a:	eddf 0a32 	vldr	s1, [pc, #200]	; 800dff4 <main+0x160>
 800df2e:	ed9f 0a32 	vldr	s0, [pc, #200]	; 800dff8 <main+0x164>
 800df32:	2005      	movs	r0, #5
 800df34:	f7ff fcce 	bl	800d8d4 <PIDSetGain>
  //PIDSetGain(B_VELO, 1.1941, 33.5232, 0.0059922);
  //
  PIDSetGain(A_VELO_PID, 1,0,0);//28.6379,340.0855,0.21289);//17.4394, 321.233, 0.12492);
 800df38:	ed9f 1a30 	vldr	s2, [pc, #192]	; 800dffc <main+0x168>
 800df3c:	eddf 0a2f 	vldr	s1, [pc, #188]	; 800dffc <main+0x168>
 800df40:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800df44:	2000      	movs	r0, #0
 800df46:	f7ff fcc5 	bl	800d8d4 <PIDSetGain>
  //I?=
  //D
  //???????
  PIDSetGain(D_WALL_PID, 1, 0, 0);//3.2,0,0);//4.5,1.5,0.003);//3.6, 20, 0);//5.2//???// 3.200000, 50.000000, 0.00025i55000
 800df4a:	ed9f 1a2c 	vldr	s2, [pc, #176]	; 800dffc <main+0x168>
 800df4e:	eddf 0a2b 	vldr	s1, [pc, #172]	; 800dffc <main+0x168>
 800df52:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800df56:	2001      	movs	r0, #1
 800df58:	f7ff fcbc 	bl	800d8d4 <PIDSetGain>
  PIDSetGain(L_WALL_PID, 1,0,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800df5c:	ed9f 1a27 	vldr	s2, [pc, #156]	; 800dffc <main+0x168>
 800df60:	eddf 0a26 	vldr	s1, [pc, #152]	; 800dffc <main+0x168>
 800df64:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800df68:	2002      	movs	r0, #2
 800df6a:	f7ff fcb3 	bl	800d8d4 <PIDSetGain>
  PIDSetGain(R_WALL_PID, 1,0,0);//6.4,0,0);//9,3,0.006);//1.8, 10, 0);
 800df6e:	ed9f 1a23 	vldr	s2, [pc, #140]	; 800dffc <main+0x168>
 800df72:	eddf 0a22 	vldr	s1, [pc, #136]	; 800dffc <main+0x168>
 800df76:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800df7a:	2003      	movs	r0, #3
 800df7c:	f7ff fcaa 	bl	800d8d4 <PIDSetGain>
  //PidFlag = A_VELO_PID;
  while (1)
  {

	  switch( mode )
 800df80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800df84:	2b07      	cmp	r3, #7
 800df86:	d82b      	bhi.n	800dfe0 <main+0x14c>
 800df88:	a201      	add	r2, pc, #4	; (adr r2, 800df90 <main+0xfc>)
 800df8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df8e:	bf00      	nop
 800df90:	0800dfb1 	.word	0x0800dfb1
 800df94:	0800dfb7 	.word	0x0800dfb7
 800df98:	0800dfbd 	.word	0x0800dfbd
 800df9c:	0800dfc3 	.word	0x0800dfc3
 800dfa0:	0800dfc9 	.word	0x0800dfc9
 800dfa4:	0800dfcf 	.word	0x0800dfcf
 800dfa8:	0800dfd5 	.word	0x0800dfd5
 800dfac:	0800dfdb 	.word	0x0800dfdb
	  {
	  case 0:

		  ParameterSetting();
 800dfb0:	f7ff f920 	bl	800d1f4 <ParameterSetting>
		//wall_flash_print();
		  break;
 800dfb4:	e015      	b.n	800dfe2 <main+0x14e>
	  case 1:
		  GainTestRWall();
 800dfb6:	f7ff f925 	bl	800d204 <GainTestRWall>
		  break;
 800dfba:	e012      	b.n	800dfe2 <main+0x14e>
	  case 2:
		  GainTestDWall();
 800dfbc:	f7ff f954 	bl	800d268 <GainTestDWall>
		  break;
 800dfc0:	e00f      	b.n	800dfe2 <main+0x14e>
	  case 3:
		  Debug();
 800dfc2:	f7ff f873 	bl	800d0ac <Debug>
		  break;
 800dfc6:	e00c      	b.n	800dfe2 <main+0x14e>
	  case 4:
		  //GainTestLWall();
		  FastestRun();
 800dfc8:	f7ff fa18 	bl	800d3fc <FastestRun>
		  break;
 800dfcc:	e009      	b.n	800dfe2 <main+0x14e>
	  case 5:
		  GainTestAVelo();
 800dfce:	f7ff f97d 	bl	800d2cc <GainTestAVelo>
		  break;
 800dfd2:	e006      	b.n	800dfe2 <main+0x14e>
	  case 6:
		  Explore();
 800dfd4:	f7ff fb36 	bl	800d644 <Explore>
		  break;
 800dfd8:	e003      	b.n	800dfe2 <main+0x14e>
	  case 7:
		  WritingFree();
 800dfda:	f7ff f9ad 	bl	800d338 <WritingFree>
		  break;
 800dfde:	e000      	b.n	800dfe2 <main+0x14e>
	  default :
		  break;
 800dfe0:	bf00      	nop
	  switch( mode )
 800dfe2:	e7cd      	b.n	800df80 <main+0xec>
 800dfe4:	200003d0 	.word	0x200003d0
 800dfe8:	08019fe8 	.word	0x08019fe8
 800dfec:	08019ff4 	.word	0x08019ff4
 800dff0:	3b03126f 	.word	0x3b03126f
 800dff4:	4517e000 	.word	0x4517e000
 800dff8:	4131999a 	.word	0x4131999a
 800dffc:	00000000 	.word	0x00000000

0800e000 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b094      	sub	sp, #80	; 0x50
 800e004:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800e006:	f107 0320 	add.w	r3, r7, #32
 800e00a:	2230      	movs	r2, #48	; 0x30
 800e00c:	2100      	movs	r1, #0
 800e00e:	4618      	mov	r0, r3
 800e010:	f006 fe77 	bl	8014d02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800e014:	f107 030c 	add.w	r3, r7, #12
 800e018:	2200      	movs	r2, #0
 800e01a:	601a      	str	r2, [r3, #0]
 800e01c:	605a      	str	r2, [r3, #4]
 800e01e:	609a      	str	r2, [r3, #8]
 800e020:	60da      	str	r2, [r3, #12]
 800e022:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800e024:	2300      	movs	r3, #0
 800e026:	60bb      	str	r3, [r7, #8]
 800e028:	4b28      	ldr	r3, [pc, #160]	; (800e0cc <SystemClock_Config+0xcc>)
 800e02a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e02c:	4a27      	ldr	r2, [pc, #156]	; (800e0cc <SystemClock_Config+0xcc>)
 800e02e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e032:	6413      	str	r3, [r2, #64]	; 0x40
 800e034:	4b25      	ldr	r3, [pc, #148]	; (800e0cc <SystemClock_Config+0xcc>)
 800e036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e038:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e03c:	60bb      	str	r3, [r7, #8]
 800e03e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800e040:	2300      	movs	r3, #0
 800e042:	607b      	str	r3, [r7, #4]
 800e044:	4b22      	ldr	r3, [pc, #136]	; (800e0d0 <SystemClock_Config+0xd0>)
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	4a21      	ldr	r2, [pc, #132]	; (800e0d0 <SystemClock_Config+0xd0>)
 800e04a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e04e:	6013      	str	r3, [r2, #0]
 800e050:	4b1f      	ldr	r3, [pc, #124]	; (800e0d0 <SystemClock_Config+0xd0>)
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e058:	607b      	str	r3, [r7, #4]
 800e05a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800e05c:	2301      	movs	r3, #1
 800e05e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800e060:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800e064:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800e066:	2302      	movs	r3, #2
 800e068:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800e06a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800e06e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800e070:	2304      	movs	r3, #4
 800e072:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800e074:	23a8      	movs	r3, #168	; 0xa8
 800e076:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800e078:	2302      	movs	r3, #2
 800e07a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800e07c:	2304      	movs	r3, #4
 800e07e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800e080:	f107 0320 	add.w	r3, r7, #32
 800e084:	4618      	mov	r0, r3
 800e086:	f003 fb1b 	bl	80116c0 <HAL_RCC_OscConfig>
 800e08a:	4603      	mov	r3, r0
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d001      	beq.n	800e094 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800e090:	f000 fccc 	bl	800ea2c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800e094:	230f      	movs	r3, #15
 800e096:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800e098:	2302      	movs	r3, #2
 800e09a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800e09c:	2300      	movs	r3, #0
 800e09e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800e0a0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800e0a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800e0a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e0aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800e0ac:	f107 030c 	add.w	r3, r7, #12
 800e0b0:	2105      	movs	r1, #5
 800e0b2:	4618      	mov	r0, r3
 800e0b4:	f003 fd74 	bl	8011ba0 <HAL_RCC_ClockConfig>
 800e0b8:	4603      	mov	r3, r0
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d001      	beq.n	800e0c2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800e0be:	f000 fcb5 	bl	800ea2c <Error_Handler>
  }
}
 800e0c2:	bf00      	nop
 800e0c4:	3750      	adds	r7, #80	; 0x50
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	bd80      	pop	{r7, pc}
 800e0ca:	bf00      	nop
 800e0cc:	40023800 	.word	0x40023800
 800e0d0:	40007000 	.word	0x40007000

0800e0d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b084      	sub	sp, #16
 800e0d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800e0da:	463b      	mov	r3, r7
 800e0dc:	2200      	movs	r2, #0
 800e0de:	601a      	str	r2, [r3, #0]
 800e0e0:	605a      	str	r2, [r3, #4]
 800e0e2:	609a      	str	r2, [r3, #8]
 800e0e4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800e0e6:	4b2f      	ldr	r3, [pc, #188]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e0e8:	4a2f      	ldr	r2, [pc, #188]	; (800e1a8 <MX_ADC1_Init+0xd4>)
 800e0ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800e0ec:	4b2d      	ldr	r3, [pc, #180]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e0ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800e0f2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800e0f4:	4b2b      	ldr	r3, [pc, #172]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800e0fa:	4b2a      	ldr	r3, [pc, #168]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e0fc:	2201      	movs	r2, #1
 800e0fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800e100:	4b28      	ldr	r3, [pc, #160]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e102:	2201      	movs	r2, #1
 800e104:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800e106:	4b27      	ldr	r3, [pc, #156]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e108:	2200      	movs	r2, #0
 800e10a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800e10e:	4b25      	ldr	r3, [pc, #148]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e110:	2200      	movs	r2, #0
 800e112:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800e114:	4b23      	ldr	r3, [pc, #140]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e116:	4a25      	ldr	r2, [pc, #148]	; (800e1ac <MX_ADC1_Init+0xd8>)
 800e118:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e11a:	4b22      	ldr	r3, [pc, #136]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e11c:	2200      	movs	r2, #0
 800e11e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 800e120:	4b20      	ldr	r3, [pc, #128]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e122:	2203      	movs	r2, #3
 800e124:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800e126:	4b1f      	ldr	r3, [pc, #124]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e128:	2201      	movs	r2, #1
 800e12a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e12e:	4b1d      	ldr	r3, [pc, #116]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e130:	2201      	movs	r2, #1
 800e132:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800e134:	481b      	ldr	r0, [pc, #108]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e136:	f001 fdf7 	bl	800fd28 <HAL_ADC_Init>
 800e13a:	4603      	mov	r3, r0
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d001      	beq.n	800e144 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800e140:	f000 fc74 	bl	800ea2c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800e144:	230a      	movs	r3, #10
 800e146:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800e148:	2301      	movs	r3, #1
 800e14a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800e14c:	2303      	movs	r3, #3
 800e14e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800e150:	463b      	mov	r3, r7
 800e152:	4619      	mov	r1, r3
 800e154:	4813      	ldr	r0, [pc, #76]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e156:	f001 ff85 	bl	8010064 <HAL_ADC_ConfigChannel>
 800e15a:	4603      	mov	r3, r0
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d001      	beq.n	800e164 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800e160:	f000 fc64 	bl	800ea2c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800e164:	230e      	movs	r3, #14
 800e166:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800e168:	2302      	movs	r3, #2
 800e16a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800e16c:	463b      	mov	r3, r7
 800e16e:	4619      	mov	r1, r3
 800e170:	480c      	ldr	r0, [pc, #48]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e172:	f001 ff77 	bl	8010064 <HAL_ADC_ConfigChannel>
 800e176:	4603      	mov	r3, r0
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d001      	beq.n	800e180 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800e17c:	f000 fc56 	bl	800ea2c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800e180:	2309      	movs	r3, #9
 800e182:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800e184:	2303      	movs	r3, #3
 800e186:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800e188:	463b      	mov	r3, r7
 800e18a:	4619      	mov	r1, r3
 800e18c:	4805      	ldr	r0, [pc, #20]	; (800e1a4 <MX_ADC1_Init+0xd0>)
 800e18e:	f001 ff69 	bl	8010064 <HAL_ADC_ConfigChannel>
 800e192:	4603      	mov	r3, r0
 800e194:	2b00      	cmp	r3, #0
 800e196:	d001      	beq.n	800e19c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 800e198:	f000 fc48 	bl	800ea2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800e19c:	bf00      	nop
 800e19e:	3710      	adds	r7, #16
 800e1a0:	46bd      	mov	sp, r7
 800e1a2:	bd80      	pop	{r7, pc}
 800e1a4:	20000844 	.word	0x20000844
 800e1a8:	40012000 	.word	0x40012000
 800e1ac:	0f000001 	.word	0x0f000001

0800e1b0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b084      	sub	sp, #16
 800e1b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800e1b6:	463b      	mov	r3, r7
 800e1b8:	2200      	movs	r2, #0
 800e1ba:	601a      	str	r2, [r3, #0]
 800e1bc:	605a      	str	r2, [r3, #4]
 800e1be:	609a      	str	r2, [r3, #8]
 800e1c0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800e1c2:	4b28      	ldr	r3, [pc, #160]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e1c4:	4a28      	ldr	r2, [pc, #160]	; (800e268 <MX_ADC2_Init+0xb8>)
 800e1c6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800e1c8:	4b26      	ldr	r3, [pc, #152]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e1ca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800e1ce:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800e1d0:	4b24      	ldr	r3, [pc, #144]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e1d2:	2200      	movs	r2, #0
 800e1d4:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800e1d6:	4b23      	ldr	r3, [pc, #140]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e1d8:	2201      	movs	r2, #1
 800e1da:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800e1dc:	4b21      	ldr	r3, [pc, #132]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e1de:	2201      	movs	r2, #1
 800e1e0:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800e1e2:	4b20      	ldr	r3, [pc, #128]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e1e4:	2200      	movs	r2, #0
 800e1e6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800e1ea:	4b1e      	ldr	r3, [pc, #120]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e1ec:	2200      	movs	r2, #0
 800e1ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800e1f0:	4b1c      	ldr	r3, [pc, #112]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e1f2:	4a1e      	ldr	r2, [pc, #120]	; (800e26c <MX_ADC2_Init+0xbc>)
 800e1f4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e1f6:	4b1b      	ldr	r3, [pc, #108]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e1f8:	2200      	movs	r2, #0
 800e1fa:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 800e1fc:	4b19      	ldr	r3, [pc, #100]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e1fe:	2202      	movs	r2, #2
 800e200:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800e202:	4b18      	ldr	r3, [pc, #96]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e204:	2201      	movs	r2, #1
 800e206:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e20a:	4b16      	ldr	r3, [pc, #88]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e20c:	2201      	movs	r2, #1
 800e20e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800e210:	4814      	ldr	r0, [pc, #80]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e212:	f001 fd89 	bl	800fd28 <HAL_ADC_Init>
 800e216:	4603      	mov	r3, r0
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d001      	beq.n	800e220 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800e21c:	f000 fc06 	bl	800ea2c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800e220:	230b      	movs	r3, #11
 800e222:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800e224:	2301      	movs	r3, #1
 800e226:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800e228:	2303      	movs	r3, #3
 800e22a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800e22c:	463b      	mov	r3, r7
 800e22e:	4619      	mov	r1, r3
 800e230:	480c      	ldr	r0, [pc, #48]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e232:	f001 ff17 	bl	8010064 <HAL_ADC_ConfigChannel>
 800e236:	4603      	mov	r3, r0
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d001      	beq.n	800e240 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 800e23c:	f000 fbf6 	bl	800ea2c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800e240:	230f      	movs	r3, #15
 800e242:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800e244:	2302      	movs	r3, #2
 800e246:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800e248:	463b      	mov	r3, r7
 800e24a:	4619      	mov	r1, r3
 800e24c:	4805      	ldr	r0, [pc, #20]	; (800e264 <MX_ADC2_Init+0xb4>)
 800e24e:	f001 ff09 	bl	8010064 <HAL_ADC_ConfigChannel>
 800e252:	4603      	mov	r3, r0
 800e254:	2b00      	cmp	r3, #0
 800e256:	d001      	beq.n	800e25c <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800e258:	f000 fbe8 	bl	800ea2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800e25c:	bf00      	nop
 800e25e:	3710      	adds	r7, #16
 800e260:	46bd      	mov	sp, r7
 800e262:	bd80      	pop	{r7, pc}
 800e264:	20000724 	.word	0x20000724
 800e268:	40012100 	.word	0x40012100
 800e26c:	0f000001 	.word	0x0f000001

0800e270 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800e270:	b580      	push	{r7, lr}
 800e272:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800e274:	4b17      	ldr	r3, [pc, #92]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e276:	4a18      	ldr	r2, [pc, #96]	; (800e2d8 <MX_SPI3_Init+0x68>)
 800e278:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800e27a:	4b16      	ldr	r3, [pc, #88]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e27c:	f44f 7282 	mov.w	r2, #260	; 0x104
 800e280:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800e282:	4b14      	ldr	r3, [pc, #80]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e284:	2200      	movs	r2, #0
 800e286:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800e288:	4b12      	ldr	r3, [pc, #72]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e28a:	2200      	movs	r2, #0
 800e28c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800e28e:	4b11      	ldr	r3, [pc, #68]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e290:	2202      	movs	r2, #2
 800e292:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800e294:	4b0f      	ldr	r3, [pc, #60]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e296:	2201      	movs	r2, #1
 800e298:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800e29a:	4b0e      	ldr	r3, [pc, #56]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e29c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e2a0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800e2a2:	4b0c      	ldr	r3, [pc, #48]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e2a4:	2228      	movs	r2, #40	; 0x28
 800e2a6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800e2a8:	4b0a      	ldr	r3, [pc, #40]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e2aa:	2200      	movs	r2, #0
 800e2ac:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800e2ae:	4b09      	ldr	r3, [pc, #36]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e2b0:	2200      	movs	r2, #0
 800e2b2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e2b4:	4b07      	ldr	r3, [pc, #28]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e2b6:	2200      	movs	r2, #0
 800e2b8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800e2ba:	4b06      	ldr	r3, [pc, #24]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e2bc:	220a      	movs	r2, #10
 800e2be:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800e2c0:	4804      	ldr	r0, [pc, #16]	; (800e2d4 <MX_SPI3_Init+0x64>)
 800e2c2:	f003 fe5f 	bl	8011f84 <HAL_SPI_Init>
 800e2c6:	4603      	mov	r3, r0
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	d001      	beq.n	800e2d0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800e2cc:	f000 fbae 	bl	800ea2c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800e2d0:	bf00      	nop
 800e2d2:	bd80      	pop	{r7, pc}
 800e2d4:	200007ec 	.word	0x200007ec
 800e2d8:	40003c00 	.word	0x40003c00

0800e2dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800e2dc:	b580      	push	{r7, lr}
 800e2de:	b086      	sub	sp, #24
 800e2e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800e2e2:	f107 0308 	add.w	r3, r7, #8
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	601a      	str	r2, [r3, #0]
 800e2ea:	605a      	str	r2, [r3, #4]
 800e2ec:	609a      	str	r2, [r3, #8]
 800e2ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e2f0:	463b      	mov	r3, r7
 800e2f2:	2200      	movs	r2, #0
 800e2f4:	601a      	str	r2, [r3, #0]
 800e2f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800e2f8:	4b1e      	ldr	r3, [pc, #120]	; (800e374 <MX_TIM1_Init+0x98>)
 800e2fa:	4a1f      	ldr	r2, [pc, #124]	; (800e378 <MX_TIM1_Init+0x9c>)
 800e2fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800e2fe:	4b1d      	ldr	r3, [pc, #116]	; (800e374 <MX_TIM1_Init+0x98>)
 800e300:	22a7      	movs	r2, #167	; 0xa7
 800e302:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e304:	4b1b      	ldr	r3, [pc, #108]	; (800e374 <MX_TIM1_Init+0x98>)
 800e306:	2200      	movs	r2, #0
 800e308:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800e30a:	4b1a      	ldr	r3, [pc, #104]	; (800e374 <MX_TIM1_Init+0x98>)
 800e30c:	f240 32e7 	movw	r2, #999	; 0x3e7
 800e310:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e312:	4b18      	ldr	r3, [pc, #96]	; (800e374 <MX_TIM1_Init+0x98>)
 800e314:	2200      	movs	r2, #0
 800e316:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800e318:	4b16      	ldr	r3, [pc, #88]	; (800e374 <MX_TIM1_Init+0x98>)
 800e31a:	2200      	movs	r2, #0
 800e31c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e31e:	4b15      	ldr	r3, [pc, #84]	; (800e374 <MX_TIM1_Init+0x98>)
 800e320:	2200      	movs	r2, #0
 800e322:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800e324:	4813      	ldr	r0, [pc, #76]	; (800e374 <MX_TIM1_Init+0x98>)
 800e326:	f004 fb81 	bl	8012a2c <HAL_TIM_Base_Init>
 800e32a:	4603      	mov	r3, r0
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d001      	beq.n	800e334 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800e330:	f000 fb7c 	bl	800ea2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e334:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e338:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800e33a:	f107 0308 	add.w	r3, r7, #8
 800e33e:	4619      	mov	r1, r3
 800e340:	480c      	ldr	r0, [pc, #48]	; (800e374 <MX_TIM1_Init+0x98>)
 800e342:	f005 f94b 	bl	80135dc <HAL_TIM_ConfigClockSource>
 800e346:	4603      	mov	r3, r0
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d001      	beq.n	800e350 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800e34c:	f000 fb6e 	bl	800ea2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e350:	2300      	movs	r3, #0
 800e352:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e354:	2300      	movs	r3, #0
 800e356:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800e358:	463b      	mov	r3, r7
 800e35a:	4619      	mov	r1, r3
 800e35c:	4805      	ldr	r0, [pc, #20]	; (800e374 <MX_TIM1_Init+0x98>)
 800e35e:	f005 fdf7 	bl	8013f50 <HAL_TIMEx_MasterConfigSynchronization>
 800e362:	4603      	mov	r3, r0
 800e364:	2b00      	cmp	r3, #0
 800e366:	d001      	beq.n	800e36c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800e368:	f000 fb60 	bl	800ea2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800e36c:	bf00      	nop
 800e36e:	3718      	adds	r7, #24
 800e370:	46bd      	mov	sp, r7
 800e372:	bd80      	pop	{r7, pc}
 800e374:	2000092c 	.word	0x2000092c
 800e378:	40010000 	.word	0x40010000

0800e37c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b08e      	sub	sp, #56	; 0x38
 800e380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800e382:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e386:	2200      	movs	r2, #0
 800e388:	601a      	str	r2, [r3, #0]
 800e38a:	605a      	str	r2, [r3, #4]
 800e38c:	609a      	str	r2, [r3, #8]
 800e38e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e390:	f107 0320 	add.w	r3, r7, #32
 800e394:	2200      	movs	r2, #0
 800e396:	601a      	str	r2, [r3, #0]
 800e398:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e39a:	1d3b      	adds	r3, r7, #4
 800e39c:	2200      	movs	r2, #0
 800e39e:	601a      	str	r2, [r3, #0]
 800e3a0:	605a      	str	r2, [r3, #4]
 800e3a2:	609a      	str	r2, [r3, #8]
 800e3a4:	60da      	str	r2, [r3, #12]
 800e3a6:	611a      	str	r2, [r3, #16]
 800e3a8:	615a      	str	r2, [r3, #20]
 800e3aa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800e3ac:	4b2d      	ldr	r3, [pc, #180]	; (800e464 <MX_TIM2_Init+0xe8>)
 800e3ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e3b2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800e3b4:	4b2b      	ldr	r3, [pc, #172]	; (800e464 <MX_TIM2_Init+0xe8>)
 800e3b6:	2200      	movs	r2, #0
 800e3b8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e3ba:	4b2a      	ldr	r3, [pc, #168]	; (800e464 <MX_TIM2_Init+0xe8>)
 800e3bc:	2200      	movs	r2, #0
 800e3be:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4200-1;
 800e3c0:	4b28      	ldr	r3, [pc, #160]	; (800e464 <MX_TIM2_Init+0xe8>)
 800e3c2:	f241 0267 	movw	r2, #4199	; 0x1067
 800e3c6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e3c8:	4b26      	ldr	r3, [pc, #152]	; (800e464 <MX_TIM2_Init+0xe8>)
 800e3ca:	2200      	movs	r2, #0
 800e3cc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e3ce:	4b25      	ldr	r3, [pc, #148]	; (800e464 <MX_TIM2_Init+0xe8>)
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800e3d4:	4823      	ldr	r0, [pc, #140]	; (800e464 <MX_TIM2_Init+0xe8>)
 800e3d6:	f004 fb29 	bl	8012a2c <HAL_TIM_Base_Init>
 800e3da:	4603      	mov	r3, r0
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d001      	beq.n	800e3e4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800e3e0:	f000 fb24 	bl	800ea2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e3e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e3e8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800e3ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e3ee:	4619      	mov	r1, r3
 800e3f0:	481c      	ldr	r0, [pc, #112]	; (800e464 <MX_TIM2_Init+0xe8>)
 800e3f2:	f005 f8f3 	bl	80135dc <HAL_TIM_ConfigClockSource>
 800e3f6:	4603      	mov	r3, r0
 800e3f8:	2b00      	cmp	r3, #0
 800e3fa:	d001      	beq.n	800e400 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800e3fc:	f000 fb16 	bl	800ea2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800e400:	4818      	ldr	r0, [pc, #96]	; (800e464 <MX_TIM2_Init+0xe8>)
 800e402:	f004 fce1 	bl	8012dc8 <HAL_TIM_PWM_Init>
 800e406:	4603      	mov	r3, r0
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d001      	beq.n	800e410 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800e40c:	f000 fb0e 	bl	800ea2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e410:	2300      	movs	r3, #0
 800e412:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e414:	2300      	movs	r3, #0
 800e416:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800e418:	f107 0320 	add.w	r3, r7, #32
 800e41c:	4619      	mov	r1, r3
 800e41e:	4811      	ldr	r0, [pc, #68]	; (800e464 <MX_TIM2_Init+0xe8>)
 800e420:	f005 fd96 	bl	8013f50 <HAL_TIMEx_MasterConfigSynchronization>
 800e424:	4603      	mov	r3, r0
 800e426:	2b00      	cmp	r3, #0
 800e428:	d001      	beq.n	800e42e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800e42a:	f000 faff 	bl	800ea2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e42e:	2360      	movs	r3, #96	; 0x60
 800e430:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800e432:	2300      	movs	r3, #0
 800e434:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e436:	2300      	movs	r3, #0
 800e438:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e43a:	2300      	movs	r3, #0
 800e43c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800e43e:	1d3b      	adds	r3, r7, #4
 800e440:	220c      	movs	r2, #12
 800e442:	4619      	mov	r1, r3
 800e444:	4807      	ldr	r0, [pc, #28]	; (800e464 <MX_TIM2_Init+0xe8>)
 800e446:	f005 f803 	bl	8013450 <HAL_TIM_PWM_ConfigChannel>
 800e44a:	4603      	mov	r3, r0
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d001      	beq.n	800e454 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800e450:	f000 faec 	bl	800ea2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800e454:	4803      	ldr	r0, [pc, #12]	; (800e464 <MX_TIM2_Init+0xe8>)
 800e456:	f000 fd43 	bl	800eee0 <HAL_TIM_MspPostInit>

}
 800e45a:	bf00      	nop
 800e45c:	3738      	adds	r7, #56	; 0x38
 800e45e:	46bd      	mov	sp, r7
 800e460:	bd80      	pop	{r7, pc}
 800e462:	bf00      	nop
 800e464:	2000096c 	.word	0x2000096c

0800e468 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800e468:	b580      	push	{r7, lr}
 800e46a:	b08c      	sub	sp, #48	; 0x30
 800e46c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800e46e:	f107 030c 	add.w	r3, r7, #12
 800e472:	2224      	movs	r2, #36	; 0x24
 800e474:	2100      	movs	r1, #0
 800e476:	4618      	mov	r0, r3
 800e478:	f006 fc43 	bl	8014d02 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e47c:	1d3b      	adds	r3, r7, #4
 800e47e:	2200      	movs	r2, #0
 800e480:	601a      	str	r2, [r3, #0]
 800e482:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800e484:	4b20      	ldr	r3, [pc, #128]	; (800e508 <MX_TIM3_Init+0xa0>)
 800e486:	4a21      	ldr	r2, [pc, #132]	; (800e50c <MX_TIM3_Init+0xa4>)
 800e488:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800e48a:	4b1f      	ldr	r3, [pc, #124]	; (800e508 <MX_TIM3_Init+0xa0>)
 800e48c:	2200      	movs	r2, #0
 800e48e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e490:	4b1d      	ldr	r3, [pc, #116]	; (800e508 <MX_TIM3_Init+0xa0>)
 800e492:	2200      	movs	r2, #0
 800e494:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 800e496:	4b1c      	ldr	r3, [pc, #112]	; (800e508 <MX_TIM3_Init+0xa0>)
 800e498:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800e49c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e49e:	4b1a      	ldr	r3, [pc, #104]	; (800e508 <MX_TIM3_Init+0xa0>)
 800e4a0:	2200      	movs	r2, #0
 800e4a2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e4a4:	4b18      	ldr	r3, [pc, #96]	; (800e508 <MX_TIM3_Init+0xa0>)
 800e4a6:	2200      	movs	r2, #0
 800e4a8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800e4aa:	2303      	movs	r3, #3
 800e4ac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800e4be:	2300      	movs	r3, #0
 800e4c0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800e4c2:	2301      	movs	r3, #1
 800e4c4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800e4c6:	2300      	movs	r3, #0
 800e4c8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800e4ce:	f107 030c 	add.w	r3, r7, #12
 800e4d2:	4619      	mov	r1, r3
 800e4d4:	480c      	ldr	r0, [pc, #48]	; (800e508 <MX_TIM3_Init+0xa0>)
 800e4d6:	f004 fd43 	bl	8012f60 <HAL_TIM_Encoder_Init>
 800e4da:	4603      	mov	r3, r0
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d001      	beq.n	800e4e4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800e4e0:	f000 faa4 	bl	800ea2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e4e4:	2300      	movs	r3, #0
 800e4e6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800e4ec:	1d3b      	adds	r3, r7, #4
 800e4ee:	4619      	mov	r1, r3
 800e4f0:	4805      	ldr	r0, [pc, #20]	; (800e508 <MX_TIM3_Init+0xa0>)
 800e4f2:	f005 fd2d 	bl	8013f50 <HAL_TIMEx_MasterConfigSynchronization>
 800e4f6:	4603      	mov	r3, r0
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d001      	beq.n	800e500 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800e4fc:	f000 fa96 	bl	800ea2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800e500:	bf00      	nop
 800e502:	3730      	adds	r7, #48	; 0x30
 800e504:	46bd      	mov	sp, r7
 800e506:	bd80      	pop	{r7, pc}
 800e508:	200007ac 	.word	0x200007ac
 800e50c:	40000400 	.word	0x40000400

0800e510 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800e510:	b580      	push	{r7, lr}
 800e512:	b08c      	sub	sp, #48	; 0x30
 800e514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800e516:	f107 030c 	add.w	r3, r7, #12
 800e51a:	2224      	movs	r2, #36	; 0x24
 800e51c:	2100      	movs	r1, #0
 800e51e:	4618      	mov	r0, r3
 800e520:	f006 fbef 	bl	8014d02 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e524:	1d3b      	adds	r3, r7, #4
 800e526:	2200      	movs	r2, #0
 800e528:	601a      	str	r2, [r3, #0]
 800e52a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800e52c:	4b20      	ldr	r3, [pc, #128]	; (800e5b0 <MX_TIM4_Init+0xa0>)
 800e52e:	4a21      	ldr	r2, [pc, #132]	; (800e5b4 <MX_TIM4_Init+0xa4>)
 800e530:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800e532:	4b1f      	ldr	r3, [pc, #124]	; (800e5b0 <MX_TIM4_Init+0xa0>)
 800e534:	2200      	movs	r2, #0
 800e536:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e538:	4b1d      	ldr	r3, [pc, #116]	; (800e5b0 <MX_TIM4_Init+0xa0>)
 800e53a:	2200      	movs	r2, #0
 800e53c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 800e53e:	4b1c      	ldr	r3, [pc, #112]	; (800e5b0 <MX_TIM4_Init+0xa0>)
 800e540:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800e544:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e546:	4b1a      	ldr	r3, [pc, #104]	; (800e5b0 <MX_TIM4_Init+0xa0>)
 800e548:	2200      	movs	r2, #0
 800e54a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e54c:	4b18      	ldr	r3, [pc, #96]	; (800e5b0 <MX_TIM4_Init+0xa0>)
 800e54e:	2200      	movs	r2, #0
 800e550:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800e552:	2303      	movs	r3, #3
 800e554:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800e556:	2300      	movs	r3, #0
 800e558:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800e55a:	2301      	movs	r3, #1
 800e55c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800e55e:	2300      	movs	r3, #0
 800e560:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800e562:	2300      	movs	r3, #0
 800e564:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800e566:	2300      	movs	r3, #0
 800e568:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800e56a:	2301      	movs	r3, #1
 800e56c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800e56e:	2300      	movs	r3, #0
 800e570:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800e572:	2300      	movs	r3, #0
 800e574:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800e576:	f107 030c 	add.w	r3, r7, #12
 800e57a:	4619      	mov	r1, r3
 800e57c:	480c      	ldr	r0, [pc, #48]	; (800e5b0 <MX_TIM4_Init+0xa0>)
 800e57e:	f004 fcef 	bl	8012f60 <HAL_TIM_Encoder_Init>
 800e582:	4603      	mov	r3, r0
 800e584:	2b00      	cmp	r3, #0
 800e586:	d001      	beq.n	800e58c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800e588:	f000 fa50 	bl	800ea2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e58c:	2300      	movs	r3, #0
 800e58e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e590:	2300      	movs	r3, #0
 800e592:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800e594:	1d3b      	adds	r3, r7, #4
 800e596:	4619      	mov	r1, r3
 800e598:	4805      	ldr	r0, [pc, #20]	; (800e5b0 <MX_TIM4_Init+0xa0>)
 800e59a:	f005 fcd9 	bl	8013f50 <HAL_TIMEx_MasterConfigSynchronization>
 800e59e:	4603      	mov	r3, r0
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d001      	beq.n	800e5a8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800e5a4:	f000 fa42 	bl	800ea2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800e5a8:	bf00      	nop
 800e5aa:	3730      	adds	r7, #48	; 0x30
 800e5ac:	46bd      	mov	sp, r7
 800e5ae:	bd80      	pop	{r7, pc}
 800e5b0:	200006e4 	.word	0x200006e4
 800e5b4:	40000800 	.word	0x40000800

0800e5b8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800e5b8:	b580      	push	{r7, lr}
 800e5ba:	b08e      	sub	sp, #56	; 0x38
 800e5bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800e5be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e5c2:	2200      	movs	r2, #0
 800e5c4:	601a      	str	r2, [r3, #0]
 800e5c6:	605a      	str	r2, [r3, #4]
 800e5c8:	609a      	str	r2, [r3, #8]
 800e5ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e5cc:	f107 0320 	add.w	r3, r7, #32
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	601a      	str	r2, [r3, #0]
 800e5d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e5d6:	1d3b      	adds	r3, r7, #4
 800e5d8:	2200      	movs	r2, #0
 800e5da:	601a      	str	r2, [r3, #0]
 800e5dc:	605a      	str	r2, [r3, #4]
 800e5de:	609a      	str	r2, [r3, #8]
 800e5e0:	60da      	str	r2, [r3, #12]
 800e5e2:	611a      	str	r2, [r3, #16]
 800e5e4:	615a      	str	r2, [r3, #20]
 800e5e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800e5e8:	4b2c      	ldr	r3, [pc, #176]	; (800e69c <MX_TIM5_Init+0xe4>)
 800e5ea:	4a2d      	ldr	r2, [pc, #180]	; (800e6a0 <MX_TIM5_Init+0xe8>)
 800e5ec:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800e5ee:	4b2b      	ldr	r3, [pc, #172]	; (800e69c <MX_TIM5_Init+0xe4>)
 800e5f0:	2200      	movs	r2, #0
 800e5f2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e5f4:	4b29      	ldr	r3, [pc, #164]	; (800e69c <MX_TIM5_Init+0xe4>)
 800e5f6:	2200      	movs	r2, #0
 800e5f8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4200-1;
 800e5fa:	4b28      	ldr	r3, [pc, #160]	; (800e69c <MX_TIM5_Init+0xe4>)
 800e5fc:	f241 0267 	movw	r2, #4199	; 0x1067
 800e600:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e602:	4b26      	ldr	r3, [pc, #152]	; (800e69c <MX_TIM5_Init+0xe4>)
 800e604:	2200      	movs	r2, #0
 800e606:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e608:	4b24      	ldr	r3, [pc, #144]	; (800e69c <MX_TIM5_Init+0xe4>)
 800e60a:	2200      	movs	r2, #0
 800e60c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800e60e:	4823      	ldr	r0, [pc, #140]	; (800e69c <MX_TIM5_Init+0xe4>)
 800e610:	f004 fa0c 	bl	8012a2c <HAL_TIM_Base_Init>
 800e614:	4603      	mov	r3, r0
 800e616:	2b00      	cmp	r3, #0
 800e618:	d001      	beq.n	800e61e <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800e61a:	f000 fa07 	bl	800ea2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e61e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e622:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800e624:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e628:	4619      	mov	r1, r3
 800e62a:	481c      	ldr	r0, [pc, #112]	; (800e69c <MX_TIM5_Init+0xe4>)
 800e62c:	f004 ffd6 	bl	80135dc <HAL_TIM_ConfigClockSource>
 800e630:	4603      	mov	r3, r0
 800e632:	2b00      	cmp	r3, #0
 800e634:	d001      	beq.n	800e63a <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800e636:	f000 f9f9 	bl	800ea2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800e63a:	4818      	ldr	r0, [pc, #96]	; (800e69c <MX_TIM5_Init+0xe4>)
 800e63c:	f004 fbc4 	bl	8012dc8 <HAL_TIM_PWM_Init>
 800e640:	4603      	mov	r3, r0
 800e642:	2b00      	cmp	r3, #0
 800e644:	d001      	beq.n	800e64a <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800e646:	f000 f9f1 	bl	800ea2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e64a:	2300      	movs	r3, #0
 800e64c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e64e:	2300      	movs	r3, #0
 800e650:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800e652:	f107 0320 	add.w	r3, r7, #32
 800e656:	4619      	mov	r1, r3
 800e658:	4810      	ldr	r0, [pc, #64]	; (800e69c <MX_TIM5_Init+0xe4>)
 800e65a:	f005 fc79 	bl	8013f50 <HAL_TIMEx_MasterConfigSynchronization>
 800e65e:	4603      	mov	r3, r0
 800e660:	2b00      	cmp	r3, #0
 800e662:	d001      	beq.n	800e668 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800e664:	f000 f9e2 	bl	800ea2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e668:	2360      	movs	r3, #96	; 0x60
 800e66a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800e66c:	2300      	movs	r3, #0
 800e66e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e670:	2300      	movs	r3, #0
 800e672:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e674:	2300      	movs	r3, #0
 800e676:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800e678:	1d3b      	adds	r3, r7, #4
 800e67a:	2204      	movs	r2, #4
 800e67c:	4619      	mov	r1, r3
 800e67e:	4807      	ldr	r0, [pc, #28]	; (800e69c <MX_TIM5_Init+0xe4>)
 800e680:	f004 fee6 	bl	8013450 <HAL_TIM_PWM_ConfigChannel>
 800e684:	4603      	mov	r3, r0
 800e686:	2b00      	cmp	r3, #0
 800e688:	d001      	beq.n	800e68e <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800e68a:	f000 f9cf 	bl	800ea2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800e68e:	4803      	ldr	r0, [pc, #12]	; (800e69c <MX_TIM5_Init+0xe4>)
 800e690:	f000 fc26 	bl	800eee0 <HAL_TIM_MspPostInit>

}
 800e694:	bf00      	nop
 800e696:	3738      	adds	r7, #56	; 0x38
 800e698:	46bd      	mov	sp, r7
 800e69a:	bd80      	pop	{r7, pc}
 800e69c:	2000076c 	.word	0x2000076c
 800e6a0:	40000c00 	.word	0x40000c00

0800e6a4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800e6a4:	b580      	push	{r7, lr}
 800e6a6:	b096      	sub	sp, #88	; 0x58
 800e6a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800e6aa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800e6ae:	2200      	movs	r2, #0
 800e6b0:	601a      	str	r2, [r3, #0]
 800e6b2:	605a      	str	r2, [r3, #4]
 800e6b4:	609a      	str	r2, [r3, #8]
 800e6b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800e6b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800e6bc:	2200      	movs	r2, #0
 800e6be:	601a      	str	r2, [r3, #0]
 800e6c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800e6c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e6c6:	2200      	movs	r2, #0
 800e6c8:	601a      	str	r2, [r3, #0]
 800e6ca:	605a      	str	r2, [r3, #4]
 800e6cc:	609a      	str	r2, [r3, #8]
 800e6ce:	60da      	str	r2, [r3, #12]
 800e6d0:	611a      	str	r2, [r3, #16]
 800e6d2:	615a      	str	r2, [r3, #20]
 800e6d4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800e6d6:	1d3b      	adds	r3, r7, #4
 800e6d8:	2220      	movs	r2, #32
 800e6da:	2100      	movs	r1, #0
 800e6dc:	4618      	mov	r0, r3
 800e6de:	f006 fb10 	bl	8014d02 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800e6e2:	4b42      	ldr	r3, [pc, #264]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e6e4:	4a42      	ldr	r2, [pc, #264]	; (800e7f0 <MX_TIM8_Init+0x14c>)
 800e6e6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 168-1;
 800e6e8:	4b40      	ldr	r3, [pc, #256]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e6ea:	22a7      	movs	r2, #167	; 0xa7
 800e6ec:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e6ee:	4b3f      	ldr	r3, [pc, #252]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e6f0:	2200      	movs	r2, #0
 800e6f2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 50-1;
 800e6f4:	4b3d      	ldr	r3, [pc, #244]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e6f6:	2231      	movs	r2, #49	; 0x31
 800e6f8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e6fa:	4b3c      	ldr	r3, [pc, #240]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e6fc:	2200      	movs	r2, #0
 800e6fe:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800e700:	4b3a      	ldr	r3, [pc, #232]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e702:	2200      	movs	r2, #0
 800e704:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800e706:	4b39      	ldr	r3, [pc, #228]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e708:	2280      	movs	r2, #128	; 0x80
 800e70a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800e70c:	4837      	ldr	r0, [pc, #220]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e70e:	f004 f98d 	bl	8012a2c <HAL_TIM_Base_Init>
 800e712:	4603      	mov	r3, r0
 800e714:	2b00      	cmp	r3, #0
 800e716:	d001      	beq.n	800e71c <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 800e718:	f000 f988 	bl	800ea2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e71c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e720:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800e722:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800e726:	4619      	mov	r1, r3
 800e728:	4830      	ldr	r0, [pc, #192]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e72a:	f004 ff57 	bl	80135dc <HAL_TIM_ConfigClockSource>
 800e72e:	4603      	mov	r3, r0
 800e730:	2b00      	cmp	r3, #0
 800e732:	d001      	beq.n	800e738 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 800e734:	f000 f97a 	bl	800ea2c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 800e738:	482c      	ldr	r0, [pc, #176]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e73a:	f004 f9f1 	bl	8012b20 <HAL_TIM_OC_Init>
 800e73e:	4603      	mov	r3, r0
 800e740:	2b00      	cmp	r3, #0
 800e742:	d001      	beq.n	800e748 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800e744:	f000 f972 	bl	800ea2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e748:	2300      	movs	r3, #0
 800e74a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e74c:	2300      	movs	r3, #0
 800e74e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800e750:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800e754:	4619      	mov	r1, r3
 800e756:	4825      	ldr	r0, [pc, #148]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e758:	f005 fbfa 	bl	8013f50 <HAL_TIMEx_MasterConfigSynchronization>
 800e75c:	4603      	mov	r3, r0
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d001      	beq.n	800e766 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800e762:	f000 f963 	bl	800ea2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800e766:	2330      	movs	r3, #48	; 0x30
 800e768:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 25-1;
 800e76a:	2318      	movs	r3, #24
 800e76c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e76e:	2300      	movs	r3, #0
 800e770:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800e772:	2300      	movs	r3, #0
 800e774:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e776:	2300      	movs	r3, #0
 800e778:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800e77a:	2300      	movs	r3, #0
 800e77c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800e77e:	2300      	movs	r3, #0
 800e780:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800e782:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e786:	2200      	movs	r2, #0
 800e788:	4619      	mov	r1, r3
 800e78a:	4818      	ldr	r0, [pc, #96]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e78c:	f004 fe00 	bl	8013390 <HAL_TIM_OC_ConfigChannel>
 800e790:	4603      	mov	r3, r0
 800e792:	2b00      	cmp	r3, #0
 800e794:	d001      	beq.n	800e79a <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 800e796:	f000 f949 	bl	800ea2c <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 800e79a:	4b14      	ldr	r3, [pc, #80]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	699a      	ldr	r2, [r3, #24]
 800e7a0:	4b12      	ldr	r3, [pc, #72]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	f042 0208 	orr.w	r2, r2, #8
 800e7a8:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800e7b2:	2300      	movs	r3, #0
 800e7b4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800e7be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e7c2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800e7c8:	1d3b      	adds	r3, r7, #4
 800e7ca:	4619      	mov	r1, r3
 800e7cc:	4807      	ldr	r0, [pc, #28]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e7ce:	f005 fc3b 	bl	8014048 <HAL_TIMEx_ConfigBreakDeadTime>
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d001      	beq.n	800e7dc <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 800e7d8:	f000 f928 	bl	800ea2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800e7dc:	4803      	ldr	r0, [pc, #12]	; (800e7ec <MX_TIM8_Init+0x148>)
 800e7de:	f000 fb7f 	bl	800eee0 <HAL_TIM_MspPostInit>

}
 800e7e2:	bf00      	nop
 800e7e4:	3758      	adds	r7, #88	; 0x58
 800e7e6:	46bd      	mov	sp, r7
 800e7e8:	bd80      	pop	{r7, pc}
 800e7ea:	bf00      	nop
 800e7ec:	200006a4 	.word	0x200006a4
 800e7f0:	40010400 	.word	0x40010400

0800e7f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800e7f4:	b580      	push	{r7, lr}
 800e7f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800e7f8:	4b11      	ldr	r3, [pc, #68]	; (800e840 <MX_USART1_UART_Init+0x4c>)
 800e7fa:	4a12      	ldr	r2, [pc, #72]	; (800e844 <MX_USART1_UART_Init+0x50>)
 800e7fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800e7fe:	4b10      	ldr	r3, [pc, #64]	; (800e840 <MX_USART1_UART_Init+0x4c>)
 800e800:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800e804:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800e806:	4b0e      	ldr	r3, [pc, #56]	; (800e840 <MX_USART1_UART_Init+0x4c>)
 800e808:	2200      	movs	r2, #0
 800e80a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800e80c:	4b0c      	ldr	r3, [pc, #48]	; (800e840 <MX_USART1_UART_Init+0x4c>)
 800e80e:	2200      	movs	r2, #0
 800e810:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800e812:	4b0b      	ldr	r3, [pc, #44]	; (800e840 <MX_USART1_UART_Init+0x4c>)
 800e814:	2200      	movs	r2, #0
 800e816:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800e818:	4b09      	ldr	r3, [pc, #36]	; (800e840 <MX_USART1_UART_Init+0x4c>)
 800e81a:	220c      	movs	r2, #12
 800e81c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800e81e:	4b08      	ldr	r3, [pc, #32]	; (800e840 <MX_USART1_UART_Init+0x4c>)
 800e820:	2200      	movs	r2, #0
 800e822:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800e824:	4b06      	ldr	r3, [pc, #24]	; (800e840 <MX_USART1_UART_Init+0x4c>)
 800e826:	2200      	movs	r2, #0
 800e828:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800e82a:	4805      	ldr	r0, [pc, #20]	; (800e840 <MX_USART1_UART_Init+0x4c>)
 800e82c:	f005 fc97 	bl	801415e <HAL_UART_Init>
 800e830:	4603      	mov	r3, r0
 800e832:	2b00      	cmp	r3, #0
 800e834:	d001      	beq.n	800e83a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800e836:	f000 f8f9 	bl	800ea2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800e83a:	bf00      	nop
 800e83c:	bd80      	pop	{r7, pc}
 800e83e:	bf00      	nop
 800e840:	2000088c 	.word	0x2000088c
 800e844:	40011000 	.word	0x40011000

0800e848 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b082      	sub	sp, #8
 800e84c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800e84e:	2300      	movs	r3, #0
 800e850:	607b      	str	r3, [r7, #4]
 800e852:	4b10      	ldr	r3, [pc, #64]	; (800e894 <MX_DMA_Init+0x4c>)
 800e854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e856:	4a0f      	ldr	r2, [pc, #60]	; (800e894 <MX_DMA_Init+0x4c>)
 800e858:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e85c:	6313      	str	r3, [r2, #48]	; 0x30
 800e85e:	4b0d      	ldr	r3, [pc, #52]	; (800e894 <MX_DMA_Init+0x4c>)
 800e860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e862:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e866:	607b      	str	r3, [r7, #4]
 800e868:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800e86a:	2200      	movs	r2, #0
 800e86c:	2100      	movs	r1, #0
 800e86e:	2038      	movs	r0, #56	; 0x38
 800e870:	f001 ff73 	bl	801075a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800e874:	2038      	movs	r0, #56	; 0x38
 800e876:	f001 ff8c 	bl	8010792 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800e87a:	2200      	movs	r2, #0
 800e87c:	2100      	movs	r1, #0
 800e87e:	203a      	movs	r0, #58	; 0x3a
 800e880:	f001 ff6b 	bl	801075a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800e884:	203a      	movs	r0, #58	; 0x3a
 800e886:	f001 ff84 	bl	8010792 <HAL_NVIC_EnableIRQ>

}
 800e88a:	bf00      	nop
 800e88c:	3708      	adds	r7, #8
 800e88e:	46bd      	mov	sp, r7
 800e890:	bd80      	pop	{r7, pc}
 800e892:	bf00      	nop
 800e894:	40023800 	.word	0x40023800

0800e898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800e898:	b580      	push	{r7, lr}
 800e89a:	b08a      	sub	sp, #40	; 0x28
 800e89c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e89e:	f107 0314 	add.w	r3, r7, #20
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	601a      	str	r2, [r3, #0]
 800e8a6:	605a      	str	r2, [r3, #4]
 800e8a8:	609a      	str	r2, [r3, #8]
 800e8aa:	60da      	str	r2, [r3, #12]
 800e8ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	613b      	str	r3, [r7, #16]
 800e8b2:	4b59      	ldr	r3, [pc, #356]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e8b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8b6:	4a58      	ldr	r2, [pc, #352]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e8b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e8bc:	6313      	str	r3, [r2, #48]	; 0x30
 800e8be:	4b56      	ldr	r3, [pc, #344]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e8c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e8c6:	613b      	str	r3, [r7, #16]
 800e8c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800e8ca:	2300      	movs	r3, #0
 800e8cc:	60fb      	str	r3, [r7, #12]
 800e8ce:	4b52      	ldr	r3, [pc, #328]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e8d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8d2:	4a51      	ldr	r2, [pc, #324]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e8d4:	f043 0304 	orr.w	r3, r3, #4
 800e8d8:	6313      	str	r3, [r2, #48]	; 0x30
 800e8da:	4b4f      	ldr	r3, [pc, #316]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e8dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8de:	f003 0304 	and.w	r3, r3, #4
 800e8e2:	60fb      	str	r3, [r7, #12]
 800e8e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	60bb      	str	r3, [r7, #8]
 800e8ea:	4b4b      	ldr	r3, [pc, #300]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e8ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8ee:	4a4a      	ldr	r2, [pc, #296]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e8f0:	f043 0301 	orr.w	r3, r3, #1
 800e8f4:	6313      	str	r3, [r2, #48]	; 0x30
 800e8f6:	4b48      	ldr	r3, [pc, #288]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e8f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8fa:	f003 0301 	and.w	r3, r3, #1
 800e8fe:	60bb      	str	r3, [r7, #8]
 800e900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800e902:	2300      	movs	r3, #0
 800e904:	607b      	str	r3, [r7, #4]
 800e906:	4b44      	ldr	r3, [pc, #272]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e90a:	4a43      	ldr	r2, [pc, #268]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e90c:	f043 0302 	orr.w	r3, r3, #2
 800e910:	6313      	str	r3, [r2, #48]	; 0x30
 800e912:	4b41      	ldr	r3, [pc, #260]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e916:	f003 0302 	and.w	r3, r3, #2
 800e91a:	607b      	str	r3, [r7, #4]
 800e91c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800e91e:	2300      	movs	r3, #0
 800e920:	603b      	str	r3, [r7, #0]
 800e922:	4b3d      	ldr	r3, [pc, #244]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e926:	4a3c      	ldr	r2, [pc, #240]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e928:	f043 0308 	orr.w	r3, r3, #8
 800e92c:	6313      	str	r3, [r2, #48]	; 0x30
 800e92e:	4b3a      	ldr	r3, [pc, #232]	; (800ea18 <MX_GPIO_Init+0x180>)
 800e930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e932:	f003 0308 	and.w	r3, r3, #8
 800e936:	603b      	str	r3, [r7, #0]
 800e938:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800e93a:	2200      	movs	r2, #0
 800e93c:	f44f 7141 	mov.w	r1, #772	; 0x304
 800e940:	4836      	ldr	r0, [pc, #216]	; (800ea1c <MX_GPIO_Init+0x184>)
 800e942:	f002 fea3 	bl	801168c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_2, GPIO_PIN_RESET);
 800e946:	2200      	movs	r2, #0
 800e948:	2105      	movs	r1, #5
 800e94a:	4835      	ldr	r0, [pc, #212]	; (800ea20 <MX_GPIO_Init+0x188>)
 800e94c:	f002 fe9e 	bl	801168c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800e950:	2200      	movs	r2, #0
 800e952:	2104      	movs	r1, #4
 800e954:	4833      	ldr	r0, [pc, #204]	; (800ea24 <MX_GPIO_Init+0x18c>)
 800e956:	f002 fe99 	bl	801168c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800e95a:	2200      	movs	r2, #0
 800e95c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800e960:	4831      	ldr	r0, [pc, #196]	; (800ea28 <MX_GPIO_Init+0x190>)
 800e962:	f002 fe93 	bl	801168c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9;
 800e966:	f44f 7341 	mov.w	r3, #772	; 0x304
 800e96a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e96c:	2301      	movs	r3, #1
 800e96e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e970:	2300      	movs	r3, #0
 800e972:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e974:	2300      	movs	r3, #0
 800e976:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e978:	f107 0314 	add.w	r3, r7, #20
 800e97c:	4619      	mov	r1, r3
 800e97e:	4827      	ldr	r0, [pc, #156]	; (800ea1c <MX_GPIO_Init+0x184>)
 800e980:	f002 fcea 	bl	8011358 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800e984:	2305      	movs	r3, #5
 800e986:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e988:	2301      	movs	r3, #1
 800e98a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e98c:	2300      	movs	r3, #0
 800e98e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e990:	2300      	movs	r3, #0
 800e992:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e994:	f107 0314 	add.w	r3, r7, #20
 800e998:	4619      	mov	r1, r3
 800e99a:	4821      	ldr	r0, [pc, #132]	; (800ea20 <MX_GPIO_Init+0x188>)
 800e99c:	f002 fcdc 	bl	8011358 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 800e9a0:	f241 0304 	movw	r3, #4100	; 0x1004
 800e9a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e9a6:	2300      	movs	r3, #0
 800e9a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e9ae:	f107 0314 	add.w	r3, r7, #20
 800e9b2:	4619      	mov	r1, r3
 800e9b4:	481c      	ldr	r0, [pc, #112]	; (800ea28 <MX_GPIO_Init+0x190>)
 800e9b6:	f002 fccf 	bl	8011358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800e9ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800e9be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e9c0:	2300      	movs	r3, #0
 800e9c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e9c8:	f107 0314 	add.w	r3, r7, #20
 800e9cc:	4619      	mov	r1, r3
 800e9ce:	4814      	ldr	r0, [pc, #80]	; (800ea20 <MX_GPIO_Init+0x188>)
 800e9d0:	f002 fcc2 	bl	8011358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800e9d4:	2304      	movs	r3, #4
 800e9d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e9d8:	2301      	movs	r3, #1
 800e9da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e9dc:	2300      	movs	r3, #0
 800e9de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e9e0:	2300      	movs	r3, #0
 800e9e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e9e4:	f107 0314 	add.w	r3, r7, #20
 800e9e8:	4619      	mov	r1, r3
 800e9ea:	480e      	ldr	r0, [pc, #56]	; (800ea24 <MX_GPIO_Init+0x18c>)
 800e9ec:	f002 fcb4 	bl	8011358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800e9f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e9f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e9f6:	2301      	movs	r3, #1
 800e9f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e9fe:	2300      	movs	r3, #0
 800ea00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ea02:	f107 0314 	add.w	r3, r7, #20
 800ea06:	4619      	mov	r1, r3
 800ea08:	4807      	ldr	r0, [pc, #28]	; (800ea28 <MX_GPIO_Init+0x190>)
 800ea0a:	f002 fca5 	bl	8011358 <HAL_GPIO_Init>

}
 800ea0e:	bf00      	nop
 800ea10:	3728      	adds	r7, #40	; 0x28
 800ea12:	46bd      	mov	sp, r7
 800ea14:	bd80      	pop	{r7, pc}
 800ea16:	bf00      	nop
 800ea18:	40023800 	.word	0x40023800
 800ea1c:	40020800 	.word	0x40020800
 800ea20:	40020000 	.word	0x40020000
 800ea24:	40020c00 	.word	0x40020c00
 800ea28:	40020400 	.word	0x40020400

0800ea2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ea2c:	b480      	push	{r7}
 800ea2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800ea30:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800ea32:	e7fe      	b.n	800ea32 <Error_Handler+0x6>

0800ea34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ea34:	b480      	push	{r7}
 800ea36:	b083      	sub	sp, #12
 800ea38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	607b      	str	r3, [r7, #4]
 800ea3e:	4b10      	ldr	r3, [pc, #64]	; (800ea80 <HAL_MspInit+0x4c>)
 800ea40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ea42:	4a0f      	ldr	r2, [pc, #60]	; (800ea80 <HAL_MspInit+0x4c>)
 800ea44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ea48:	6453      	str	r3, [r2, #68]	; 0x44
 800ea4a:	4b0d      	ldr	r3, [pc, #52]	; (800ea80 <HAL_MspInit+0x4c>)
 800ea4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ea4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ea52:	607b      	str	r3, [r7, #4]
 800ea54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800ea56:	2300      	movs	r3, #0
 800ea58:	603b      	str	r3, [r7, #0]
 800ea5a:	4b09      	ldr	r3, [pc, #36]	; (800ea80 <HAL_MspInit+0x4c>)
 800ea5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea5e:	4a08      	ldr	r2, [pc, #32]	; (800ea80 <HAL_MspInit+0x4c>)
 800ea60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ea64:	6413      	str	r3, [r2, #64]	; 0x40
 800ea66:	4b06      	ldr	r3, [pc, #24]	; (800ea80 <HAL_MspInit+0x4c>)
 800ea68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ea6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ea6e:	603b      	str	r3, [r7, #0]
 800ea70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ea72:	bf00      	nop
 800ea74:	370c      	adds	r7, #12
 800ea76:	46bd      	mov	sp, r7
 800ea78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea7c:	4770      	bx	lr
 800ea7e:	bf00      	nop
 800ea80:	40023800 	.word	0x40023800

0800ea84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800ea84:	b580      	push	{r7, lr}
 800ea86:	b08c      	sub	sp, #48	; 0x30
 800ea88:	af00      	add	r7, sp, #0
 800ea8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ea8c:	f107 031c 	add.w	r3, r7, #28
 800ea90:	2200      	movs	r2, #0
 800ea92:	601a      	str	r2, [r3, #0]
 800ea94:	605a      	str	r2, [r3, #4]
 800ea96:	609a      	str	r2, [r3, #8]
 800ea98:	60da      	str	r2, [r3, #12]
 800ea9a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	4a6b      	ldr	r2, [pc, #428]	; (800ec50 <HAL_ADC_MspInit+0x1cc>)
 800eaa2:	4293      	cmp	r3, r2
 800eaa4:	d172      	bne.n	800eb8c <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800eaa6:	2300      	movs	r3, #0
 800eaa8:	61bb      	str	r3, [r7, #24]
 800eaaa:	4b6a      	ldr	r3, [pc, #424]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800eaac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eaae:	4a69      	ldr	r2, [pc, #420]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800eab0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800eab4:	6453      	str	r3, [r2, #68]	; 0x44
 800eab6:	4b67      	ldr	r3, [pc, #412]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800eab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eaba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800eabe:	61bb      	str	r3, [r7, #24]
 800eac0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800eac2:	2300      	movs	r3, #0
 800eac4:	617b      	str	r3, [r7, #20]
 800eac6:	4b63      	ldr	r3, [pc, #396]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800eac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eaca:	4a62      	ldr	r2, [pc, #392]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800eacc:	f043 0304 	orr.w	r3, r3, #4
 800ead0:	6313      	str	r3, [r2, #48]	; 0x30
 800ead2:	4b60      	ldr	r3, [pc, #384]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800ead4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ead6:	f003 0304 	and.w	r3, r3, #4
 800eada:	617b      	str	r3, [r7, #20]
 800eadc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800eade:	2300      	movs	r3, #0
 800eae0:	613b      	str	r3, [r7, #16]
 800eae2:	4b5c      	ldr	r3, [pc, #368]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800eae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eae6:	4a5b      	ldr	r2, [pc, #364]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800eae8:	f043 0302 	orr.w	r3, r3, #2
 800eaec:	6313      	str	r3, [r2, #48]	; 0x30
 800eaee:	4b59      	ldr	r3, [pc, #356]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800eaf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eaf2:	f003 0302 	and.w	r3, r3, #2
 800eaf6:	613b      	str	r3, [r7, #16]
 800eaf8:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800eafa:	2311      	movs	r3, #17
 800eafc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800eafe:	2303      	movs	r3, #3
 800eb00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eb02:	2300      	movs	r3, #0
 800eb04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800eb06:	f107 031c 	add.w	r3, r7, #28
 800eb0a:	4619      	mov	r1, r3
 800eb0c:	4852      	ldr	r0, [pc, #328]	; (800ec58 <HAL_ADC_MspInit+0x1d4>)
 800eb0e:	f002 fc23 	bl	8011358 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800eb12:	2302      	movs	r3, #2
 800eb14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800eb16:	2303      	movs	r3, #3
 800eb18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eb1a:	2300      	movs	r3, #0
 800eb1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800eb1e:	f107 031c 	add.w	r3, r7, #28
 800eb22:	4619      	mov	r1, r3
 800eb24:	484d      	ldr	r0, [pc, #308]	; (800ec5c <HAL_ADC_MspInit+0x1d8>)
 800eb26:	f002 fc17 	bl	8011358 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800eb2a:	4b4d      	ldr	r3, [pc, #308]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb2c:	4a4d      	ldr	r2, [pc, #308]	; (800ec64 <HAL_ADC_MspInit+0x1e0>)
 800eb2e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800eb30:	4b4b      	ldr	r3, [pc, #300]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb32:	2200      	movs	r2, #0
 800eb34:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800eb36:	4b4a      	ldr	r3, [pc, #296]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb38:	2200      	movs	r2, #0
 800eb3a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800eb3c:	4b48      	ldr	r3, [pc, #288]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb3e:	2200      	movs	r2, #0
 800eb40:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800eb42:	4b47      	ldr	r3, [pc, #284]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800eb48:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800eb4a:	4b45      	ldr	r3, [pc, #276]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb4c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800eb50:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800eb52:	4b43      	ldr	r3, [pc, #268]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb54:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800eb58:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800eb5a:	4b41      	ldr	r3, [pc, #260]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800eb60:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800eb62:	4b3f      	ldr	r3, [pc, #252]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb64:	2200      	movs	r2, #0
 800eb66:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800eb68:	4b3d      	ldr	r3, [pc, #244]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb6a:	2200      	movs	r2, #0
 800eb6c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800eb6e:	483c      	ldr	r0, [pc, #240]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb70:	f001 fe2a 	bl	80107c8 <HAL_DMA_Init>
 800eb74:	4603      	mov	r3, r0
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d001      	beq.n	800eb7e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800eb7a:	f7ff ff57 	bl	800ea2c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	4a37      	ldr	r2, [pc, #220]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb82:	639a      	str	r2, [r3, #56]	; 0x38
 800eb84:	4a36      	ldr	r2, [pc, #216]	; (800ec60 <HAL_ADC_MspInit+0x1dc>)
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800eb8a:	e05d      	b.n	800ec48 <HAL_ADC_MspInit+0x1c4>
  else if(hadc->Instance==ADC2)
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	4a35      	ldr	r2, [pc, #212]	; (800ec68 <HAL_ADC_MspInit+0x1e4>)
 800eb92:	4293      	cmp	r3, r2
 800eb94:	d158      	bne.n	800ec48 <HAL_ADC_MspInit+0x1c4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800eb96:	2300      	movs	r3, #0
 800eb98:	60fb      	str	r3, [r7, #12]
 800eb9a:	4b2e      	ldr	r3, [pc, #184]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800eb9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eb9e:	4a2d      	ldr	r2, [pc, #180]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800eba0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800eba4:	6453      	str	r3, [r2, #68]	; 0x44
 800eba6:	4b2b      	ldr	r3, [pc, #172]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800eba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ebaa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ebae:	60fb      	str	r3, [r7, #12]
 800ebb0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	60bb      	str	r3, [r7, #8]
 800ebb6:	4b27      	ldr	r3, [pc, #156]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800ebb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebba:	4a26      	ldr	r2, [pc, #152]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800ebbc:	f043 0304 	orr.w	r3, r3, #4
 800ebc0:	6313      	str	r3, [r2, #48]	; 0x30
 800ebc2:	4b24      	ldr	r3, [pc, #144]	; (800ec54 <HAL_ADC_MspInit+0x1d0>)
 800ebc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebc6:	f003 0304 	and.w	r3, r3, #4
 800ebca:	60bb      	str	r3, [r7, #8]
 800ebcc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 800ebce:	2322      	movs	r3, #34	; 0x22
 800ebd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ebd2:	2303      	movs	r3, #3
 800ebd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ebda:	f107 031c 	add.w	r3, r7, #28
 800ebde:	4619      	mov	r1, r3
 800ebe0:	481d      	ldr	r0, [pc, #116]	; (800ec58 <HAL_ADC_MspInit+0x1d4>)
 800ebe2:	f002 fbb9 	bl	8011358 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800ebe6:	4b21      	ldr	r3, [pc, #132]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ebe8:	4a21      	ldr	r2, [pc, #132]	; (800ec70 <HAL_ADC_MspInit+0x1ec>)
 800ebea:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800ebec:	4b1f      	ldr	r3, [pc, #124]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ebee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800ebf2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800ebf4:	4b1d      	ldr	r3, [pc, #116]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800ebfa:	4b1c      	ldr	r3, [pc, #112]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ebfc:	2200      	movs	r2, #0
 800ebfe:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800ec00:	4b1a      	ldr	r3, [pc, #104]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ec02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800ec06:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800ec08:	4b18      	ldr	r3, [pc, #96]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ec0a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ec0e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800ec10:	4b16      	ldr	r3, [pc, #88]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ec12:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ec16:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800ec18:	4b14      	ldr	r3, [pc, #80]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ec1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ec1e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800ec20:	4b12      	ldr	r3, [pc, #72]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ec22:	2200      	movs	r2, #0
 800ec24:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ec26:	4b11      	ldr	r3, [pc, #68]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ec28:	2200      	movs	r2, #0
 800ec2a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800ec2c:	480f      	ldr	r0, [pc, #60]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ec2e:	f001 fdcb 	bl	80107c8 <HAL_DMA_Init>
 800ec32:	4603      	mov	r3, r0
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d001      	beq.n	800ec3c <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 800ec38:	f7ff fef8 	bl	800ea2c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	4a0b      	ldr	r2, [pc, #44]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ec40:	639a      	str	r2, [r3, #56]	; 0x38
 800ec42:	4a0a      	ldr	r2, [pc, #40]	; (800ec6c <HAL_ADC_MspInit+0x1e8>)
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	6393      	str	r3, [r2, #56]	; 0x38
}
 800ec48:	bf00      	nop
 800ec4a:	3730      	adds	r7, #48	; 0x30
 800ec4c:	46bd      	mov	sp, r7
 800ec4e:	bd80      	pop	{r7, pc}
 800ec50:	40012000 	.word	0x40012000
 800ec54:	40023800 	.word	0x40023800
 800ec58:	40020800 	.word	0x40020800
 800ec5c:	40020400 	.word	0x40020400
 800ec60:	200008cc 	.word	0x200008cc
 800ec64:	40026410 	.word	0x40026410
 800ec68:	40012100 	.word	0x40012100
 800ec6c:	200009ac 	.word	0x200009ac
 800ec70:	40026440 	.word	0x40026440

0800ec74 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800ec74:	b580      	push	{r7, lr}
 800ec76:	b08a      	sub	sp, #40	; 0x28
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ec7c:	f107 0314 	add.w	r3, r7, #20
 800ec80:	2200      	movs	r2, #0
 800ec82:	601a      	str	r2, [r3, #0]
 800ec84:	605a      	str	r2, [r3, #4]
 800ec86:	609a      	str	r2, [r3, #8]
 800ec88:	60da      	str	r2, [r3, #12]
 800ec8a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	4a19      	ldr	r2, [pc, #100]	; (800ecf8 <HAL_SPI_MspInit+0x84>)
 800ec92:	4293      	cmp	r3, r2
 800ec94:	d12c      	bne.n	800ecf0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800ec96:	2300      	movs	r3, #0
 800ec98:	613b      	str	r3, [r7, #16]
 800ec9a:	4b18      	ldr	r3, [pc, #96]	; (800ecfc <HAL_SPI_MspInit+0x88>)
 800ec9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ec9e:	4a17      	ldr	r2, [pc, #92]	; (800ecfc <HAL_SPI_MspInit+0x88>)
 800eca0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800eca4:	6413      	str	r3, [r2, #64]	; 0x40
 800eca6:	4b15      	ldr	r3, [pc, #84]	; (800ecfc <HAL_SPI_MspInit+0x88>)
 800eca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ecaa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ecae:	613b      	str	r3, [r7, #16]
 800ecb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	60fb      	str	r3, [r7, #12]
 800ecb6:	4b11      	ldr	r3, [pc, #68]	; (800ecfc <HAL_SPI_MspInit+0x88>)
 800ecb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ecba:	4a10      	ldr	r2, [pc, #64]	; (800ecfc <HAL_SPI_MspInit+0x88>)
 800ecbc:	f043 0304 	orr.w	r3, r3, #4
 800ecc0:	6313      	str	r3, [r2, #48]	; 0x30
 800ecc2:	4b0e      	ldr	r3, [pc, #56]	; (800ecfc <HAL_SPI_MspInit+0x88>)
 800ecc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ecc6:	f003 0304 	and.w	r3, r3, #4
 800ecca:	60fb      	str	r3, [r7, #12]
 800eccc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800ecce:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800ecd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ecd4:	2302      	movs	r3, #2
 800ecd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ecd8:	2300      	movs	r3, #0
 800ecda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ecdc:	2303      	movs	r3, #3
 800ecde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800ece0:	2306      	movs	r3, #6
 800ece2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ece4:	f107 0314 	add.w	r3, r7, #20
 800ece8:	4619      	mov	r1, r3
 800ecea:	4805      	ldr	r0, [pc, #20]	; (800ed00 <HAL_SPI_MspInit+0x8c>)
 800ecec:	f002 fb34 	bl	8011358 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800ecf0:	bf00      	nop
 800ecf2:	3728      	adds	r7, #40	; 0x28
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	bd80      	pop	{r7, pc}
 800ecf8:	40003c00 	.word	0x40003c00
 800ecfc:	40023800 	.word	0x40023800
 800ed00:	40020800 	.word	0x40020800

0800ed04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800ed04:	b580      	push	{r7, lr}
 800ed06:	b086      	sub	sp, #24
 800ed08:	af00      	add	r7, sp, #0
 800ed0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	4a30      	ldr	r2, [pc, #192]	; (800edd4 <HAL_TIM_Base_MspInit+0xd0>)
 800ed12:	4293      	cmp	r3, r2
 800ed14:	d116      	bne.n	800ed44 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800ed16:	2300      	movs	r3, #0
 800ed18:	617b      	str	r3, [r7, #20]
 800ed1a:	4b2f      	ldr	r3, [pc, #188]	; (800edd8 <HAL_TIM_Base_MspInit+0xd4>)
 800ed1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ed1e:	4a2e      	ldr	r2, [pc, #184]	; (800edd8 <HAL_TIM_Base_MspInit+0xd4>)
 800ed20:	f043 0301 	orr.w	r3, r3, #1
 800ed24:	6453      	str	r3, [r2, #68]	; 0x44
 800ed26:	4b2c      	ldr	r3, [pc, #176]	; (800edd8 <HAL_TIM_Base_MspInit+0xd4>)
 800ed28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ed2a:	f003 0301 	and.w	r3, r3, #1
 800ed2e:	617b      	str	r3, [r7, #20]
 800ed30:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800ed32:	2200      	movs	r2, #0
 800ed34:	2100      	movs	r1, #0
 800ed36:	2019      	movs	r0, #25
 800ed38:	f001 fd0f 	bl	801075a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800ed3c:	2019      	movs	r0, #25
 800ed3e:	f001 fd28 	bl	8010792 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800ed42:	e042      	b.n	800edca <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ed4c:	d10e      	bne.n	800ed6c <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800ed4e:	2300      	movs	r3, #0
 800ed50:	613b      	str	r3, [r7, #16]
 800ed52:	4b21      	ldr	r3, [pc, #132]	; (800edd8 <HAL_TIM_Base_MspInit+0xd4>)
 800ed54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed56:	4a20      	ldr	r2, [pc, #128]	; (800edd8 <HAL_TIM_Base_MspInit+0xd4>)
 800ed58:	f043 0301 	orr.w	r3, r3, #1
 800ed5c:	6413      	str	r3, [r2, #64]	; 0x40
 800ed5e:	4b1e      	ldr	r3, [pc, #120]	; (800edd8 <HAL_TIM_Base_MspInit+0xd4>)
 800ed60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed62:	f003 0301 	and.w	r3, r3, #1
 800ed66:	613b      	str	r3, [r7, #16]
 800ed68:	693b      	ldr	r3, [r7, #16]
}
 800ed6a:	e02e      	b.n	800edca <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM5)
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	4a1a      	ldr	r2, [pc, #104]	; (800eddc <HAL_TIM_Base_MspInit+0xd8>)
 800ed72:	4293      	cmp	r3, r2
 800ed74:	d10e      	bne.n	800ed94 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800ed76:	2300      	movs	r3, #0
 800ed78:	60fb      	str	r3, [r7, #12]
 800ed7a:	4b17      	ldr	r3, [pc, #92]	; (800edd8 <HAL_TIM_Base_MspInit+0xd4>)
 800ed7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed7e:	4a16      	ldr	r2, [pc, #88]	; (800edd8 <HAL_TIM_Base_MspInit+0xd4>)
 800ed80:	f043 0308 	orr.w	r3, r3, #8
 800ed84:	6413      	str	r3, [r2, #64]	; 0x40
 800ed86:	4b14      	ldr	r3, [pc, #80]	; (800edd8 <HAL_TIM_Base_MspInit+0xd4>)
 800ed88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ed8a:	f003 0308 	and.w	r3, r3, #8
 800ed8e:	60fb      	str	r3, [r7, #12]
 800ed90:	68fb      	ldr	r3, [r7, #12]
}
 800ed92:	e01a      	b.n	800edca <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM8)
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	4a11      	ldr	r2, [pc, #68]	; (800ede0 <HAL_TIM_Base_MspInit+0xdc>)
 800ed9a:	4293      	cmp	r3, r2
 800ed9c:	d115      	bne.n	800edca <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800ed9e:	2300      	movs	r3, #0
 800eda0:	60bb      	str	r3, [r7, #8]
 800eda2:	4b0d      	ldr	r3, [pc, #52]	; (800edd8 <HAL_TIM_Base_MspInit+0xd4>)
 800eda4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eda6:	4a0c      	ldr	r2, [pc, #48]	; (800edd8 <HAL_TIM_Base_MspInit+0xd4>)
 800eda8:	f043 0302 	orr.w	r3, r3, #2
 800edac:	6453      	str	r3, [r2, #68]	; 0x44
 800edae:	4b0a      	ldr	r3, [pc, #40]	; (800edd8 <HAL_TIM_Base_MspInit+0xd4>)
 800edb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800edb2:	f003 0302 	and.w	r3, r3, #2
 800edb6:	60bb      	str	r3, [r7, #8]
 800edb8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 800edba:	2200      	movs	r2, #0
 800edbc:	2101      	movs	r1, #1
 800edbe:	202c      	movs	r0, #44	; 0x2c
 800edc0:	f001 fccb 	bl	801075a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800edc4:	202c      	movs	r0, #44	; 0x2c
 800edc6:	f001 fce4 	bl	8010792 <HAL_NVIC_EnableIRQ>
}
 800edca:	bf00      	nop
 800edcc:	3718      	adds	r7, #24
 800edce:	46bd      	mov	sp, r7
 800edd0:	bd80      	pop	{r7, pc}
 800edd2:	bf00      	nop
 800edd4:	40010000 	.word	0x40010000
 800edd8:	40023800 	.word	0x40023800
 800eddc:	40000c00 	.word	0x40000c00
 800ede0:	40010400 	.word	0x40010400

0800ede4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800ede4:	b580      	push	{r7, lr}
 800ede6:	b08c      	sub	sp, #48	; 0x30
 800ede8:	af00      	add	r7, sp, #0
 800edea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800edec:	f107 031c 	add.w	r3, r7, #28
 800edf0:	2200      	movs	r2, #0
 800edf2:	601a      	str	r2, [r3, #0]
 800edf4:	605a      	str	r2, [r3, #4]
 800edf6:	609a      	str	r2, [r3, #8]
 800edf8:	60da      	str	r2, [r3, #12]
 800edfa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	4a32      	ldr	r2, [pc, #200]	; (800eecc <HAL_TIM_Encoder_MspInit+0xe8>)
 800ee02:	4293      	cmp	r3, r2
 800ee04:	d12c      	bne.n	800ee60 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800ee06:	2300      	movs	r3, #0
 800ee08:	61bb      	str	r3, [r7, #24]
 800ee0a:	4b31      	ldr	r3, [pc, #196]	; (800eed0 <HAL_TIM_Encoder_MspInit+0xec>)
 800ee0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee0e:	4a30      	ldr	r2, [pc, #192]	; (800eed0 <HAL_TIM_Encoder_MspInit+0xec>)
 800ee10:	f043 0302 	orr.w	r3, r3, #2
 800ee14:	6413      	str	r3, [r2, #64]	; 0x40
 800ee16:	4b2e      	ldr	r3, [pc, #184]	; (800eed0 <HAL_TIM_Encoder_MspInit+0xec>)
 800ee18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee1a:	f003 0302 	and.w	r3, r3, #2
 800ee1e:	61bb      	str	r3, [r7, #24]
 800ee20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ee22:	2300      	movs	r3, #0
 800ee24:	617b      	str	r3, [r7, #20]
 800ee26:	4b2a      	ldr	r3, [pc, #168]	; (800eed0 <HAL_TIM_Encoder_MspInit+0xec>)
 800ee28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee2a:	4a29      	ldr	r2, [pc, #164]	; (800eed0 <HAL_TIM_Encoder_MspInit+0xec>)
 800ee2c:	f043 0301 	orr.w	r3, r3, #1
 800ee30:	6313      	str	r3, [r2, #48]	; 0x30
 800ee32:	4b27      	ldr	r3, [pc, #156]	; (800eed0 <HAL_TIM_Encoder_MspInit+0xec>)
 800ee34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee36:	f003 0301 	and.w	r3, r3, #1
 800ee3a:	617b      	str	r3, [r7, #20]
 800ee3c:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800ee3e:	23c0      	movs	r3, #192	; 0xc0
 800ee40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ee42:	2302      	movs	r3, #2
 800ee44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee46:	2300      	movs	r3, #0
 800ee48:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800ee4e:	2302      	movs	r3, #2
 800ee50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ee52:	f107 031c 	add.w	r3, r7, #28
 800ee56:	4619      	mov	r1, r3
 800ee58:	481e      	ldr	r0, [pc, #120]	; (800eed4 <HAL_TIM_Encoder_MspInit+0xf0>)
 800ee5a:	f002 fa7d 	bl	8011358 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800ee5e:	e030      	b.n	800eec2 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	4a1c      	ldr	r2, [pc, #112]	; (800eed8 <HAL_TIM_Encoder_MspInit+0xf4>)
 800ee66:	4293      	cmp	r3, r2
 800ee68:	d12b      	bne.n	800eec2 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	613b      	str	r3, [r7, #16]
 800ee6e:	4b18      	ldr	r3, [pc, #96]	; (800eed0 <HAL_TIM_Encoder_MspInit+0xec>)
 800ee70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee72:	4a17      	ldr	r2, [pc, #92]	; (800eed0 <HAL_TIM_Encoder_MspInit+0xec>)
 800ee74:	f043 0304 	orr.w	r3, r3, #4
 800ee78:	6413      	str	r3, [r2, #64]	; 0x40
 800ee7a:	4b15      	ldr	r3, [pc, #84]	; (800eed0 <HAL_TIM_Encoder_MspInit+0xec>)
 800ee7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ee7e:	f003 0304 	and.w	r3, r3, #4
 800ee82:	613b      	str	r3, [r7, #16]
 800ee84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ee86:	2300      	movs	r3, #0
 800ee88:	60fb      	str	r3, [r7, #12]
 800ee8a:	4b11      	ldr	r3, [pc, #68]	; (800eed0 <HAL_TIM_Encoder_MspInit+0xec>)
 800ee8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee8e:	4a10      	ldr	r2, [pc, #64]	; (800eed0 <HAL_TIM_Encoder_MspInit+0xec>)
 800ee90:	f043 0302 	orr.w	r3, r3, #2
 800ee94:	6313      	str	r3, [r2, #48]	; 0x30
 800ee96:	4b0e      	ldr	r3, [pc, #56]	; (800eed0 <HAL_TIM_Encoder_MspInit+0xec>)
 800ee98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee9a:	f003 0302 	and.w	r3, r3, #2
 800ee9e:	60fb      	str	r3, [r7, #12]
 800eea0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800eea2:	23c0      	movs	r3, #192	; 0xc0
 800eea4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800eea6:	2302      	movs	r3, #2
 800eea8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eeaa:	2300      	movs	r3, #0
 800eeac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800eeae:	2300      	movs	r3, #0
 800eeb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800eeb2:	2302      	movs	r3, #2
 800eeb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800eeb6:	f107 031c 	add.w	r3, r7, #28
 800eeba:	4619      	mov	r1, r3
 800eebc:	4807      	ldr	r0, [pc, #28]	; (800eedc <HAL_TIM_Encoder_MspInit+0xf8>)
 800eebe:	f002 fa4b 	bl	8011358 <HAL_GPIO_Init>
}
 800eec2:	bf00      	nop
 800eec4:	3730      	adds	r7, #48	; 0x30
 800eec6:	46bd      	mov	sp, r7
 800eec8:	bd80      	pop	{r7, pc}
 800eeca:	bf00      	nop
 800eecc:	40000400 	.word	0x40000400
 800eed0:	40023800 	.word	0x40023800
 800eed4:	40020000 	.word	0x40020000
 800eed8:	40000800 	.word	0x40000800
 800eedc:	40020400 	.word	0x40020400

0800eee0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b08c      	sub	sp, #48	; 0x30
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eee8:	f107 031c 	add.w	r3, r7, #28
 800eeec:	2200      	movs	r2, #0
 800eeee:	601a      	str	r2, [r3, #0]
 800eef0:	605a      	str	r2, [r3, #4]
 800eef2:	609a      	str	r2, [r3, #8]
 800eef4:	60da      	str	r2, [r3, #12]
 800eef6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ef00:	d11e      	bne.n	800ef40 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ef02:	2300      	movs	r3, #0
 800ef04:	61bb      	str	r3, [r7, #24]
 800ef06:	4b43      	ldr	r3, [pc, #268]	; (800f014 <HAL_TIM_MspPostInit+0x134>)
 800ef08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef0a:	4a42      	ldr	r2, [pc, #264]	; (800f014 <HAL_TIM_MspPostInit+0x134>)
 800ef0c:	f043 0301 	orr.w	r3, r3, #1
 800ef10:	6313      	str	r3, [r2, #48]	; 0x30
 800ef12:	4b40      	ldr	r3, [pc, #256]	; (800f014 <HAL_TIM_MspPostInit+0x134>)
 800ef14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef16:	f003 0301 	and.w	r3, r3, #1
 800ef1a:	61bb      	str	r3, [r7, #24]
 800ef1c:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800ef1e:	2308      	movs	r3, #8
 800ef20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ef22:	2302      	movs	r3, #2
 800ef24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef26:	2300      	movs	r3, #0
 800ef28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ef2a:	2303      	movs	r3, #3
 800ef2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800ef2e:	2301      	movs	r3, #1
 800ef30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ef32:	f107 031c 	add.w	r3, r7, #28
 800ef36:	4619      	mov	r1, r3
 800ef38:	4837      	ldr	r0, [pc, #220]	; (800f018 <HAL_TIM_MspPostInit+0x138>)
 800ef3a:	f002 fa0d 	bl	8011358 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800ef3e:	e064      	b.n	800f00a <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM5)
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	4a35      	ldr	r2, [pc, #212]	; (800f01c <HAL_TIM_MspPostInit+0x13c>)
 800ef46:	4293      	cmp	r3, r2
 800ef48:	d11e      	bne.n	800ef88 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	617b      	str	r3, [r7, #20]
 800ef4e:	4b31      	ldr	r3, [pc, #196]	; (800f014 <HAL_TIM_MspPostInit+0x134>)
 800ef50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef52:	4a30      	ldr	r2, [pc, #192]	; (800f014 <HAL_TIM_MspPostInit+0x134>)
 800ef54:	f043 0301 	orr.w	r3, r3, #1
 800ef58:	6313      	str	r3, [r2, #48]	; 0x30
 800ef5a:	4b2e      	ldr	r3, [pc, #184]	; (800f014 <HAL_TIM_MspPostInit+0x134>)
 800ef5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef5e:	f003 0301 	and.w	r3, r3, #1
 800ef62:	617b      	str	r3, [r7, #20]
 800ef64:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800ef66:	2302      	movs	r3, #2
 800ef68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ef6a:	2302      	movs	r3, #2
 800ef6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef6e:	2300      	movs	r3, #0
 800ef70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ef72:	2300      	movs	r3, #0
 800ef74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800ef76:	2302      	movs	r3, #2
 800ef78:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ef7a:	f107 031c 	add.w	r3, r7, #28
 800ef7e:	4619      	mov	r1, r3
 800ef80:	4825      	ldr	r0, [pc, #148]	; (800f018 <HAL_TIM_MspPostInit+0x138>)
 800ef82:	f002 f9e9 	bl	8011358 <HAL_GPIO_Init>
}
 800ef86:	e040      	b.n	800f00a <HAL_TIM_MspPostInit+0x12a>
  else if(htim->Instance==TIM8)
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	4a24      	ldr	r2, [pc, #144]	; (800f020 <HAL_TIM_MspPostInit+0x140>)
 800ef8e:	4293      	cmp	r3, r2
 800ef90:	d13b      	bne.n	800f00a <HAL_TIM_MspPostInit+0x12a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ef92:	2300      	movs	r3, #0
 800ef94:	613b      	str	r3, [r7, #16]
 800ef96:	4b1f      	ldr	r3, [pc, #124]	; (800f014 <HAL_TIM_MspPostInit+0x134>)
 800ef98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef9a:	4a1e      	ldr	r2, [pc, #120]	; (800f014 <HAL_TIM_MspPostInit+0x134>)
 800ef9c:	f043 0301 	orr.w	r3, r3, #1
 800efa0:	6313      	str	r3, [r2, #48]	; 0x30
 800efa2:	4b1c      	ldr	r3, [pc, #112]	; (800f014 <HAL_TIM_MspPostInit+0x134>)
 800efa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800efa6:	f003 0301 	and.w	r3, r3, #1
 800efaa:	613b      	str	r3, [r7, #16]
 800efac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800efae:	2300      	movs	r3, #0
 800efb0:	60fb      	str	r3, [r7, #12]
 800efb2:	4b18      	ldr	r3, [pc, #96]	; (800f014 <HAL_TIM_MspPostInit+0x134>)
 800efb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800efb6:	4a17      	ldr	r2, [pc, #92]	; (800f014 <HAL_TIM_MspPostInit+0x134>)
 800efb8:	f043 0304 	orr.w	r3, r3, #4
 800efbc:	6313      	str	r3, [r2, #48]	; 0x30
 800efbe:	4b15      	ldr	r3, [pc, #84]	; (800f014 <HAL_TIM_MspPostInit+0x134>)
 800efc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800efc2:	f003 0304 	and.w	r3, r3, #4
 800efc6:	60fb      	str	r3, [r7, #12]
 800efc8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800efca:	2320      	movs	r3, #32
 800efcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800efce:	2302      	movs	r3, #2
 800efd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800efd2:	2300      	movs	r3, #0
 800efd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800efd6:	2300      	movs	r3, #0
 800efd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800efda:	2303      	movs	r3, #3
 800efdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800efde:	f107 031c 	add.w	r3, r7, #28
 800efe2:	4619      	mov	r1, r3
 800efe4:	480c      	ldr	r0, [pc, #48]	; (800f018 <HAL_TIM_MspPostInit+0x138>)
 800efe6:	f002 f9b7 	bl	8011358 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800efea:	2340      	movs	r3, #64	; 0x40
 800efec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800efee:	2302      	movs	r3, #2
 800eff0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eff2:	2300      	movs	r3, #0
 800eff4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800eff6:	2300      	movs	r3, #0
 800eff8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800effa:	2303      	movs	r3, #3
 800effc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800effe:	f107 031c 	add.w	r3, r7, #28
 800f002:	4619      	mov	r1, r3
 800f004:	4807      	ldr	r0, [pc, #28]	; (800f024 <HAL_TIM_MspPostInit+0x144>)
 800f006:	f002 f9a7 	bl	8011358 <HAL_GPIO_Init>
}
 800f00a:	bf00      	nop
 800f00c:	3730      	adds	r7, #48	; 0x30
 800f00e:	46bd      	mov	sp, r7
 800f010:	bd80      	pop	{r7, pc}
 800f012:	bf00      	nop
 800f014:	40023800 	.word	0x40023800
 800f018:	40020000 	.word	0x40020000
 800f01c:	40000c00 	.word	0x40000c00
 800f020:	40010400 	.word	0x40010400
 800f024:	40020800 	.word	0x40020800

0800f028 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800f028:	b580      	push	{r7, lr}
 800f02a:	b08a      	sub	sp, #40	; 0x28
 800f02c:	af00      	add	r7, sp, #0
 800f02e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f030:	f107 0314 	add.w	r3, r7, #20
 800f034:	2200      	movs	r2, #0
 800f036:	601a      	str	r2, [r3, #0]
 800f038:	605a      	str	r2, [r3, #4]
 800f03a:	609a      	str	r2, [r3, #8]
 800f03c:	60da      	str	r2, [r3, #12]
 800f03e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	4a19      	ldr	r2, [pc, #100]	; (800f0ac <HAL_UART_MspInit+0x84>)
 800f046:	4293      	cmp	r3, r2
 800f048:	d12c      	bne.n	800f0a4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800f04a:	2300      	movs	r3, #0
 800f04c:	613b      	str	r3, [r7, #16]
 800f04e:	4b18      	ldr	r3, [pc, #96]	; (800f0b0 <HAL_UART_MspInit+0x88>)
 800f050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f052:	4a17      	ldr	r2, [pc, #92]	; (800f0b0 <HAL_UART_MspInit+0x88>)
 800f054:	f043 0310 	orr.w	r3, r3, #16
 800f058:	6453      	str	r3, [r2, #68]	; 0x44
 800f05a:	4b15      	ldr	r3, [pc, #84]	; (800f0b0 <HAL_UART_MspInit+0x88>)
 800f05c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f05e:	f003 0310 	and.w	r3, r3, #16
 800f062:	613b      	str	r3, [r7, #16]
 800f064:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f066:	2300      	movs	r3, #0
 800f068:	60fb      	str	r3, [r7, #12]
 800f06a:	4b11      	ldr	r3, [pc, #68]	; (800f0b0 <HAL_UART_MspInit+0x88>)
 800f06c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f06e:	4a10      	ldr	r2, [pc, #64]	; (800f0b0 <HAL_UART_MspInit+0x88>)
 800f070:	f043 0301 	orr.w	r3, r3, #1
 800f074:	6313      	str	r3, [r2, #48]	; 0x30
 800f076:	4b0e      	ldr	r3, [pc, #56]	; (800f0b0 <HAL_UART_MspInit+0x88>)
 800f078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f07a:	f003 0301 	and.w	r3, r3, #1
 800f07e:	60fb      	str	r3, [r7, #12]
 800f080:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800f082:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800f086:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f088:	2302      	movs	r3, #2
 800f08a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f08c:	2300      	movs	r3, #0
 800f08e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f090:	2303      	movs	r3, #3
 800f092:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800f094:	2307      	movs	r3, #7
 800f096:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f098:	f107 0314 	add.w	r3, r7, #20
 800f09c:	4619      	mov	r1, r3
 800f09e:	4805      	ldr	r0, [pc, #20]	; (800f0b4 <HAL_UART_MspInit+0x8c>)
 800f0a0:	f002 f95a 	bl	8011358 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800f0a4:	bf00      	nop
 800f0a6:	3728      	adds	r7, #40	; 0x28
 800f0a8:	46bd      	mov	sp, r7
 800f0aa:	bd80      	pop	{r7, pc}
 800f0ac:	40011000 	.word	0x40011000
 800f0b0:	40023800 	.word	0x40023800
 800f0b4:	40020000 	.word	0x40020000

0800f0b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800f0b8:	b480      	push	{r7}
 800f0ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800f0bc:	e7fe      	b.n	800f0bc <NMI_Handler+0x4>

0800f0be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800f0be:	b480      	push	{r7}
 800f0c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800f0c2:	e7fe      	b.n	800f0c2 <HardFault_Handler+0x4>

0800f0c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800f0c4:	b480      	push	{r7}
 800f0c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800f0c8:	e7fe      	b.n	800f0c8 <MemManage_Handler+0x4>

0800f0ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800f0ca:	b480      	push	{r7}
 800f0cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800f0ce:	e7fe      	b.n	800f0ce <BusFault_Handler+0x4>

0800f0d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800f0d0:	b480      	push	{r7}
 800f0d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800f0d4:	e7fe      	b.n	800f0d4 <UsageFault_Handler+0x4>

0800f0d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800f0d6:	b480      	push	{r7}
 800f0d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800f0da:	bf00      	nop
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e2:	4770      	bx	lr

0800f0e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800f0e4:	b480      	push	{r7}
 800f0e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800f0e8:	bf00      	nop
 800f0ea:	46bd      	mov	sp, r7
 800f0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f0:	4770      	bx	lr

0800f0f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800f0f2:	b480      	push	{r7}
 800f0f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800f0f6:	bf00      	nop
 800f0f8:	46bd      	mov	sp, r7
 800f0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0fe:	4770      	bx	lr

0800f100 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800f104:	f000 fdce 	bl	800fca4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800f108:	bf00      	nop
 800f10a:	bd80      	pop	{r7, pc}

0800f10c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800f10c:	b580      	push	{r7, lr}
 800f10e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800f110:	4802      	ldr	r0, [pc, #8]	; (800f11c <TIM1_UP_TIM10_IRQHandler+0x10>)
 800f112:	f004 f835 	bl	8013180 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800f116:	bf00      	nop
 800f118:	bd80      	pop	{r7, pc}
 800f11a:	bf00      	nop
 800f11c:	2000092c 	.word	0x2000092c

0800f120 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800f120:	b580      	push	{r7, lr}
 800f122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800f124:	4802      	ldr	r0, [pc, #8]	; (800f130 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800f126:	f004 f82b 	bl	8013180 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800f12a:	bf00      	nop
 800f12c:	bd80      	pop	{r7, pc}
 800f12e:	bf00      	nop
 800f130:	200006a4 	.word	0x200006a4

0800f134 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800f134:	b580      	push	{r7, lr}
 800f136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800f138:	4802      	ldr	r0, [pc, #8]	; (800f144 <DMA2_Stream0_IRQHandler+0x10>)
 800f13a:	f001 fcbb 	bl	8010ab4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800f13e:	bf00      	nop
 800f140:	bd80      	pop	{r7, pc}
 800f142:	bf00      	nop
 800f144:	200008cc 	.word	0x200008cc

0800f148 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800f148:	b580      	push	{r7, lr}
 800f14a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800f14c:	4802      	ldr	r0, [pc, #8]	; (800f158 <DMA2_Stream2_IRQHandler+0x10>)
 800f14e:	f001 fcb1 	bl	8010ab4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800f152:	bf00      	nop
 800f154:	bd80      	pop	{r7, pc}
 800f156:	bf00      	nop
 800f158:	200009ac 	.word	0x200009ac

0800f15c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800f15c:	b480      	push	{r7}
 800f15e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800f160:	4b08      	ldr	r3, [pc, #32]	; (800f184 <SystemInit+0x28>)
 800f162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f166:	4a07      	ldr	r2, [pc, #28]	; (800f184 <SystemInit+0x28>)
 800f168:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f16c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800f170:	4b04      	ldr	r3, [pc, #16]	; (800f184 <SystemInit+0x28>)
 800f172:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800f176:	609a      	str	r2, [r3, #8]
#endif
}
 800f178:	bf00      	nop
 800f17a:	46bd      	mov	sp, r7
 800f17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f180:	4770      	bx	lr
 800f182:	bf00      	nop
 800f184:	e000ed00 	.word	0xe000ed00

0800f188 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800f188:	b580      	push	{r7, lr}
 800f18a:	b086      	sub	sp, #24
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	60f8      	str	r0, [r7, #12]
 800f190:	60b9      	str	r1, [r7, #8]
 800f192:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800f194:	2300      	movs	r3, #0
 800f196:	617b      	str	r3, [r7, #20]
 800f198:	e00a      	b.n	800f1b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800f19a:	f7fe fe63 	bl	800de64 <__io_getchar>
 800f19e:	4601      	mov	r1, r0
 800f1a0:	68bb      	ldr	r3, [r7, #8]
 800f1a2:	1c5a      	adds	r2, r3, #1
 800f1a4:	60ba      	str	r2, [r7, #8]
 800f1a6:	b2ca      	uxtb	r2, r1
 800f1a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800f1aa:	697b      	ldr	r3, [r7, #20]
 800f1ac:	3301      	adds	r3, #1
 800f1ae:	617b      	str	r3, [r7, #20]
 800f1b0:	697a      	ldr	r2, [r7, #20]
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	429a      	cmp	r2, r3
 800f1b6:	dbf0      	blt.n	800f19a <_read+0x12>
	}

return len;
 800f1b8:	687b      	ldr	r3, [r7, #4]
}
 800f1ba:	4618      	mov	r0, r3
 800f1bc:	3718      	adds	r7, #24
 800f1be:	46bd      	mov	sp, r7
 800f1c0:	bd80      	pop	{r7, pc}

0800f1c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800f1c2:	b580      	push	{r7, lr}
 800f1c4:	b086      	sub	sp, #24
 800f1c6:	af00      	add	r7, sp, #0
 800f1c8:	60f8      	str	r0, [r7, #12]
 800f1ca:	60b9      	str	r1, [r7, #8]
 800f1cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	617b      	str	r3, [r7, #20]
 800f1d2:	e009      	b.n	800f1e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800f1d4:	68bb      	ldr	r3, [r7, #8]
 800f1d6:	1c5a      	adds	r2, r3, #1
 800f1d8:	60ba      	str	r2, [r7, #8]
 800f1da:	781b      	ldrb	r3, [r3, #0]
 800f1dc:	4618      	mov	r0, r3
 800f1de:	f7fe fe2f 	bl	800de40 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800f1e2:	697b      	ldr	r3, [r7, #20]
 800f1e4:	3301      	adds	r3, #1
 800f1e6:	617b      	str	r3, [r7, #20]
 800f1e8:	697a      	ldr	r2, [r7, #20]
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	429a      	cmp	r2, r3
 800f1ee:	dbf1      	blt.n	800f1d4 <_write+0x12>
	}
	return len;
 800f1f0:	687b      	ldr	r3, [r7, #4]
}
 800f1f2:	4618      	mov	r0, r3
 800f1f4:	3718      	adds	r7, #24
 800f1f6:	46bd      	mov	sp, r7
 800f1f8:	bd80      	pop	{r7, pc}

0800f1fa <_close>:

int _close(int file)
{
 800f1fa:	b480      	push	{r7}
 800f1fc:	b083      	sub	sp, #12
 800f1fe:	af00      	add	r7, sp, #0
 800f200:	6078      	str	r0, [r7, #4]
	return -1;
 800f202:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f206:	4618      	mov	r0, r3
 800f208:	370c      	adds	r7, #12
 800f20a:	46bd      	mov	sp, r7
 800f20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f210:	4770      	bx	lr

0800f212 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800f212:	b480      	push	{r7}
 800f214:	b083      	sub	sp, #12
 800f216:	af00      	add	r7, sp, #0
 800f218:	6078      	str	r0, [r7, #4]
 800f21a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800f21c:	683b      	ldr	r3, [r7, #0]
 800f21e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800f222:	605a      	str	r2, [r3, #4]
	return 0;
 800f224:	2300      	movs	r3, #0
}
 800f226:	4618      	mov	r0, r3
 800f228:	370c      	adds	r7, #12
 800f22a:	46bd      	mov	sp, r7
 800f22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f230:	4770      	bx	lr

0800f232 <_isatty>:

int _isatty(int file)
{
 800f232:	b480      	push	{r7}
 800f234:	b083      	sub	sp, #12
 800f236:	af00      	add	r7, sp, #0
 800f238:	6078      	str	r0, [r7, #4]
	return 1;
 800f23a:	2301      	movs	r3, #1
}
 800f23c:	4618      	mov	r0, r3
 800f23e:	370c      	adds	r7, #12
 800f240:	46bd      	mov	sp, r7
 800f242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f246:	4770      	bx	lr

0800f248 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800f248:	b480      	push	{r7}
 800f24a:	b085      	sub	sp, #20
 800f24c:	af00      	add	r7, sp, #0
 800f24e:	60f8      	str	r0, [r7, #12]
 800f250:	60b9      	str	r1, [r7, #8]
 800f252:	607a      	str	r2, [r7, #4]
	return 0;
 800f254:	2300      	movs	r3, #0
}
 800f256:	4618      	mov	r0, r3
 800f258:	3714      	adds	r7, #20
 800f25a:	46bd      	mov	sp, r7
 800f25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f260:	4770      	bx	lr
	...

0800f264 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800f264:	b580      	push	{r7, lr}
 800f266:	b086      	sub	sp, #24
 800f268:	af00      	add	r7, sp, #0
 800f26a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800f26c:	4a14      	ldr	r2, [pc, #80]	; (800f2c0 <_sbrk+0x5c>)
 800f26e:	4b15      	ldr	r3, [pc, #84]	; (800f2c4 <_sbrk+0x60>)
 800f270:	1ad3      	subs	r3, r2, r3
 800f272:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800f274:	697b      	ldr	r3, [r7, #20]
 800f276:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800f278:	4b13      	ldr	r3, [pc, #76]	; (800f2c8 <_sbrk+0x64>)
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d102      	bne.n	800f286 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800f280:	4b11      	ldr	r3, [pc, #68]	; (800f2c8 <_sbrk+0x64>)
 800f282:	4a12      	ldr	r2, [pc, #72]	; (800f2cc <_sbrk+0x68>)
 800f284:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800f286:	4b10      	ldr	r3, [pc, #64]	; (800f2c8 <_sbrk+0x64>)
 800f288:	681a      	ldr	r2, [r3, #0]
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	4413      	add	r3, r2
 800f28e:	693a      	ldr	r2, [r7, #16]
 800f290:	429a      	cmp	r2, r3
 800f292:	d207      	bcs.n	800f2a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800f294:	f005 fd00 	bl	8014c98 <__errno>
 800f298:	4602      	mov	r2, r0
 800f29a:	230c      	movs	r3, #12
 800f29c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800f29e:	f04f 33ff 	mov.w	r3, #4294967295
 800f2a2:	e009      	b.n	800f2b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800f2a4:	4b08      	ldr	r3, [pc, #32]	; (800f2c8 <_sbrk+0x64>)
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800f2aa:	4b07      	ldr	r3, [pc, #28]	; (800f2c8 <_sbrk+0x64>)
 800f2ac:	681a      	ldr	r2, [r3, #0]
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	4413      	add	r3, r2
 800f2b2:	4a05      	ldr	r2, [pc, #20]	; (800f2c8 <_sbrk+0x64>)
 800f2b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800f2b6:	68fb      	ldr	r3, [r7, #12]
}
 800f2b8:	4618      	mov	r0, r3
 800f2ba:	3718      	adds	r7, #24
 800f2bc:	46bd      	mov	sp, r7
 800f2be:	bd80      	pop	{r7, pc}
 800f2c0:	20020000 	.word	0x20020000
 800f2c4:	00000400 	.word	0x00000400
 800f2c8:	200003cc 	.word	0x200003cc
 800f2cc:	20000a38 	.word	0x20000a38

0800f2d0 <ADCStart>:
#include <stdio.h>
uint32_t adc1[3]={0};
uint32_t adc2[2]={0};

void ADCStart()
{  //ADDMA
 800f2d0:	b580      	push	{r7, lr}
 800f2d2:	af00      	add	r7, sp, #0
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc1, 3) != HAL_OK)
 800f2d4:	2203      	movs	r2, #3
 800f2d6:	490a      	ldr	r1, [pc, #40]	; (800f300 <ADCStart+0x30>)
 800f2d8:	480a      	ldr	r0, [pc, #40]	; (800f304 <ADCStart+0x34>)
 800f2da:	f000 fd69 	bl	800fdb0 <HAL_ADC_Start_DMA>
 800f2de:	4603      	mov	r3, r0
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d001      	beq.n	800f2e8 <ADCStart+0x18>
	{
		Error_Handler();
 800f2e4:	f7ff fba2 	bl	800ea2c <Error_Handler>
	}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc2, 2) != HAL_OK)
 800f2e8:	2202      	movs	r2, #2
 800f2ea:	4907      	ldr	r1, [pc, #28]	; (800f308 <ADCStart+0x38>)
 800f2ec:	4807      	ldr	r0, [pc, #28]	; (800f30c <ADCStart+0x3c>)
 800f2ee:	f000 fd5f 	bl	800fdb0 <HAL_ADC_Start_DMA>
 800f2f2:	4603      	mov	r3, r0
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d001      	beq.n	800f2fc <ADCStart+0x2c>
	{
		Error_Handler();
 800f2f8:	f7ff fb98 	bl	800ea2c <Error_Handler>
	}

}
 800f2fc:	bf00      	nop
 800f2fe:	bd80      	pop	{r7, pc}
 800f300:	200003d0 	.word	0x200003d0
 800f304:	20000844 	.word	0x20000844
 800f308:	200003dc 	.word	0x200003dc
 800f30c:	20000724 	.word	0x20000724

0800f310 <ADCStop>:
void ADCStop()
{
 800f310:	b580      	push	{r7, lr}
 800f312:	af00      	add	r7, sp, #0
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800f314:	480e      	ldr	r0, [pc, #56]	; (800f350 <ADCStop+0x40>)
 800f316:	f000 fe3d 	bl	800ff94 <HAL_ADC_Stop_DMA>
 800f31a:	4603      	mov	r3, r0
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d007      	beq.n	800f330 <ADCStop+0x20>
	{
		printf("\r\n");
 800f320:	480c      	ldr	r0, [pc, #48]	; (800f354 <ADCStop+0x44>)
 800f322:	f006 fba9 	bl	8015a78 <puts>
		Error_Handler();
 800f326:	f7ff fb81 	bl	800ea2c <Error_Handler>
		printf("\r\n");
 800f32a:	480b      	ldr	r0, [pc, #44]	; (800f358 <ADCStop+0x48>)
 800f32c:	f006 fba4 	bl	8015a78 <puts>
	}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 800f330:	480a      	ldr	r0, [pc, #40]	; (800f35c <ADCStop+0x4c>)
 800f332:	f000 fe2f 	bl	800ff94 <HAL_ADC_Stop_DMA>
 800f336:	4603      	mov	r3, r0
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d007      	beq.n	800f34c <ADCStop+0x3c>
	{
		printf("\r\n");
 800f33c:	4808      	ldr	r0, [pc, #32]	; (800f360 <ADCStop+0x50>)
 800f33e:	f006 fb9b 	bl	8015a78 <puts>
		Error_Handler();
 800f342:	f7ff fb73 	bl	800ea2c <Error_Handler>
		printf("\r\n");
 800f346:	4807      	ldr	r0, [pc, #28]	; (800f364 <ADCStop+0x54>)
 800f348:	f006 fb96 	bl	8015a78 <puts>
	}
}
 800f34c:	bf00      	nop
 800f34e:	bd80      	pop	{r7, pc}
 800f350:	20000844 	.word	0x20000844
 800f354:	08019ffc 	.word	0x08019ffc
 800f358:	0801a004 	.word	0x0801a004
 800f35c:	20000724 	.word	0x20000724
 800f360:	0801a00c 	.word	0x0801a00c
 800f364:	0801a014 	.word	0x0801a014

0800f368 <FLASH_Unlock>:
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;
uint32_t run_log_address;


inline static void FLASH_Unlock(void)
{
 800f368:	b480      	push	{r7}
 800f36a:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 800f36c:	4b05      	ldr	r3, [pc, #20]	; (800f384 <FLASH_Unlock+0x1c>)
 800f36e:	4a06      	ldr	r2, [pc, #24]	; (800f388 <FLASH_Unlock+0x20>)
 800f370:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 800f372:	4b04      	ldr	r3, [pc, #16]	; (800f384 <FLASH_Unlock+0x1c>)
 800f374:	4a05      	ldr	r2, [pc, #20]	; (800f38c <FLASH_Unlock+0x24>)
 800f376:	605a      	str	r2, [r3, #4]
}
 800f378:	bf00      	nop
 800f37a:	46bd      	mov	sp, r7
 800f37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f380:	4770      	bx	lr
 800f382:	bf00      	nop
 800f384:	40023c00 	.word	0x40023c00
 800f388:	45670123 	.word	0x45670123
 800f38c:	cdef89ab 	.word	0xcdef89ab

0800f390 <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 800f390:	b480      	push	{r7}
 800f392:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 800f394:	4b05      	ldr	r3, [pc, #20]	; (800f3ac <FLASH_Lock+0x1c>)
 800f396:	691b      	ldr	r3, [r3, #16]
 800f398:	4a04      	ldr	r2, [pc, #16]	; (800f3ac <FLASH_Lock+0x1c>)
 800f39a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800f39e:	6113      	str	r3, [r2, #16]

}
 800f3a0:	bf00      	nop
 800f3a2:	46bd      	mov	sp, r7
 800f3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3a8:	4770      	bx	lr
 800f3aa:	bf00      	nop
 800f3ac:	40023c00 	.word	0x40023c00

0800f3b0 <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 800f3b0:	b480      	push	{r7}
 800f3b2:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 800f3b4:	bf00      	nop
 800f3b6:	4b05      	ldr	r3, [pc, #20]	; (800f3cc <FLASH_WaitBusy+0x1c>)
 800f3b8:	68db      	ldr	r3, [r3, #12]
 800f3ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d1f9      	bne.n	800f3b6 <FLASH_WaitBusy+0x6>
}
 800f3c2:	bf00      	nop
 800f3c4:	46bd      	mov	sp, r7
 800f3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ca:	4770      	bx	lr
 800f3cc:	40023c00 	.word	0x40023c00

0800f3d0 <FLASH_Write_Word>:

	FLASH_Lock();
}

void FLASH_Write_Word(uint32_t address, uint32_t data)
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	b082      	sub	sp, #8
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
 800f3d8:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800f3da:	f7ff ffc5 	bl	800f368 <FLASH_Unlock>

	FLASH_WaitBusy();
 800f3de:	f7ff ffe7 	bl	800f3b0 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800f3e2:	4b0e      	ldr	r3, [pc, #56]	; (800f41c <FLASH_Write_Word+0x4c>)
 800f3e4:	691b      	ldr	r3, [r3, #16]
 800f3e6:	4a0d      	ldr	r2, [pc, #52]	; (800f41c <FLASH_Write_Word+0x4c>)
 800f3e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f3ec:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800f3ee:	4b0b      	ldr	r3, [pc, #44]	; (800f41c <FLASH_Write_Word+0x4c>)
 800f3f0:	691b      	ldr	r3, [r3, #16]
 800f3f2:	4a0a      	ldr	r2, [pc, #40]	; (800f41c <FLASH_Write_Word+0x4c>)
 800f3f4:	f043 0301 	orr.w	r3, r3, #1
 800f3f8:	6113      	str	r3, [r2, #16]

	*(__IO uint32_t*)address = data;
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	683a      	ldr	r2, [r7, #0]
 800f3fe:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800f400:	f7ff ffd6 	bl	800f3b0 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800f404:	4b05      	ldr	r3, [pc, #20]	; (800f41c <FLASH_Write_Word+0x4c>)
 800f406:	691b      	ldr	r3, [r3, #16]
 800f408:	4a04      	ldr	r2, [pc, #16]	; (800f41c <FLASH_Write_Word+0x4c>)
 800f40a:	f023 0301 	bic.w	r3, r3, #1
 800f40e:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800f410:	f7ff ffbe 	bl	800f390 <FLASH_Lock>
}
 800f414:	bf00      	nop
 800f416:	3708      	adds	r7, #8
 800f418:	46bd      	mov	sp, r7
 800f41a:	bd80      	pop	{r7, pc}
 800f41c:	40023c00 	.word	0x40023c00

0800f420 <FLASH_Read_Word>:
void FLASH_Read_Word(uint32_t address, uint32_t * data)
{
 800f420:	b580      	push	{r7, lr}
 800f422:	b082      	sub	sp, #8
 800f424:	af00      	add	r7, sp, #0
 800f426:	6078      	str	r0, [r7, #4]
 800f428:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800f42a:	f7ff ff9d 	bl	800f368 <FLASH_Unlock>

	FLASH_WaitBusy();
 800f42e:	f7ff ffbf 	bl	800f3b0 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800f432:	4b0f      	ldr	r3, [pc, #60]	; (800f470 <FLASH_Read_Word+0x50>)
 800f434:	691b      	ldr	r3, [r3, #16]
 800f436:	4a0e      	ldr	r2, [pc, #56]	; (800f470 <FLASH_Read_Word+0x50>)
 800f438:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f43c:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800f43e:	4b0c      	ldr	r3, [pc, #48]	; (800f470 <FLASH_Read_Word+0x50>)
 800f440:	691b      	ldr	r3, [r3, #16]
 800f442:	4a0b      	ldr	r2, [pc, #44]	; (800f470 <FLASH_Read_Word+0x50>)
 800f444:	f043 0301 	orr.w	r3, r3, #1
 800f448:	6113      	str	r3, [r2, #16]

	* data = *(__IO uint32_t*)address;
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	681a      	ldr	r2, [r3, #0]
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800f452:	f7ff ffad 	bl	800f3b0 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800f456:	4b06      	ldr	r3, [pc, #24]	; (800f470 <FLASH_Read_Word+0x50>)
 800f458:	691b      	ldr	r3, [r3, #16]
 800f45a:	4a05      	ldr	r2, [pc, #20]	; (800f470 <FLASH_Read_Word+0x50>)
 800f45c:	f023 0301 	bic.w	r3, r3, #1
 800f460:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800f462:	f7ff ff95 	bl	800f390 <FLASH_Lock>
}
 800f466:	bf00      	nop
 800f468:	3708      	adds	r7, #8
 800f46a:	46bd      	mov	sp, r7
 800f46c:	bd80      	pop	{r7, pc}
 800f46e:	bf00      	nop
 800f470:	40023c00 	.word	0x40023c00

0800f474 <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 800f474:	b580      	push	{r7, lr}
 800f476:	b082      	sub	sp, #8
 800f478:	af00      	add	r7, sp, #0
 800f47a:	6078      	str	r0, [r7, #4]
 800f47c:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 800f480:	f7ff ff72 	bl	800f368 <FLASH_Unlock>

	FLASH_WaitBusy();
 800f484:	f7ff ff94 	bl	800f3b0 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800f488:	4b0e      	ldr	r3, [pc, #56]	; (800f4c4 <FLASH_Write_Word_F+0x50>)
 800f48a:	691b      	ldr	r3, [r3, #16]
 800f48c:	4a0d      	ldr	r2, [pc, #52]	; (800f4c4 <FLASH_Write_Word_F+0x50>)
 800f48e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f492:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800f494:	4b0b      	ldr	r3, [pc, #44]	; (800f4c4 <FLASH_Write_Word_F+0x50>)
 800f496:	691b      	ldr	r3, [r3, #16]
 800f498:	4a0a      	ldr	r2, [pc, #40]	; (800f4c4 <FLASH_Write_Word_F+0x50>)
 800f49a:	f043 0301 	orr.w	r3, r3, #1
 800f49e:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	683a      	ldr	r2, [r7, #0]
 800f4a4:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800f4a6:	f7ff ff83 	bl	800f3b0 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800f4aa:	4b06      	ldr	r3, [pc, #24]	; (800f4c4 <FLASH_Write_Word_F+0x50>)
 800f4ac:	691b      	ldr	r3, [r3, #16]
 800f4ae:	4a05      	ldr	r2, [pc, #20]	; (800f4c4 <FLASH_Write_Word_F+0x50>)
 800f4b0:	f023 0301 	bic.w	r3, r3, #1
 800f4b4:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800f4b6:	f7ff ff6b 	bl	800f390 <FLASH_Lock>
}
 800f4ba:	bf00      	nop
 800f4bc:	3708      	adds	r7, #8
 800f4be:	46bd      	mov	sp, r7
 800f4c0:	bd80      	pop	{r7, pc}
 800f4c2:	bf00      	nop
 800f4c4:	40023c00 	.word	0x40023c00

0800f4c8 <FLASH_Read_Word_F>:
void FLASH_Read_Word_F(uint32_t address, float * data)
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b082      	sub	sp, #8
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]
 800f4d0:	6039      	str	r1, [r7, #0]
	FLASH_Unlock();
 800f4d2:	f7ff ff49 	bl	800f368 <FLASH_Unlock>

	FLASH_WaitBusy();
 800f4d6:	f7ff ff6b 	bl	800f3b0 <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 800f4da:	4b0f      	ldr	r3, [pc, #60]	; (800f518 <FLASH_Read_Word_F+0x50>)
 800f4dc:	691b      	ldr	r3, [r3, #16]
 800f4de:	4a0e      	ldr	r2, [pc, #56]	; (800f518 <FLASH_Read_Word_F+0x50>)
 800f4e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f4e4:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800f4e6:	4b0c      	ldr	r3, [pc, #48]	; (800f518 <FLASH_Read_Word_F+0x50>)
 800f4e8:	691b      	ldr	r3, [r3, #16]
 800f4ea:	4a0b      	ldr	r2, [pc, #44]	; (800f518 <FLASH_Read_Word_F+0x50>)
 800f4ec:	f043 0301 	orr.w	r3, r3, #1
 800f4f0:	6113      	str	r3, [r2, #16]

	* data = *(__IO float*)address;
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	681a      	ldr	r2, [r3, #0]
 800f4f6:	683b      	ldr	r3, [r7, #0]
 800f4f8:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800f4fa:	f7ff ff59 	bl	800f3b0 <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 800f4fe:	4b06      	ldr	r3, [pc, #24]	; (800f518 <FLASH_Read_Word_F+0x50>)
 800f500:	691b      	ldr	r3, [r3, #16]
 800f502:	4a05      	ldr	r2, [pc, #20]	; (800f518 <FLASH_Read_Word_F+0x50>)
 800f504:	f023 0301 	bic.w	r3, r3, #1
 800f508:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 800f50a:	f7ff ff41 	bl	800f390 <FLASH_Lock>
}
 800f50e:	bf00      	nop
 800f510:	3708      	adds	r7, #8
 800f512:	46bd      	mov	sp, r7
 800f514:	bd80      	pop	{r7, pc}
 800f516:	bf00      	nop
 800f518:	40023c00 	.word	0x40023c00

0800f51c <Flash_clear_sector1>:
//char _backup_flash_start_3;
//char _backup_flash_start_11;
// 

bool Flash_clear_sector1()// Flashsectoe1
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b088      	sub	sp, #32
 800f520:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800f522:	f001 fd2f 	bl	8010f84 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800f526:	2300      	movs	r3, #0
 800f528:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_1;
 800f52a:	2301      	movs	r3, #1
 800f52c:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800f52e:	2302      	movs	r3, #2
 800f530:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800f532:	2301      	movs	r3, #1
 800f534:	617b      	str	r3, [r7, #20]

    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800f536:	1d3a      	adds	r2, r7, #4
 800f538:	f107 0308 	add.w	r3, r7, #8
 800f53c:	4611      	mov	r1, r2
 800f53e:	4618      	mov	r0, r3
 800f540:	f001 fde8 	bl	8011114 <HAL_FLASHEx_Erase>
 800f544:	4603      	mov	r3, r0
 800f546:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 800f548:	f001 fd3e 	bl	8010fc8 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800f54c:	7ffb      	ldrb	r3, [r7, #31]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d105      	bne.n	800f55e <Flash_clear_sector1+0x42>
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f558:	d101      	bne.n	800f55e <Flash_clear_sector1+0x42>
 800f55a:	2301      	movs	r3, #1
 800f55c:	e000      	b.n	800f560 <Flash_clear_sector1+0x44>
 800f55e:	2300      	movs	r3, #0
 800f560:	f003 0301 	and.w	r3, r3, #1
 800f564:	b2db      	uxtb	r3, r3
}
 800f566:	4618      	mov	r0, r3
 800f568:	3720      	adds	r7, #32
 800f56a:	46bd      	mov	sp, r7
 800f56c:	bd80      	pop	{r7, pc}

0800f56e <Flash_clear_sector9>:
//    HAL_FLASH_Lock();
//
//    return result_3 == HAL_OK;
//}
bool Flash_clear_sector9()// Flashsectoe1
{
 800f56e:	b580      	push	{r7, lr}
 800f570:	b088      	sub	sp, #32
 800f572:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800f574:	f001 fd06 	bl	8010f84 <HAL_FLASH_Unlock>

    //printf("\r\n1?\r\n");
    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800f578:	2300      	movs	r3, #0
 800f57a:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM_9;
 800f57c:	2309      	movs	r3, #9
 800f57e:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800f580:	2302      	movs	r3, #2
 800f582:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800f584:	2301      	movs	r3, #1
 800f586:	617b      	str	r3, [r7, #20]

    //printf("\r\n12?\r\n");
    // Erasesectorerror_sector
    // Erase????
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 800f588:	1d3a      	adds	r2, r7, #4
 800f58a:	f107 0308 	add.w	r3, r7, #8
 800f58e:	4611      	mov	r1, r2
 800f590:	4618      	mov	r0, r3
 800f592:	f001 fdbf 	bl	8011114 <HAL_FLASHEx_Erase>
 800f596:	4603      	mov	r3, r0
 800f598:	77fb      	strb	r3, [r7, #31]

    //printf("\r\n3?\r\n");
    HAL_FLASH_Lock();
 800f59a:	f001 fd15 	bl	8010fc8 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800f59e:	7ffb      	ldrb	r3, [r7, #31]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d105      	bne.n	800f5b0 <Flash_clear_sector9+0x42>
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5aa:	d101      	bne.n	800f5b0 <Flash_clear_sector9+0x42>
 800f5ac:	2301      	movs	r3, #1
 800f5ae:	e000      	b.n	800f5b2 <Flash_clear_sector9+0x44>
 800f5b0:	2300      	movs	r3, #0
 800f5b2:	f003 0301 	and.w	r3, r3, #1
 800f5b6:	b2db      	uxtb	r3, r3
}
 800f5b8:	4618      	mov	r0, r3
 800f5ba:	3720      	adds	r7, #32
 800f5bc:	46bd      	mov	sp, r7
 800f5be:	bd80      	pop	{r7, pc}

0800f5c0 <read_byte>:
//		Error_Handler();
//		printf("2\r\n");
//	}
//	printf("ok\r\n");
//}
inline uint8_t read_byte( uint8_t reg ) {
 800f5c0:	b580      	push	{r7, lr}
 800f5c2:	b084      	sub	sp, #16
 800f5c4:	af00      	add	r7, sp, #0
 800f5c6:	4603      	mov	r3, r0
 800f5c8:	71fb      	strb	r3, [r7, #7]

	uint8_t ret,val;

	ret = reg | 0x80;
 800f5ca:	79fb      	ldrb	r3, [r7, #7]
 800f5cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f5d0:	b2db      	uxtb	r3, r3
 800f5d2:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800f5d4:	2200      	movs	r2, #0
 800f5d6:	2104      	movs	r1, #4
 800f5d8:	480d      	ldr	r0, [pc, #52]	; (800f610 <read_byte+0x50>)
 800f5da:	f002 f857 	bl	801168c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800f5de:	f107 010f 	add.w	r1, r7, #15
 800f5e2:	2364      	movs	r3, #100	; 0x64
 800f5e4:	2201      	movs	r2, #1
 800f5e6:	480b      	ldr	r0, [pc, #44]	; (800f614 <read_byte+0x54>)
 800f5e8:	f002 fd30 	bl	801204c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val,1,100);
 800f5ec:	f107 010e 	add.w	r1, r7, #14
 800f5f0:	2364      	movs	r3, #100	; 0x64
 800f5f2:	2201      	movs	r2, #1
 800f5f4:	4807      	ldr	r0, [pc, #28]	; (800f614 <read_byte+0x54>)
 800f5f6:	f002 fe5d 	bl	80122b4 <HAL_SPI_Receive>
	CS_SET;
 800f5fa:	2201      	movs	r2, #1
 800f5fc:	2104      	movs	r1, #4
 800f5fe:	4804      	ldr	r0, [pc, #16]	; (800f610 <read_byte+0x50>)
 800f600:	f002 f844 	bl	801168c <HAL_GPIO_WritePin>
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return val;
 800f604:	7bbb      	ldrb	r3, [r7, #14]
}
 800f606:	4618      	mov	r0, r3
 800f608:	3710      	adds	r7, #16
 800f60a:	46bd      	mov	sp, r7
 800f60c:	bd80      	pop	{r7, pc}
 800f60e:	bf00      	nop
 800f610:	40020c00 	.word	0x40020c00
 800f614:	200007ec 	.word	0x200007ec

0800f618 <ReadIMU>:
inline float ReadIMU(uint8_t a, uint8_t b) {
 800f618:	b580      	push	{r7, lr}
 800f61a:	b086      	sub	sp, #24
 800f61c:	af00      	add	r7, sp, #0
 800f61e:	4603      	mov	r3, r0
 800f620:	460a      	mov	r2, r1
 800f622:	71fb      	strb	r3, [r7, #7]
 800f624:	4613      	mov	r3, r2
 800f626:	71bb      	strb	r3, [r7, #6]

	uint8_t ret1, ret2,val1,val2;
	uint8_t ret[2] = {
 800f628:	79fb      	ldrb	r3, [r7, #7]
 800f62a:	723b      	strb	r3, [r7, #8]
 800f62c:	79bb      	ldrb	r3, [r7, #6]
 800f62e:	727b      	strb	r3, [r7, #9]
			a,//0x37,
			b//0x38,
	};
	int16_t law_data;
	float res;
	ret1 = ret[0] | 0x80;
 800f630:	7a3b      	ldrb	r3, [r7, #8]
 800f632:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f636:	b2db      	uxtb	r3, r3
 800f638:	73fb      	strb	r3, [r7, #15]
	ret2 = ret[1] | 0x80;
 800f63a:	7a7b      	ldrb	r3, [r7, #9]
 800f63c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f640:	b2db      	uxtb	r3, r3
 800f642:	73bb      	strb	r3, [r7, #14]
//	reg[0] = 0x37;
//	reg[1] = 0x38;
//
//	ret = reg[0] | 0x80;
	CS_RESET;
 800f644:	2200      	movs	r2, #0
 800f646:	2104      	movs	r1, #4
 800f648:	4822      	ldr	r0, [pc, #136]	; (800f6d4 <ReadIMU+0xbc>)
 800f64a:	f002 f81f 	bl	801168c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret1,1,100);
 800f64e:	f107 010f 	add.w	r1, r7, #15
 800f652:	2364      	movs	r3, #100	; 0x64
 800f654:	2201      	movs	r2, #1
 800f656:	4820      	ldr	r0, [pc, #128]	; (800f6d8 <ReadIMU+0xc0>)
 800f658:	f002 fcf8 	bl	801204c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val1,1,100);
 800f65c:	f107 010d 	add.w	r1, r7, #13
 800f660:	2364      	movs	r3, #100	; 0x64
 800f662:	2201      	movs	r2, #1
 800f664:	481c      	ldr	r0, [pc, #112]	; (800f6d8 <ReadIMU+0xc0>)
 800f666:	f002 fe25 	bl	80122b4 <HAL_SPI_Receive>
	CS_SET;
 800f66a:	2201      	movs	r2, #1
 800f66c:	2104      	movs	r1, #4
 800f66e:	4819      	ldr	r0, [pc, #100]	; (800f6d4 <ReadIMU+0xbc>)
 800f670:	f002 f80c 	bl	801168c <HAL_GPIO_WritePin>

//	ret = reg[1] | 0x80;
	CS_RESET;
 800f674:	2200      	movs	r2, #0
 800f676:	2104      	movs	r1, #4
 800f678:	4816      	ldr	r0, [pc, #88]	; (800f6d4 <ReadIMU+0xbc>)
 800f67a:	f002 f807 	bl	801168c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret2,1,100);
 800f67e:	f107 010e 	add.w	r1, r7, #14
 800f682:	2364      	movs	r3, #100	; 0x64
 800f684:	2201      	movs	r2, #1
 800f686:	4814      	ldr	r0, [pc, #80]	; (800f6d8 <ReadIMU+0xc0>)
 800f688:	f002 fce0 	bl	801204c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3,&val2,1,100);
 800f68c:	f107 010c 	add.w	r1, r7, #12
 800f690:	2364      	movs	r3, #100	; 0x64
 800f692:	2201      	movs	r2, #1
 800f694:	4810      	ldr	r0, [pc, #64]	; (800f6d8 <ReadIMU+0xc0>)
 800f696:	f002 fe0d 	bl	80122b4 <HAL_SPI_Receive>
	CS_SET;
 800f69a:	2201      	movs	r2, #1
 800f69c:	2104      	movs	r1, #4
 800f69e:	480d      	ldr	r0, [pc, #52]	; (800f6d4 <ReadIMU+0xbc>)
 800f6a0:	f001 fff4 	bl	801168c <HAL_GPIO_WritePin>
	law_data = ( ((uint16_t)val1 << 8) | ((uint16_t)val2) );//8bit16bitADC
 800f6a4:	7b7b      	ldrb	r3, [r7, #13]
 800f6a6:	021b      	lsls	r3, r3, #8
 800f6a8:	b21a      	sxth	r2, r3
 800f6aa:	7b3b      	ldrb	r3, [r7, #12]
 800f6ac:	b21b      	sxth	r3, r3
 800f6ae:	4313      	orrs	r3, r2
 800f6b0:	82fb      	strh	r3, [r7, #22]
	res = (float)law_data;
 800f6b2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800f6b6:	ee07 3a90 	vmov	s15, r3
 800f6ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f6be:	edc7 7a04 	vstr	s15, [r7, #16]
	//10.2ms
	//40.8ms = 1.25kHz . 656250Bit/s 1131.25bit, 4525Bit=65.625byte
	//1ms2as5047P4.5MHz
	return res;
 800f6c2:	693b      	ldr	r3, [r7, #16]
 800f6c4:	ee07 3a90 	vmov	s15, r3
}
 800f6c8:	eeb0 0a67 	vmov.f32	s0, s15
 800f6cc:	3718      	adds	r7, #24
 800f6ce:	46bd      	mov	sp, r7
 800f6d0:	bd80      	pop	{r7, pc}
 800f6d2:	bf00      	nop
 800f6d4:	40020c00 	.word	0x40020c00
 800f6d8:	200007ec 	.word	0x200007ec

0800f6dc <write_byte>:
void write_byte( uint8_t reg, uint8_t val )  {
 800f6dc:	b580      	push	{r7, lr}
 800f6de:	b084      	sub	sp, #16
 800f6e0:	af00      	add	r7, sp, #0
 800f6e2:	4603      	mov	r3, r0
 800f6e4:	460a      	mov	r2, r1
 800f6e6:	71fb      	strb	r3, [r7, #7]
 800f6e8:	4613      	mov	r3, r2
 800f6ea:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 800f6ec:	79fb      	ldrb	r3, [r7, #7]
 800f6ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f6f2:	b2db      	uxtb	r3, r3
 800f6f4:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	2104      	movs	r1, #4
 800f6fa:	480c      	ldr	r0, [pc, #48]	; (800f72c <write_byte+0x50>)
 800f6fc:	f001 ffc6 	bl	801168c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3,&ret,1,100);
 800f700:	f107 010f 	add.w	r1, r7, #15
 800f704:	2364      	movs	r3, #100	; 0x64
 800f706:	2201      	movs	r2, #1
 800f708:	4809      	ldr	r0, [pc, #36]	; (800f730 <write_byte+0x54>)
 800f70a:	f002 fc9f 	bl	801204c <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3,&val,1,100);
 800f70e:	1db9      	adds	r1, r7, #6
 800f710:	2364      	movs	r3, #100	; 0x64
 800f712:	2201      	movs	r2, #1
 800f714:	4806      	ldr	r0, [pc, #24]	; (800f730 <write_byte+0x54>)
 800f716:	f002 fc99 	bl	801204c <HAL_SPI_Transmit>
	CS_SET;
 800f71a:	2201      	movs	r2, #1
 800f71c:	2104      	movs	r1, #4
 800f71e:	4803      	ldr	r0, [pc, #12]	; (800f72c <write_byte+0x50>)
 800f720:	f001 ffb4 	bl	801168c <HAL_GPIO_WritePin>
}
 800f724:	bf00      	nop
 800f726:	3710      	adds	r7, #16
 800f728:	46bd      	mov	sp, r7
 800f72a:	bd80      	pop	{r7, pc}
 800f72c:	40020c00 	.word	0x40020c00
 800f730:	200007ec 	.word	0x200007ec

0800f734 <IMU_init>:

uint8_t IMU_init() {
 800f734:	b580      	push	{r7, lr}
 800f736:	b082      	sub	sp, #8
 800f738:	af00      	add	r7, sp, #0
	uint8_t who_am_i,ret;

	who_am_i = read_byte(0x00);	//IMU0xE0
 800f73a:	2000      	movs	r0, #0
 800f73c:	f7ff ff40 	bl	800f5c0 <read_byte>
 800f740:	4603      	mov	r3, r0
 800f742:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0xE0 ) {
 800f744:	79bb      	ldrb	r3, [r7, #6]
 800f746:	2be0      	cmp	r3, #224	; 0xe0
 800f748:	d119      	bne.n	800f77e <IMU_init+0x4a>
		ret = 1;
 800f74a:	2301      	movs	r3, #1
 800f74c:	71fb      	strb	r3, [r7, #7]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800f74e:	2101      	movs	r1, #1
 800f750:	2006      	movs	r0, #6
 800f752:	f7ff ffc3 	bl	800f6dc <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 800f756:	2110      	movs	r1, #16
 800f758:	2003      	movs	r0, #3
 800f75a:	f7ff ffbf 	bl	800f6dc <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800f75e:	2120      	movs	r1, #32
 800f760:	207f      	movs	r0, #127	; 0x7f
 800f762:	f7ff ffbb 	bl	800f6dc <write_byte>

		//write_byte(0x01,0x06);	//	2000dps DLPF disable
		//write_byte(0x01,0x07);	//range2000dps DLPF enable DLPFCFG = 0
		//write_byte(0x01,0x0F);	//range2000dps DLPF enable DLPFCFG = 1
		write_byte(0x01,0x17);	//range2000dps DLPF enable DLPFCFG = 2
 800f766:	2117      	movs	r1, #23
 800f768:	2001      	movs	r0, #1
 800f76a:	f7ff ffb7 	bl	800f6dc <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000

		write_byte(0x14,0x17);	//	16g 0x06
 800f76e:	2117      	movs	r1, #23
 800f770:	2014      	movs	r0, #20
 800f772:	f7ff ffb3 	bl	800f6dc <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16

		write_byte(0x7F,0x00);	//USER_BANK0
 800f776:	2100      	movs	r1, #0
 800f778:	207f      	movs	r0, #127	; 0x7f
 800f77a:	f7ff ffaf 	bl	800f6dc <write_byte>
	}
	return ret;
 800f77e:	79fb      	ldrb	r3, [r7, #7]
	//0x14, 0x7F : 0000 1110, 0111 1111
	//retreg
}
 800f780:	4618      	mov	r0, r3
 800f782:	3708      	adds	r7, #8
 800f784:	46bd      	mov	sp, r7
 800f786:	bd80      	pop	{r7, pc}

0800f788 <IMU_Calib>:
	xa = ((uint16_t)read_byte(0x2D) << 8) | ((uint16_t)read_byte(0x2E));
	ya = ((uint16_t)read_byte(0x2F) << 8) | ((uint16_t)read_byte(0x30));
	za = ((uint16_t)read_byte(0x31) << 8) | ((uint16_t)read_byte(0x32));
}

void IMU_Calib(){
 800f788:	b580      	push	{r7, lr}
 800f78a:	f5ad 5dfa 	sub.w	sp, sp, #8000	; 0x1f40
 800f78e:	b084      	sub	sp, #16
 800f790:	af00      	add	r7, sp, #0


	HAL_Delay(500);
 800f792:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800f796:	f000 faa5 	bl	800fce4 <HAL_Delay>

	int num = 2000;
 800f79a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800f79e:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f7a2:	f102 0204 	add.w	r2, r2, #4
 800f7a6:	6013      	str	r3, [r2, #0]
	float zg_vals[2000]={0.0f};
 800f7a8:	f107 0310 	add.w	r3, r7, #16
 800f7ac:	3b0c      	subs	r3, #12
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800f7b4:	461a      	mov	r2, r3
 800f7b6:	2100      	movs	r1, #0
 800f7b8:	f005 faa3 	bl	8014d02 <memset>
	float sum=0;
 800f7bc:	f04f 0300 	mov.w	r3, #0
 800f7c0:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f7c4:	f102 020c 	add.w	r2, r2, #12
 800f7c8:	6013      	str	r3, [r2, #0]
	for(int i = 0; i < num; i++){
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f7d0:	f102 0208 	add.w	r2, r2, #8
 800f7d4:	6013      	str	r3, [r2, #0]
 800f7d6:	e034      	b.n	800f842 <IMU_Calib+0xba>
		zg_vals[i] = ZGyro;
 800f7d8:	4b29      	ldr	r3, [pc, #164]	; (800f880 <IMU_Calib+0xf8>)
 800f7da:	681a      	ldr	r2, [r3, #0]
 800f7dc:	f107 0310 	add.w	r3, r7, #16
 800f7e0:	3b0c      	subs	r3, #12
 800f7e2:	f507 51fa 	add.w	r1, r7, #8000	; 0x1f40
 800f7e6:	f101 0108 	add.w	r1, r1, #8
 800f7ea:	6809      	ldr	r1, [r1, #0]
 800f7ec:	0089      	lsls	r1, r1, #2
 800f7ee:	440b      	add	r3, r1
 800f7f0:	601a      	str	r2, [r3, #0]
		sum += zg_vals[i];
 800f7f2:	f107 0310 	add.w	r3, r7, #16
 800f7f6:	3b0c      	subs	r3, #12
 800f7f8:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f7fc:	f102 0208 	add.w	r2, r2, #8
 800f800:	6812      	ldr	r2, [r2, #0]
 800f802:	0092      	lsls	r2, r2, #2
 800f804:	4413      	add	r3, r2
 800f806:	edd3 7a00 	vldr	s15, [r3]
 800f80a:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f80e:	f103 030c 	add.w	r3, r3, #12
 800f812:	ed93 7a00 	vldr	s14, [r3]
 800f816:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f81a:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f81e:	f103 030c 	add.w	r3, r3, #12
 800f822:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 800f826:	2002      	movs	r0, #2
 800f828:	f000 fa5c 	bl	800fce4 <HAL_Delay>
	for(int i = 0; i < num; i++){
 800f82c:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f830:	f103 0308 	add.w	r3, r3, #8
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	3301      	adds	r3, #1
 800f838:	f507 52fa 	add.w	r2, r7, #8000	; 0x1f40
 800f83c:	f102 0208 	add.w	r2, r2, #8
 800f840:	6013      	str	r3, [r2, #0]
 800f842:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f846:	f103 0308 	add.w	r3, r3, #8
 800f84a:	681a      	ldr	r2, [r3, #0]
 800f84c:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f850:	f103 0304 	add.w	r3, r3, #4
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	429a      	cmp	r2, r3
 800f858:	dbbe      	blt.n	800f7d8 <IMU_Calib+0x50>
//	for(int i=0; i < num; i++)
//	{
//		printf("zg_vals[%d]: %lf\r\n",i,zg_vals[i]);
//	}
//	printf("sum:%lf",sum);
	zg_offset = sum / 2000.0f;
 800f85a:	f507 53fa 	add.w	r3, r7, #8000	; 0x1f40
 800f85e:	f103 030c 	add.w	r3, r3, #12
 800f862:	ed93 7a00 	vldr	s14, [r3]
 800f866:	eddf 6a07 	vldr	s13, [pc, #28]	; 800f884 <IMU_Calib+0xfc>
 800f86a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800f86e:	4b06      	ldr	r3, [pc, #24]	; (800f888 <IMU_Calib+0x100>)
 800f870:	edc3 7a00 	vstr	s15, [r3]
}
 800f874:	bf00      	nop
 800f876:	f507 57fa 	add.w	r7, r7, #8000	; 0x1f40
 800f87a:	3710      	adds	r7, #16
 800f87c:	46bd      	mov	sp, r7
 800f87e:	bd80      	pop	{r7, pc}
 800f880:	200003ec 	.word	0x200003ec
 800f884:	44fa0000 	.word	0x44fa0000
 800f888:	200003e4 	.word	0x200003e4

0800f88c <EncoderStart>:
#include "IEH2_4096.h"

//TIM3_Left, TIM4_Right

void EncoderStart()
{
 800f88c:	b580      	push	{r7, lr}
 800f88e:	af00      	add	r7, sp, #0
	  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800f890:	213c      	movs	r1, #60	; 0x3c
 800f892:	4804      	ldr	r0, [pc, #16]	; (800f8a4 <EncoderStart+0x18>)
 800f894:	f003 fbf6 	bl	8013084 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800f898:	213c      	movs	r1, #60	; 0x3c
 800f89a:	4803      	ldr	r0, [pc, #12]	; (800f8a8 <EncoderStart+0x1c>)
 800f89c:	f003 fbf2 	bl	8013084 <HAL_TIM_Encoder_Start>
}
 800f8a0:	bf00      	nop
 800f8a2:	bd80      	pop	{r7, pc}
 800f8a4:	200007ac 	.word	0x200007ac
 800f8a8:	200006e4 	.word	0x200006e4

0800f8ac <EncoderStop>:
//PulseInit((int *) (&(TIM3->CNT) ), INITIAL_PULSE_L);
//PulseInit((int *) (&(TIM4->CNT) ), INITIAL_PUSEL_R );
void EncoderStop()
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Stop(&htim3,TIM_CHANNEL_ALL);
 800f8b0:	213c      	movs	r1, #60	; 0x3c
 800f8b2:	4804      	ldr	r0, [pc, #16]	; (800f8c4 <EncoderStop+0x18>)
 800f8b4:	f003 fc1d 	bl	80130f2 <HAL_TIM_Encoder_Stop>
	HAL_TIM_Encoder_Stop(&htim4,TIM_CHANNEL_ALL);
 800f8b8:	213c      	movs	r1, #60	; 0x3c
 800f8ba:	4803      	ldr	r0, [pc, #12]	; (800f8c8 <EncoderStop+0x1c>)
 800f8bc:	f003 fc19 	bl	80130f2 <HAL_TIM_Encoder_Stop>
}
 800f8c0:	bf00      	nop
 800f8c2:	bd80      	pop	{r7, pc}
 800f8c4:	200007ac 	.word	0x200007ac
 800f8c8:	200006e4 	.word	0x200006e4

0800f8cc <EmitterON>:
 */

#include "IR_Emitter.h"

void EmitterON()
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Start_IT(&htim8,TIM_CHANNEL_1);
 800f8d0:	2100      	movs	r1, #0
 800f8d2:	4804      	ldr	r0, [pc, #16]	; (800f8e4 <EmitterON+0x18>)
 800f8d4:	f003 f95a 	bl	8012b8c <HAL_TIM_OC_Start_IT>
	  HAL_TIMEx_OCN_Start_IT(&htim8, TIM_CHANNEL_1); // 
 800f8d8:	2100      	movs	r1, #0
 800f8da:	4802      	ldr	r0, [pc, #8]	; (800f8e4 <EmitterON+0x18>)
 800f8dc:	f004 fa6d 	bl	8013dba <HAL_TIMEx_OCN_Start_IT>

}
 800f8e0:	bf00      	nop
 800f8e2:	bd80      	pop	{r7, pc}
 800f8e4:	200006a4 	.word	0x200006a4

0800f8e8 <EmitterOFF>:
void EmitterOFF()
{
 800f8e8:	b580      	push	{r7, lr}
 800f8ea:	af00      	add	r7, sp, #0
	  HAL_TIM_OC_Stop_IT(&htim8,TIM_CHANNEL_1);
 800f8ec:	2100      	movs	r1, #0
 800f8ee:	4804      	ldr	r0, [pc, #16]	; (800f900 <EmitterOFF+0x18>)
 800f8f0:	f003 f9d0 	bl	8012c94 <HAL_TIM_OC_Stop_IT>
	  HAL_TIMEx_OCN_Stop_IT(&htim8, TIM_CHANNEL_1); // 
 800f8f4:	2100      	movs	r1, #0
 800f8f6:	4802      	ldr	r0, [pc, #8]	; (800f900 <EmitterOFF+0x18>)
 800f8f8:	f004 fab4 	bl	8013e64 <HAL_TIMEx_OCN_Stop_IT>

}
 800f8fc:	bf00      	nop
 800f8fe:	bd80      	pop	{r7, pc}
 800f900:	200006a4 	.word	0x200006a4

0800f904 <ChangeLED>:

#include "LED_Driver.h"
//
//
void ChangeLED(int mode)
{
 800f904:	b580      	push	{r7, lr}
 800f906:	b082      	sub	sp, #8
 800f908:	af00      	add	r7, sp, #0
 800f90a:	6078      	str	r0, [r7, #4]
	//Switch
	switch(mode){
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	2b07      	cmp	r3, #7
 800f910:	f200 80ac 	bhi.w	800fa6c <ChangeLED+0x168>
 800f914:	a201      	add	r2, pc, #4	; (adr r2, 800f91c <ChangeLED+0x18>)
 800f916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f91a:	bf00      	nop
 800f91c:	0800f93d 	.word	0x0800f93d
 800f920:	0800f963 	.word	0x0800f963
 800f924:	0800f989 	.word	0x0800f989
 800f928:	0800f9af 	.word	0x0800f9af
 800f92c:	0800f9d5 	.word	0x0800f9d5
 800f930:	0800f9fb 	.word	0x0800f9fb
 800f934:	0800fa21 	.word	0x0800fa21
 800f938:	0800fa47 	.word	0x0800fa47
	//oD4,5,3. B9c9c8
	case 0:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f93c:	2200      	movs	r2, #0
 800f93e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f942:	484d      	ldr	r0, [pc, #308]	; (800fa78 <ChangeLED+0x174>)
 800f944:	f001 fea2 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f948:	2200      	movs	r2, #0
 800f94a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f94e:	484a      	ldr	r0, [pc, #296]	; (800fa78 <ChangeLED+0x174>)
 800f950:	f001 fe9c 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f954:	2200      	movs	r2, #0
 800f956:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f95a:	4848      	ldr	r0, [pc, #288]	; (800fa7c <ChangeLED+0x178>)
 800f95c:	f001 fe96 	bl	801168c <HAL_GPIO_WritePin>
		break;
 800f960:	e085      	b.n	800fa6e <ChangeLED+0x16a>
	case 1:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f962:	2201      	movs	r2, #1
 800f964:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f968:	4843      	ldr	r0, [pc, #268]	; (800fa78 <ChangeLED+0x174>)
 800f96a:	f001 fe8f 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f96e:	2200      	movs	r2, #0
 800f970:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f974:	4840      	ldr	r0, [pc, #256]	; (800fa78 <ChangeLED+0x174>)
 800f976:	f001 fe89 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f97a:	2200      	movs	r2, #0
 800f97c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f980:	483e      	ldr	r0, [pc, #248]	; (800fa7c <ChangeLED+0x178>)
 800f982:	f001 fe83 	bl	801168c <HAL_GPIO_WritePin>
		break;
 800f986:	e072      	b.n	800fa6e <ChangeLED+0x16a>
	case 2:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f988:	2200      	movs	r2, #0
 800f98a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f98e:	483a      	ldr	r0, [pc, #232]	; (800fa78 <ChangeLED+0x174>)
 800f990:	f001 fe7c 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f994:	2201      	movs	r2, #1
 800f996:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f99a:	4837      	ldr	r0, [pc, #220]	; (800fa78 <ChangeLED+0x174>)
 800f99c:	f001 fe76 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f9a6:	4835      	ldr	r0, [pc, #212]	; (800fa7c <ChangeLED+0x178>)
 800f9a8:	f001 fe70 	bl	801168c <HAL_GPIO_WritePin>

		break;
 800f9ac:	e05f      	b.n	800fa6e <ChangeLED+0x16a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f9ae:	2201      	movs	r2, #1
 800f9b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f9b4:	4830      	ldr	r0, [pc, #192]	; (800fa78 <ChangeLED+0x174>)
 800f9b6:	f001 fe69 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800f9ba:	2201      	movs	r2, #1
 800f9bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f9c0:	482d      	ldr	r0, [pc, #180]	; (800fa78 <ChangeLED+0x174>)
 800f9c2:	f001 fe63 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f9cc:	482b      	ldr	r0, [pc, #172]	; (800fa7c <ChangeLED+0x178>)
 800f9ce:	f001 fe5d 	bl	801168c <HAL_GPIO_WritePin>
		break;
 800f9d2:	e04c      	b.n	800fa6e <ChangeLED+0x16a>
	case 4:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800f9d4:	2200      	movs	r2, #0
 800f9d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f9da:	4827      	ldr	r0, [pc, #156]	; (800fa78 <ChangeLED+0x174>)
 800f9dc:	f001 fe56 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800f9e6:	4824      	ldr	r0, [pc, #144]	; (800fa78 <ChangeLED+0x174>)
 800f9e8:	f001 fe50 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800f9ec:	2201      	movs	r2, #1
 800f9ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f9f2:	4822      	ldr	r0, [pc, #136]	; (800fa7c <ChangeLED+0x178>)
 800f9f4:	f001 fe4a 	bl	801168c <HAL_GPIO_WritePin>
		break;
 800f9f8:	e039      	b.n	800fa6e <ChangeLED+0x16a>
	case 5:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800f9fa:	2201      	movs	r2, #1
 800f9fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 800fa00:	481d      	ldr	r0, [pc, #116]	; (800fa78 <ChangeLED+0x174>)
 800fa02:	f001 fe43 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 800fa06:	2200      	movs	r2, #0
 800fa08:	f44f 7180 	mov.w	r1, #256	; 0x100
 800fa0c:	481a      	ldr	r0, [pc, #104]	; (800fa78 <ChangeLED+0x174>)
 800fa0e:	f001 fe3d 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800fa12:	2201      	movs	r2, #1
 800fa14:	f44f 7100 	mov.w	r1, #512	; 0x200
 800fa18:	4818      	ldr	r0, [pc, #96]	; (800fa7c <ChangeLED+0x178>)
 800fa1a:	f001 fe37 	bl	801168c <HAL_GPIO_WritePin>
		break;
 800fa1e:	e026      	b.n	800fa6e <ChangeLED+0x16a>
	case 6:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800fa20:	2200      	movs	r2, #0
 800fa22:	f44f 7100 	mov.w	r1, #512	; 0x200
 800fa26:	4814      	ldr	r0, [pc, #80]	; (800fa78 <ChangeLED+0x174>)
 800fa28:	f001 fe30 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800fa2c:	2201      	movs	r2, #1
 800fa2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800fa32:	4811      	ldr	r0, [pc, #68]	; (800fa78 <ChangeLED+0x174>)
 800fa34:	f001 fe2a 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800fa38:	2201      	movs	r2, #1
 800fa3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800fa3e:	480f      	ldr	r0, [pc, #60]	; (800fa7c <ChangeLED+0x178>)
 800fa40:	f001 fe24 	bl	801168c <HAL_GPIO_WritePin>

		break;
 800fa44:	e013      	b.n	800fa6e <ChangeLED+0x16a>
	case 7:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 800fa46:	2201      	movs	r2, #1
 800fa48:	f44f 7100 	mov.w	r1, #512	; 0x200
 800fa4c:	480a      	ldr	r0, [pc, #40]	; (800fa78 <ChangeLED+0x174>)
 800fa4e:	f001 fe1d 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800fa52:	2201      	movs	r2, #1
 800fa54:	f44f 7180 	mov.w	r1, #256	; 0x100
 800fa58:	4807      	ldr	r0, [pc, #28]	; (800fa78 <ChangeLED+0x174>)
 800fa5a:	f001 fe17 	bl	801168c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 800fa5e:	2201      	movs	r2, #1
 800fa60:	f44f 7100 	mov.w	r1, #512	; 0x200
 800fa64:	4805      	ldr	r0, [pc, #20]	; (800fa7c <ChangeLED+0x178>)
 800fa66:	f001 fe11 	bl	801168c <HAL_GPIO_WritePin>

		break;
 800fa6a:	e000      	b.n	800fa6e <ChangeLED+0x16a>
	default: break;
 800fa6c:	bf00      	nop

	}
}
 800fa6e:	bf00      	nop
 800fa70:	3708      	adds	r7, #8
 800fa72:	46bd      	mov	sp, r7
 800fa74:	bd80      	pop	{r7, pc}
 800fa76:	bf00      	nop
 800fa78:	40020800 	.word	0x40020800
 800fa7c:	40020400 	.word	0x40020400

0800fa80 <Motor_PWM_Start>:

#include "Motor_Driver.h"


//HAL
void Motor_PWM_Start(){ // PWMCCR
 800fa80:	b580      	push	{r7, lr}
 800fa82:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800fa84:	210c      	movs	r1, #12
 800fa86:	4809      	ldr	r0, [pc, #36]	; (800faac <Motor_PWM_Start+0x2c>)
 800fa88:	f003 f9d4 	bl	8012e34 <HAL_TIM_PWM_Start>
 800fa8c:	4603      	mov	r3, r0
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	d001      	beq.n	800fa96 <Motor_PWM_Start+0x16>
  {
	  Error_Handler();
 800fa92:	f7fe ffcb 	bl	800ea2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800fa96:	2104      	movs	r1, #4
 800fa98:	4805      	ldr	r0, [pc, #20]	; (800fab0 <Motor_PWM_Start+0x30>)
 800fa9a:	f003 f9cb 	bl	8012e34 <HAL_TIM_PWM_Start>
 800fa9e:	4603      	mov	r3, r0
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d001      	beq.n	800faa8 <Motor_PWM_Start+0x28>
  {
	  Error_Handler();
 800faa4:	f7fe ffc2 	bl	800ea2c <Error_Handler>
  }
#endif
}
 800faa8:	bf00      	nop
 800faaa:	bd80      	pop	{r7, pc}
 800faac:	2000096c 	.word	0x2000096c
 800fab0:	2000076c 	.word	0x2000076c

0800fab4 <Motor_PWM_Stop>:

void Motor_PWM_Stop(){ // PWMCCR
 800fab4:	b580      	push	{r7, lr}
 800fab6:	af00      	add	r7, sp, #0
#if 1
  if (HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4) != HAL_OK)
 800fab8:	210c      	movs	r1, #12
 800faba:	4809      	ldr	r0, [pc, #36]	; (800fae0 <Motor_PWM_Stop+0x2c>)
 800fabc:	f003 f9f8 	bl	8012eb0 <HAL_TIM_PWM_Stop>
 800fac0:	4603      	mov	r3, r0
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d001      	beq.n	800faca <Motor_PWM_Stop+0x16>
  {
	  Error_Handler();
 800fac6:	f7fe ffb1 	bl	800ea2c <Error_Handler>
  }
  if (HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_2) != HAL_OK)
 800faca:	2104      	movs	r1, #4
 800facc:	4805      	ldr	r0, [pc, #20]	; (800fae4 <Motor_PWM_Stop+0x30>)
 800face:	f003 f9ef 	bl	8012eb0 <HAL_TIM_PWM_Stop>
 800fad2:	4603      	mov	r3, r0
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d001      	beq.n	800fadc <Motor_PWM_Stop+0x28>
  {
	  Error_Handler();
 800fad8:	f7fe ffa8 	bl	800ea2c <Error_Handler>
  }
#endif
}
 800fadc:	bf00      	nop
 800fade:	bd80      	pop	{r7, pc}
 800fae0:	2000096c 	.word	0x2000096c
 800fae4:	2000076c 	.word	0x2000076c

0800fae8 <Motor_Switch>:
inline void Motor_Switch(int left, int right){
 800fae8:	b580      	push	{r7, lr}
 800faea:	b082      	sub	sp, #8
 800faec:	af00      	add	r7, sp, #0
 800faee:	6078      	str	r0, [r7, #4]
 800faf0:	6039      	str	r1, [r7, #0]
	if (left > 0 ){
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	dd05      	ble.n	800fb04 <Motor_Switch+0x1c>
		//to -
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_SET); //A2SET:1
 800faf8:	2201      	movs	r2, #1
 800fafa:	2104      	movs	r1, #4
 800fafc:	4828      	ldr	r0, [pc, #160]	; (800fba0 <Motor_Switch+0xb8>)
 800fafe:	f001 fdc5 	bl	801168c <HAL_GPIO_WritePin>
 800fb02:	e00a      	b.n	800fb1a <Motor_Switch+0x32>

	}
	else  if (left < 0){
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	da07      	bge.n	800fb1a <Motor_Switch+0x32>
		//to +
		HAL_GPIO_WritePin(GPIO_LEFT, GPIO_L_PIN_NUM, GPIO_PIN_RESET); //A2,RESET:0
 800fb0a:	2200      	movs	r2, #0
 800fb0c:	2104      	movs	r1, #4
 800fb0e:	4824      	ldr	r0, [pc, #144]	; (800fba0 <Motor_Switch+0xb8>)
 800fb10:	f001 fdbc 	bl	801168c <HAL_GPIO_WritePin>
		left = -left;
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	425b      	negs	r3, r3
 800fb18:	607b      	str	r3, [r7, #4]
	}
	if (right > 0){
 800fb1a:	683b      	ldr	r3, [r7, #0]
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	dd05      	ble.n	800fb2c <Motor_Switch+0x44>
		//to -
		HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_RESET); //A0,RESET:0
 800fb20:	2200      	movs	r2, #0
 800fb22:	2101      	movs	r1, #1
 800fb24:	481e      	ldr	r0, [pc, #120]	; (800fba0 <Motor_Switch+0xb8>)
 800fb26:	f001 fdb1 	bl	801168c <HAL_GPIO_WritePin>
 800fb2a:	e00a      	b.n	800fb42 <Motor_Switch+0x5a>

	}

	else if (right < 0){
 800fb2c:	683b      	ldr	r3, [r7, #0]
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	da07      	bge.n	800fb42 <Motor_Switch+0x5a>
	  	//to +
	  	HAL_GPIO_WritePin(GPIO_RIGHT, GPIO_R_PIN_NUM, GPIO_PIN_SET); //A0,SET:1
 800fb32:	2201      	movs	r2, #1
 800fb34:	2101      	movs	r1, #1
 800fb36:	481a      	ldr	r0, [pc, #104]	; (800fba0 <Motor_Switch+0xb8>)
 800fb38:	f001 fda8 	bl	801168c <HAL_GPIO_WritePin>
	  	right = -right;
 800fb3c:	683b      	ldr	r3, [r7, #0]
 800fb3e:	425b      	negs	r3, r3
 800fb40:	603b      	str	r3, [r7, #0]
	}

	//
	if(left > 4200*0.6) left = 4200*0.6;
 800fb42:	6878      	ldr	r0, [r7, #4]
 800fb44:	f7f8 fc26 	bl	8008394 <__aeabi_i2d>
 800fb48:	a313      	add	r3, pc, #76	; (adr r3, 800fb98 <Motor_Switch+0xb0>)
 800fb4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb4e:	f7f8 ff1b 	bl	8008988 <__aeabi_dcmpgt>
 800fb52:	4603      	mov	r3, r0
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d002      	beq.n	800fb5e <Motor_Switch+0x76>
 800fb58:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800fb5c:	607b      	str	r3, [r7, #4]
	if(right > 4200*0.6) right = 4200*0.6;
 800fb5e:	6838      	ldr	r0, [r7, #0]
 800fb60:	f7f8 fc18 	bl	8008394 <__aeabi_i2d>
 800fb64:	a30c      	add	r3, pc, #48	; (adr r3, 800fb98 <Motor_Switch+0xb0>)
 800fb66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb6a:	f7f8 ff0d 	bl	8008988 <__aeabi_dcmpgt>
 800fb6e:	4603      	mov	r3, r0
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d002      	beq.n	800fb7a <Motor_Switch+0x92>
 800fb74:	f640 13d8 	movw	r3, #2520	; 0x9d8
 800fb78:	603b      	str	r3, [r7, #0]

	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, left); //tim2ch4
 800fb7a:	4b0a      	ldr	r3, [pc, #40]	; (800fba4 <Motor_Switch+0xbc>)
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	687a      	ldr	r2, [r7, #4]
 800fb80:	641a      	str	r2, [r3, #64]	; 0x40
	  __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, right); //tim5ch2
 800fb82:	4b09      	ldr	r3, [pc, #36]	; (800fba8 <Motor_Switch+0xc0>)
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	683a      	ldr	r2, [r7, #0]
 800fb88:	639a      	str	r2, [r3, #56]	; 0x38
}
 800fb8a:	bf00      	nop
 800fb8c:	3708      	adds	r7, #8
 800fb8e:	46bd      	mov	sp, r7
 800fb90:	bd80      	pop	{r7, pc}
 800fb92:	bf00      	nop
 800fb94:	f3af 8000 	nop.w
 800fb98:	00000000 	.word	0x00000000
 800fb9c:	40a3b000 	.word	0x40a3b000
 800fba0:	40020000 	.word	0x40020000
 800fba4:	2000096c 	.word	0x2000096c
 800fba8:	2000076c 	.word	0x2000076c

0800fbac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800fbac:	f8df d034 	ldr.w	sp, [pc, #52]	; 800fbe4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800fbb0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800fbb2:	e003      	b.n	800fbbc <LoopCopyDataInit>

0800fbb4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800fbb4:	4b0c      	ldr	r3, [pc, #48]	; (800fbe8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800fbb6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800fbb8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800fbba:	3104      	adds	r1, #4

0800fbbc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800fbbc:	480b      	ldr	r0, [pc, #44]	; (800fbec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800fbbe:	4b0c      	ldr	r3, [pc, #48]	; (800fbf0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800fbc0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800fbc2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800fbc4:	d3f6      	bcc.n	800fbb4 <CopyDataInit>
  ldr  r2, =_sbss
 800fbc6:	4a0b      	ldr	r2, [pc, #44]	; (800fbf4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800fbc8:	e002      	b.n	800fbd0 <LoopFillZerobss>

0800fbca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800fbca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800fbcc:	f842 3b04 	str.w	r3, [r2], #4

0800fbd0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800fbd0:	4b09      	ldr	r3, [pc, #36]	; (800fbf8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800fbd2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800fbd4:	d3f9      	bcc.n	800fbca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800fbd6:	f7ff fac1 	bl	800f15c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800fbda:	f005 f863 	bl	8014ca4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800fbde:	f7fe f959 	bl	800de94 <main>
  bx  lr    
 800fbe2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800fbe4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800fbe8:	0801a39c 	.word	0x0801a39c
  ldr  r0, =_sdata
 800fbec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800fbf0:	200001f8 	.word	0x200001f8
  ldr  r2, =_sbss
 800fbf4:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 800fbf8:	20000a34 	.word	0x20000a34

0800fbfc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800fbfc:	e7fe      	b.n	800fbfc <ADC_IRQHandler>
	...

0800fc00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800fc04:	4b0e      	ldr	r3, [pc, #56]	; (800fc40 <HAL_Init+0x40>)
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	4a0d      	ldr	r2, [pc, #52]	; (800fc40 <HAL_Init+0x40>)
 800fc0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800fc0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800fc10:	4b0b      	ldr	r3, [pc, #44]	; (800fc40 <HAL_Init+0x40>)
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	4a0a      	ldr	r2, [pc, #40]	; (800fc40 <HAL_Init+0x40>)
 800fc16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800fc1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800fc1c:	4b08      	ldr	r3, [pc, #32]	; (800fc40 <HAL_Init+0x40>)
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	4a07      	ldr	r2, [pc, #28]	; (800fc40 <HAL_Init+0x40>)
 800fc22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fc26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800fc28:	2003      	movs	r0, #3
 800fc2a:	f000 fd8b 	bl	8010744 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800fc2e:	2000      	movs	r0, #0
 800fc30:	f000 f808 	bl	800fc44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800fc34:	f7fe fefe 	bl	800ea34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800fc38:	2300      	movs	r3, #0
}
 800fc3a:	4618      	mov	r0, r3
 800fc3c:	bd80      	pop	{r7, pc}
 800fc3e:	bf00      	nop
 800fc40:	40023c00 	.word	0x40023c00

0800fc44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b082      	sub	sp, #8
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800fc4c:	4b12      	ldr	r3, [pc, #72]	; (800fc98 <HAL_InitTick+0x54>)
 800fc4e:	681a      	ldr	r2, [r3, #0]
 800fc50:	4b12      	ldr	r3, [pc, #72]	; (800fc9c <HAL_InitTick+0x58>)
 800fc52:	781b      	ldrb	r3, [r3, #0]
 800fc54:	4619      	mov	r1, r3
 800fc56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800fc5a:	fbb3 f3f1 	udiv	r3, r3, r1
 800fc5e:	fbb2 f3f3 	udiv	r3, r2, r3
 800fc62:	4618      	mov	r0, r3
 800fc64:	f000 fda3 	bl	80107ae <HAL_SYSTICK_Config>
 800fc68:	4603      	mov	r3, r0
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d001      	beq.n	800fc72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800fc6e:	2301      	movs	r3, #1
 800fc70:	e00e      	b.n	800fc90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	2b0f      	cmp	r3, #15
 800fc76:	d80a      	bhi.n	800fc8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800fc78:	2200      	movs	r2, #0
 800fc7a:	6879      	ldr	r1, [r7, #4]
 800fc7c:	f04f 30ff 	mov.w	r0, #4294967295
 800fc80:	f000 fd6b 	bl	801075a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800fc84:	4a06      	ldr	r2, [pc, #24]	; (800fca0 <HAL_InitTick+0x5c>)
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800fc8a:	2300      	movs	r3, #0
 800fc8c:	e000      	b.n	800fc90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800fc8e:	2301      	movs	r3, #1
}
 800fc90:	4618      	mov	r0, r3
 800fc92:	3708      	adds	r7, #8
 800fc94:	46bd      	mov	sp, r7
 800fc96:	bd80      	pop	{r7, pc}
 800fc98:	2000001c 	.word	0x2000001c
 800fc9c:	20000024 	.word	0x20000024
 800fca0:	20000020 	.word	0x20000020

0800fca4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800fca4:	b480      	push	{r7}
 800fca6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800fca8:	4b06      	ldr	r3, [pc, #24]	; (800fcc4 <HAL_IncTick+0x20>)
 800fcaa:	781b      	ldrb	r3, [r3, #0]
 800fcac:	461a      	mov	r2, r3
 800fcae:	4b06      	ldr	r3, [pc, #24]	; (800fcc8 <HAL_IncTick+0x24>)
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	4413      	add	r3, r2
 800fcb4:	4a04      	ldr	r2, [pc, #16]	; (800fcc8 <HAL_IncTick+0x24>)
 800fcb6:	6013      	str	r3, [r2, #0]
}
 800fcb8:	bf00      	nop
 800fcba:	46bd      	mov	sp, r7
 800fcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc0:	4770      	bx	lr
 800fcc2:	bf00      	nop
 800fcc4:	20000024 	.word	0x20000024
 800fcc8:	20000a0c 	.word	0x20000a0c

0800fccc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800fccc:	b480      	push	{r7}
 800fcce:	af00      	add	r7, sp, #0
  return uwTick;
 800fcd0:	4b03      	ldr	r3, [pc, #12]	; (800fce0 <HAL_GetTick+0x14>)
 800fcd2:	681b      	ldr	r3, [r3, #0]
}
 800fcd4:	4618      	mov	r0, r3
 800fcd6:	46bd      	mov	sp, r7
 800fcd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcdc:	4770      	bx	lr
 800fcde:	bf00      	nop
 800fce0:	20000a0c 	.word	0x20000a0c

0800fce4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800fce4:	b580      	push	{r7, lr}
 800fce6:	b084      	sub	sp, #16
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800fcec:	f7ff ffee 	bl	800fccc <HAL_GetTick>
 800fcf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcfc:	d005      	beq.n	800fd0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800fcfe:	4b09      	ldr	r3, [pc, #36]	; (800fd24 <HAL_Delay+0x40>)
 800fd00:	781b      	ldrb	r3, [r3, #0]
 800fd02:	461a      	mov	r2, r3
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	4413      	add	r3, r2
 800fd08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800fd0a:	bf00      	nop
 800fd0c:	f7ff ffde 	bl	800fccc <HAL_GetTick>
 800fd10:	4602      	mov	r2, r0
 800fd12:	68bb      	ldr	r3, [r7, #8]
 800fd14:	1ad3      	subs	r3, r2, r3
 800fd16:	68fa      	ldr	r2, [r7, #12]
 800fd18:	429a      	cmp	r2, r3
 800fd1a:	d8f7      	bhi.n	800fd0c <HAL_Delay+0x28>
  {
  }
}
 800fd1c:	bf00      	nop
 800fd1e:	3710      	adds	r7, #16
 800fd20:	46bd      	mov	sp, r7
 800fd22:	bd80      	pop	{r7, pc}
 800fd24:	20000024 	.word	0x20000024

0800fd28 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b084      	sub	sp, #16
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800fd30:	2300      	movs	r3, #0
 800fd32:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d101      	bne.n	800fd3e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800fd3a:	2301      	movs	r3, #1
 800fd3c:	e033      	b.n	800fda6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d109      	bne.n	800fd5a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800fd46:	6878      	ldr	r0, [r7, #4]
 800fd48:	f7fe fe9c 	bl	800ea84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	2200      	movs	r2, #0
 800fd50:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	2200      	movs	r2, #0
 800fd56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fd5e:	f003 0310 	and.w	r3, r3, #16
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d118      	bne.n	800fd98 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fd6a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800fd6e:	f023 0302 	bic.w	r3, r3, #2
 800fd72:	f043 0202 	orr.w	r2, r3, #2
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800fd7a:	6878      	ldr	r0, [r7, #4]
 800fd7c:	f000 fa94 	bl	80102a8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	2200      	movs	r2, #0
 800fd84:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fd8a:	f023 0303 	bic.w	r3, r3, #3
 800fd8e:	f043 0201 	orr.w	r2, r3, #1
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	641a      	str	r2, [r3, #64]	; 0x40
 800fd96:	e001      	b.n	800fd9c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800fd98:	2301      	movs	r3, #1
 800fd9a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	2200      	movs	r2, #0
 800fda0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800fda4:	7bfb      	ldrb	r3, [r7, #15]
}
 800fda6:	4618      	mov	r0, r3
 800fda8:	3710      	adds	r7, #16
 800fdaa:	46bd      	mov	sp, r7
 800fdac:	bd80      	pop	{r7, pc}
	...

0800fdb0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800fdb0:	b580      	push	{r7, lr}
 800fdb2:	b086      	sub	sp, #24
 800fdb4:	af00      	add	r7, sp, #0
 800fdb6:	60f8      	str	r0, [r7, #12]
 800fdb8:	60b9      	str	r1, [r7, #8]
 800fdba:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fdc6:	2b01      	cmp	r3, #1
 800fdc8:	d101      	bne.n	800fdce <HAL_ADC_Start_DMA+0x1e>
 800fdca:	2302      	movs	r3, #2
 800fdcc:	e0cc      	b.n	800ff68 <HAL_ADC_Start_DMA+0x1b8>
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	2201      	movs	r2, #1
 800fdd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800fdd6:	68fb      	ldr	r3, [r7, #12]
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	689b      	ldr	r3, [r3, #8]
 800fddc:	f003 0301 	and.w	r3, r3, #1
 800fde0:	2b01      	cmp	r3, #1
 800fde2:	d018      	beq.n	800fe16 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	689a      	ldr	r2, [r3, #8]
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	681b      	ldr	r3, [r3, #0]
 800fdee:	f042 0201 	orr.w	r2, r2, #1
 800fdf2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800fdf4:	4b5e      	ldr	r3, [pc, #376]	; (800ff70 <HAL_ADC_Start_DMA+0x1c0>)
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	4a5e      	ldr	r2, [pc, #376]	; (800ff74 <HAL_ADC_Start_DMA+0x1c4>)
 800fdfa:	fba2 2303 	umull	r2, r3, r2, r3
 800fdfe:	0c9a      	lsrs	r2, r3, #18
 800fe00:	4613      	mov	r3, r2
 800fe02:	005b      	lsls	r3, r3, #1
 800fe04:	4413      	add	r3, r2
 800fe06:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800fe08:	e002      	b.n	800fe10 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800fe0a:	693b      	ldr	r3, [r7, #16]
 800fe0c:	3b01      	subs	r3, #1
 800fe0e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800fe10:	693b      	ldr	r3, [r7, #16]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d1f9      	bne.n	800fe0a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	689b      	ldr	r3, [r3, #8]
 800fe1c:	f003 0301 	and.w	r3, r3, #1
 800fe20:	2b01      	cmp	r3, #1
 800fe22:	f040 80a0 	bne.w	800ff66 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800fe26:	68fb      	ldr	r3, [r7, #12]
 800fe28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe2a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800fe2e:	f023 0301 	bic.w	r3, r3, #1
 800fe32:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	685b      	ldr	r3, [r3, #4]
 800fe40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	d007      	beq.n	800fe58 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800fe48:	68fb      	ldr	r3, [r7, #12]
 800fe4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe4c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800fe50:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fe5c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800fe60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fe64:	d106      	bne.n	800fe74 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fe6a:	f023 0206 	bic.w	r2, r3, #6
 800fe6e:	68fb      	ldr	r3, [r7, #12]
 800fe70:	645a      	str	r2, [r3, #68]	; 0x44
 800fe72:	e002      	b.n	800fe7a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	2200      	movs	r2, #0
 800fe78:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	2200      	movs	r2, #0
 800fe7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800fe82:	4b3d      	ldr	r3, [pc, #244]	; (800ff78 <HAL_ADC_Start_DMA+0x1c8>)
 800fe84:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fe8a:	4a3c      	ldr	r2, [pc, #240]	; (800ff7c <HAL_ADC_Start_DMA+0x1cc>)
 800fe8c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fe92:	4a3b      	ldr	r2, [pc, #236]	; (800ff80 <HAL_ADC_Start_DMA+0x1d0>)
 800fe94:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fe9a:	4a3a      	ldr	r2, [pc, #232]	; (800ff84 <HAL_ADC_Start_DMA+0x1d4>)
 800fe9c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800fe9e:	68fb      	ldr	r3, [r7, #12]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800fea6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	685a      	ldr	r2, [r3, #4]
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800feb6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	681b      	ldr	r3, [r3, #0]
 800febc:	689a      	ldr	r2, [r3, #8]
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fec6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	334c      	adds	r3, #76	; 0x4c
 800fed2:	4619      	mov	r1, r3
 800fed4:	68ba      	ldr	r2, [r7, #8]
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	f000 fd24 	bl	8010924 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800fedc:	697b      	ldr	r3, [r7, #20]
 800fede:	685b      	ldr	r3, [r3, #4]
 800fee0:	f003 031f 	and.w	r3, r3, #31
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d12a      	bne.n	800ff3e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	4a26      	ldr	r2, [pc, #152]	; (800ff88 <HAL_ADC_Start_DMA+0x1d8>)
 800feee:	4293      	cmp	r3, r2
 800fef0:	d015      	beq.n	800ff1e <HAL_ADC_Start_DMA+0x16e>
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	4a25      	ldr	r2, [pc, #148]	; (800ff8c <HAL_ADC_Start_DMA+0x1dc>)
 800fef8:	4293      	cmp	r3, r2
 800fefa:	d105      	bne.n	800ff08 <HAL_ADC_Start_DMA+0x158>
 800fefc:	4b1e      	ldr	r3, [pc, #120]	; (800ff78 <HAL_ADC_Start_DMA+0x1c8>)
 800fefe:	685b      	ldr	r3, [r3, #4]
 800ff00:	f003 031f 	and.w	r3, r3, #31
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d00a      	beq.n	800ff1e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	4a20      	ldr	r2, [pc, #128]	; (800ff90 <HAL_ADC_Start_DMA+0x1e0>)
 800ff0e:	4293      	cmp	r3, r2
 800ff10:	d129      	bne.n	800ff66 <HAL_ADC_Start_DMA+0x1b6>
 800ff12:	4b19      	ldr	r3, [pc, #100]	; (800ff78 <HAL_ADC_Start_DMA+0x1c8>)
 800ff14:	685b      	ldr	r3, [r3, #4]
 800ff16:	f003 031f 	and.w	r3, r3, #31
 800ff1a:	2b0f      	cmp	r3, #15
 800ff1c:	d823      	bhi.n	800ff66 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	681b      	ldr	r3, [r3, #0]
 800ff22:	689b      	ldr	r3, [r3, #8]
 800ff24:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d11c      	bne.n	800ff66 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	689a      	ldr	r2, [r3, #8]
 800ff32:	68fb      	ldr	r3, [r7, #12]
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800ff3a:	609a      	str	r2, [r3, #8]
 800ff3c:	e013      	b.n	800ff66 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800ff3e:	68fb      	ldr	r3, [r7, #12]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	4a11      	ldr	r2, [pc, #68]	; (800ff88 <HAL_ADC_Start_DMA+0x1d8>)
 800ff44:	4293      	cmp	r3, r2
 800ff46:	d10e      	bne.n	800ff66 <HAL_ADC_Start_DMA+0x1b6>
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	689b      	ldr	r3, [r3, #8]
 800ff4e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d107      	bne.n	800ff66 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	689a      	ldr	r2, [r3, #8]
 800ff5c:	68fb      	ldr	r3, [r7, #12]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800ff64:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800ff66:	2300      	movs	r3, #0
}
 800ff68:	4618      	mov	r0, r3
 800ff6a:	3718      	adds	r7, #24
 800ff6c:	46bd      	mov	sp, r7
 800ff6e:	bd80      	pop	{r7, pc}
 800ff70:	2000001c 	.word	0x2000001c
 800ff74:	431bde83 	.word	0x431bde83
 800ff78:	40012300 	.word	0x40012300
 800ff7c:	080104a1 	.word	0x080104a1
 800ff80:	0801055b 	.word	0x0801055b
 800ff84:	08010577 	.word	0x08010577
 800ff88:	40012000 	.word	0x40012000
 800ff8c:	40012100 	.word	0x40012100
 800ff90:	40012200 	.word	0x40012200

0800ff94 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 800ff94:	b580      	push	{r7, lr}
 800ff96:	b084      	sub	sp, #16
 800ff98:	af00      	add	r7, sp, #0
 800ff9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ff9c:	2300      	movs	r3, #0
 800ff9e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ffa6:	2b01      	cmp	r3, #1
 800ffa8:	d101      	bne.n	800ffae <HAL_ADC_Stop_DMA+0x1a>
 800ffaa:	2302      	movs	r3, #2
 800ffac:	e038      	b.n	8010020 <HAL_ADC_Stop_DMA+0x8c>
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	2201      	movs	r2, #1
 800ffb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	689a      	ldr	r2, [r3, #8]
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	f022 0201 	bic.w	r2, r2, #1
 800ffc4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	689b      	ldr	r3, [r3, #8]
 800ffcc:	f003 0301 	and.w	r3, r3, #1
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d120      	bne.n	8010016 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	689a      	ldr	r2, [r3, #8]
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ffe2:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ffe8:	4618      	mov	r0, r3
 800ffea:	f000 fcf3 	bl	80109d4 <HAL_DMA_Abort>
 800ffee:	4603      	mov	r3, r0
 800fff0:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	681b      	ldr	r3, [r3, #0]
 800fff6:	685a      	ldr	r2, [r3, #4]
 800fff8:	687b      	ldr	r3, [r7, #4]
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8010000:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010006:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 801000a:	f023 0301 	bic.w	r3, r3, #1
 801000e:	f043 0201 	orr.w	r2, r3, #1
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	2200      	movs	r2, #0
 801001a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 801001e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010020:	4618      	mov	r0, r3
 8010022:	3710      	adds	r7, #16
 8010024:	46bd      	mov	sp, r7
 8010026:	bd80      	pop	{r7, pc}

08010028 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8010028:	b480      	push	{r7}
 801002a:	b083      	sub	sp, #12
 801002c:	af00      	add	r7, sp, #0
 801002e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8010030:	bf00      	nop
 8010032:	370c      	adds	r7, #12
 8010034:	46bd      	mov	sp, r7
 8010036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801003a:	4770      	bx	lr

0801003c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 801003c:	b480      	push	{r7}
 801003e:	b083      	sub	sp, #12
 8010040:	af00      	add	r7, sp, #0
 8010042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8010044:	bf00      	nop
 8010046:	370c      	adds	r7, #12
 8010048:	46bd      	mov	sp, r7
 801004a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801004e:	4770      	bx	lr

08010050 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8010050:	b480      	push	{r7}
 8010052:	b083      	sub	sp, #12
 8010054:	af00      	add	r7, sp, #0
 8010056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8010058:	bf00      	nop
 801005a:	370c      	adds	r7, #12
 801005c:	46bd      	mov	sp, r7
 801005e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010062:	4770      	bx	lr

08010064 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8010064:	b480      	push	{r7}
 8010066:	b085      	sub	sp, #20
 8010068:	af00      	add	r7, sp, #0
 801006a:	6078      	str	r0, [r7, #4]
 801006c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 801006e:	2300      	movs	r3, #0
 8010070:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010078:	2b01      	cmp	r3, #1
 801007a:	d101      	bne.n	8010080 <HAL_ADC_ConfigChannel+0x1c>
 801007c:	2302      	movs	r3, #2
 801007e:	e105      	b.n	801028c <HAL_ADC_ConfigChannel+0x228>
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	2201      	movs	r2, #1
 8010084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	681b      	ldr	r3, [r3, #0]
 801008c:	2b09      	cmp	r3, #9
 801008e:	d925      	bls.n	80100dc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	681b      	ldr	r3, [r3, #0]
 8010094:	68d9      	ldr	r1, [r3, #12]
 8010096:	683b      	ldr	r3, [r7, #0]
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	b29b      	uxth	r3, r3
 801009c:	461a      	mov	r2, r3
 801009e:	4613      	mov	r3, r2
 80100a0:	005b      	lsls	r3, r3, #1
 80100a2:	4413      	add	r3, r2
 80100a4:	3b1e      	subs	r3, #30
 80100a6:	2207      	movs	r2, #7
 80100a8:	fa02 f303 	lsl.w	r3, r2, r3
 80100ac:	43da      	mvns	r2, r3
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	400a      	ands	r2, r1
 80100b4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	68d9      	ldr	r1, [r3, #12]
 80100bc:	683b      	ldr	r3, [r7, #0]
 80100be:	689a      	ldr	r2, [r3, #8]
 80100c0:	683b      	ldr	r3, [r7, #0]
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	b29b      	uxth	r3, r3
 80100c6:	4618      	mov	r0, r3
 80100c8:	4603      	mov	r3, r0
 80100ca:	005b      	lsls	r3, r3, #1
 80100cc:	4403      	add	r3, r0
 80100ce:	3b1e      	subs	r3, #30
 80100d0:	409a      	lsls	r2, r3
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	430a      	orrs	r2, r1
 80100d8:	60da      	str	r2, [r3, #12]
 80100da:	e022      	b.n	8010122 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	6919      	ldr	r1, [r3, #16]
 80100e2:	683b      	ldr	r3, [r7, #0]
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	b29b      	uxth	r3, r3
 80100e8:	461a      	mov	r2, r3
 80100ea:	4613      	mov	r3, r2
 80100ec:	005b      	lsls	r3, r3, #1
 80100ee:	4413      	add	r3, r2
 80100f0:	2207      	movs	r2, #7
 80100f2:	fa02 f303 	lsl.w	r3, r2, r3
 80100f6:	43da      	mvns	r2, r3
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	400a      	ands	r2, r1
 80100fe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	6919      	ldr	r1, [r3, #16]
 8010106:	683b      	ldr	r3, [r7, #0]
 8010108:	689a      	ldr	r2, [r3, #8]
 801010a:	683b      	ldr	r3, [r7, #0]
 801010c:	681b      	ldr	r3, [r3, #0]
 801010e:	b29b      	uxth	r3, r3
 8010110:	4618      	mov	r0, r3
 8010112:	4603      	mov	r3, r0
 8010114:	005b      	lsls	r3, r3, #1
 8010116:	4403      	add	r3, r0
 8010118:	409a      	lsls	r2, r3
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	681b      	ldr	r3, [r3, #0]
 801011e:	430a      	orrs	r2, r1
 8010120:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8010122:	683b      	ldr	r3, [r7, #0]
 8010124:	685b      	ldr	r3, [r3, #4]
 8010126:	2b06      	cmp	r3, #6
 8010128:	d824      	bhi.n	8010174 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8010130:	683b      	ldr	r3, [r7, #0]
 8010132:	685a      	ldr	r2, [r3, #4]
 8010134:	4613      	mov	r3, r2
 8010136:	009b      	lsls	r3, r3, #2
 8010138:	4413      	add	r3, r2
 801013a:	3b05      	subs	r3, #5
 801013c:	221f      	movs	r2, #31
 801013e:	fa02 f303 	lsl.w	r3, r2, r3
 8010142:	43da      	mvns	r2, r3
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	400a      	ands	r2, r1
 801014a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	681b      	ldr	r3, [r3, #0]
 8010150:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8010152:	683b      	ldr	r3, [r7, #0]
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	b29b      	uxth	r3, r3
 8010158:	4618      	mov	r0, r3
 801015a:	683b      	ldr	r3, [r7, #0]
 801015c:	685a      	ldr	r2, [r3, #4]
 801015e:	4613      	mov	r3, r2
 8010160:	009b      	lsls	r3, r3, #2
 8010162:	4413      	add	r3, r2
 8010164:	3b05      	subs	r3, #5
 8010166:	fa00 f203 	lsl.w	r2, r0, r3
 801016a:	687b      	ldr	r3, [r7, #4]
 801016c:	681b      	ldr	r3, [r3, #0]
 801016e:	430a      	orrs	r2, r1
 8010170:	635a      	str	r2, [r3, #52]	; 0x34
 8010172:	e04c      	b.n	801020e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8010174:	683b      	ldr	r3, [r7, #0]
 8010176:	685b      	ldr	r3, [r3, #4]
 8010178:	2b0c      	cmp	r3, #12
 801017a:	d824      	bhi.n	80101c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8010182:	683b      	ldr	r3, [r7, #0]
 8010184:	685a      	ldr	r2, [r3, #4]
 8010186:	4613      	mov	r3, r2
 8010188:	009b      	lsls	r3, r3, #2
 801018a:	4413      	add	r3, r2
 801018c:	3b23      	subs	r3, #35	; 0x23
 801018e:	221f      	movs	r2, #31
 8010190:	fa02 f303 	lsl.w	r3, r2, r3
 8010194:	43da      	mvns	r2, r3
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	400a      	ands	r2, r1
 801019c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80101a4:	683b      	ldr	r3, [r7, #0]
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	b29b      	uxth	r3, r3
 80101aa:	4618      	mov	r0, r3
 80101ac:	683b      	ldr	r3, [r7, #0]
 80101ae:	685a      	ldr	r2, [r3, #4]
 80101b0:	4613      	mov	r3, r2
 80101b2:	009b      	lsls	r3, r3, #2
 80101b4:	4413      	add	r3, r2
 80101b6:	3b23      	subs	r3, #35	; 0x23
 80101b8:	fa00 f203 	lsl.w	r2, r0, r3
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	430a      	orrs	r2, r1
 80101c2:	631a      	str	r2, [r3, #48]	; 0x30
 80101c4:	e023      	b.n	801020e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80101cc:	683b      	ldr	r3, [r7, #0]
 80101ce:	685a      	ldr	r2, [r3, #4]
 80101d0:	4613      	mov	r3, r2
 80101d2:	009b      	lsls	r3, r3, #2
 80101d4:	4413      	add	r3, r2
 80101d6:	3b41      	subs	r3, #65	; 0x41
 80101d8:	221f      	movs	r2, #31
 80101da:	fa02 f303 	lsl.w	r3, r2, r3
 80101de:	43da      	mvns	r2, r3
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	400a      	ands	r2, r1
 80101e6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80101ee:	683b      	ldr	r3, [r7, #0]
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	b29b      	uxth	r3, r3
 80101f4:	4618      	mov	r0, r3
 80101f6:	683b      	ldr	r3, [r7, #0]
 80101f8:	685a      	ldr	r2, [r3, #4]
 80101fa:	4613      	mov	r3, r2
 80101fc:	009b      	lsls	r3, r3, #2
 80101fe:	4413      	add	r3, r2
 8010200:	3b41      	subs	r3, #65	; 0x41
 8010202:	fa00 f203 	lsl.w	r2, r0, r3
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	681b      	ldr	r3, [r3, #0]
 801020a:	430a      	orrs	r2, r1
 801020c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 801020e:	4b22      	ldr	r3, [pc, #136]	; (8010298 <HAL_ADC_ConfigChannel+0x234>)
 8010210:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	681b      	ldr	r3, [r3, #0]
 8010216:	4a21      	ldr	r2, [pc, #132]	; (801029c <HAL_ADC_ConfigChannel+0x238>)
 8010218:	4293      	cmp	r3, r2
 801021a:	d109      	bne.n	8010230 <HAL_ADC_ConfigChannel+0x1cc>
 801021c:	683b      	ldr	r3, [r7, #0]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	2b12      	cmp	r3, #18
 8010222:	d105      	bne.n	8010230 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	685b      	ldr	r3, [r3, #4]
 8010228:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	681b      	ldr	r3, [r3, #0]
 8010234:	4a19      	ldr	r2, [pc, #100]	; (801029c <HAL_ADC_ConfigChannel+0x238>)
 8010236:	4293      	cmp	r3, r2
 8010238:	d123      	bne.n	8010282 <HAL_ADC_ConfigChannel+0x21e>
 801023a:	683b      	ldr	r3, [r7, #0]
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	2b10      	cmp	r3, #16
 8010240:	d003      	beq.n	801024a <HAL_ADC_ConfigChannel+0x1e6>
 8010242:	683b      	ldr	r3, [r7, #0]
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	2b11      	cmp	r3, #17
 8010248:	d11b      	bne.n	8010282 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	685b      	ldr	r3, [r3, #4]
 801024e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8010256:	683b      	ldr	r3, [r7, #0]
 8010258:	681b      	ldr	r3, [r3, #0]
 801025a:	2b10      	cmp	r3, #16
 801025c:	d111      	bne.n	8010282 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 801025e:	4b10      	ldr	r3, [pc, #64]	; (80102a0 <HAL_ADC_ConfigChannel+0x23c>)
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	4a10      	ldr	r2, [pc, #64]	; (80102a4 <HAL_ADC_ConfigChannel+0x240>)
 8010264:	fba2 2303 	umull	r2, r3, r2, r3
 8010268:	0c9a      	lsrs	r2, r3, #18
 801026a:	4613      	mov	r3, r2
 801026c:	009b      	lsls	r3, r3, #2
 801026e:	4413      	add	r3, r2
 8010270:	005b      	lsls	r3, r3, #1
 8010272:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8010274:	e002      	b.n	801027c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8010276:	68bb      	ldr	r3, [r7, #8]
 8010278:	3b01      	subs	r3, #1
 801027a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 801027c:	68bb      	ldr	r3, [r7, #8]
 801027e:	2b00      	cmp	r3, #0
 8010280:	d1f9      	bne.n	8010276 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	2200      	movs	r2, #0
 8010286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 801028a:	2300      	movs	r3, #0
}
 801028c:	4618      	mov	r0, r3
 801028e:	3714      	adds	r7, #20
 8010290:	46bd      	mov	sp, r7
 8010292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010296:	4770      	bx	lr
 8010298:	40012300 	.word	0x40012300
 801029c:	40012000 	.word	0x40012000
 80102a0:	2000001c 	.word	0x2000001c
 80102a4:	431bde83 	.word	0x431bde83

080102a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80102a8:	b480      	push	{r7}
 80102aa:	b085      	sub	sp, #20
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80102b0:	4b79      	ldr	r3, [pc, #484]	; (8010498 <ADC_Init+0x1f0>)
 80102b2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	685b      	ldr	r3, [r3, #4]
 80102b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	685a      	ldr	r2, [r3, #4]
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	685b      	ldr	r3, [r3, #4]
 80102c8:	431a      	orrs	r2, r3
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	685a      	ldr	r2, [r3, #4]
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80102dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	6859      	ldr	r1, [r3, #4]
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	691b      	ldr	r3, [r3, #16]
 80102e8:	021a      	lsls	r2, r3, #8
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	430a      	orrs	r2, r1
 80102f0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	685a      	ldr	r2, [r3, #4]
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8010300:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	6859      	ldr	r1, [r3, #4]
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	689a      	ldr	r2, [r3, #8]
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	430a      	orrs	r2, r1
 8010312:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	689a      	ldr	r2, [r3, #8]
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010322:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	6899      	ldr	r1, [r3, #8]
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	68da      	ldr	r2, [r3, #12]
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	430a      	orrs	r2, r1
 8010334:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801033a:	4a58      	ldr	r2, [pc, #352]	; (801049c <ADC_Init+0x1f4>)
 801033c:	4293      	cmp	r3, r2
 801033e:	d022      	beq.n	8010386 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	689a      	ldr	r2, [r3, #8]
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 801034e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	6899      	ldr	r1, [r3, #8]
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	430a      	orrs	r2, r1
 8010360:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	689a      	ldr	r2, [r3, #8]
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	681b      	ldr	r3, [r3, #0]
 801036c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8010370:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	6899      	ldr	r1, [r3, #8]
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	430a      	orrs	r2, r1
 8010382:	609a      	str	r2, [r3, #8]
 8010384:	e00f      	b.n	80103a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	689a      	ldr	r2, [r3, #8]
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	681b      	ldr	r3, [r3, #0]
 8010390:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8010394:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	689a      	ldr	r2, [r3, #8]
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80103a4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	681b      	ldr	r3, [r3, #0]
 80103aa:	689a      	ldr	r2, [r3, #8]
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	f022 0202 	bic.w	r2, r2, #2
 80103b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	6899      	ldr	r1, [r3, #8]
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	7e1b      	ldrb	r3, [r3, #24]
 80103c0:	005a      	lsls	r2, r3, #1
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	681b      	ldr	r3, [r3, #0]
 80103c6:	430a      	orrs	r2, r1
 80103c8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d01b      	beq.n	801040c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	681b      	ldr	r3, [r3, #0]
 80103d8:	685a      	ldr	r2, [r3, #4]
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80103e2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	685a      	ldr	r2, [r3, #4]
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	681b      	ldr	r3, [r3, #0]
 80103ee:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80103f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	6859      	ldr	r1, [r3, #4]
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80103fe:	3b01      	subs	r3, #1
 8010400:	035a      	lsls	r2, r3, #13
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	430a      	orrs	r2, r1
 8010408:	605a      	str	r2, [r3, #4]
 801040a:	e007      	b.n	801041c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	685a      	ldr	r2, [r3, #4]
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	681b      	ldr	r3, [r3, #0]
 8010416:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 801041a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 801042a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	69db      	ldr	r3, [r3, #28]
 8010436:	3b01      	subs	r3, #1
 8010438:	051a      	lsls	r2, r3, #20
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	681b      	ldr	r3, [r3, #0]
 801043e:	430a      	orrs	r2, r1
 8010440:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	689a      	ldr	r2, [r3, #8]
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8010450:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	6899      	ldr	r1, [r3, #8]
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801045e:	025a      	lsls	r2, r3, #9
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	681b      	ldr	r3, [r3, #0]
 8010464:	430a      	orrs	r2, r1
 8010466:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	689a      	ldr	r2, [r3, #8]
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	681b      	ldr	r3, [r3, #0]
 8010472:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010476:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	681b      	ldr	r3, [r3, #0]
 801047c:	6899      	ldr	r1, [r3, #8]
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	695b      	ldr	r3, [r3, #20]
 8010482:	029a      	lsls	r2, r3, #10
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	430a      	orrs	r2, r1
 801048a:	609a      	str	r2, [r3, #8]
}
 801048c:	bf00      	nop
 801048e:	3714      	adds	r7, #20
 8010490:	46bd      	mov	sp, r7
 8010492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010496:	4770      	bx	lr
 8010498:	40012300 	.word	0x40012300
 801049c:	0f000001 	.word	0x0f000001

080104a0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80104a0:	b580      	push	{r7, lr}
 80104a2:	b084      	sub	sp, #16
 80104a4:	af00      	add	r7, sp, #0
 80104a6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80104ac:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80104ae:	68fb      	ldr	r3, [r7, #12]
 80104b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104b2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80104b6:	2b00      	cmp	r3, #0
 80104b8:	d13c      	bne.n	8010534 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80104be:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80104c2:	68fb      	ldr	r3, [r7, #12]
 80104c4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	689b      	ldr	r3, [r3, #8]
 80104cc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d12b      	bne.n	801052c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d127      	bne.n	801052c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104e2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d006      	beq.n	80104f8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	681b      	ldr	r3, [r3, #0]
 80104ee:	689b      	ldr	r3, [r3, #8]
 80104f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d119      	bne.n	801052c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80104f8:	68fb      	ldr	r3, [r7, #12]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	685a      	ldr	r2, [r3, #4]
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	f022 0220 	bic.w	r2, r2, #32
 8010506:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801050c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010518:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801051c:	2b00      	cmp	r3, #0
 801051e:	d105      	bne.n	801052c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8010520:	68fb      	ldr	r3, [r7, #12]
 8010522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010524:	f043 0201 	orr.w	r2, r3, #1
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 801052c:	68f8      	ldr	r0, [r7, #12]
 801052e:	f7ff fd7b 	bl	8010028 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8010532:	e00e      	b.n	8010552 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010538:	f003 0310 	and.w	r3, r3, #16
 801053c:	2b00      	cmp	r3, #0
 801053e:	d003      	beq.n	8010548 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8010540:	68f8      	ldr	r0, [r7, #12]
 8010542:	f7ff fd85 	bl	8010050 <HAL_ADC_ErrorCallback>
}
 8010546:	e004      	b.n	8010552 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801054c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801054e:	6878      	ldr	r0, [r7, #4]
 8010550:	4798      	blx	r3
}
 8010552:	bf00      	nop
 8010554:	3710      	adds	r7, #16
 8010556:	46bd      	mov	sp, r7
 8010558:	bd80      	pop	{r7, pc}

0801055a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 801055a:	b580      	push	{r7, lr}
 801055c:	b084      	sub	sp, #16
 801055e:	af00      	add	r7, sp, #0
 8010560:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010566:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8010568:	68f8      	ldr	r0, [r7, #12]
 801056a:	f7ff fd67 	bl	801003c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 801056e:	bf00      	nop
 8010570:	3710      	adds	r7, #16
 8010572:	46bd      	mov	sp, r7
 8010574:	bd80      	pop	{r7, pc}

08010576 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8010576:	b580      	push	{r7, lr}
 8010578:	b084      	sub	sp, #16
 801057a:	af00      	add	r7, sp, #0
 801057c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010582:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	2240      	movs	r2, #64	; 0x40
 8010588:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 801058a:	68fb      	ldr	r3, [r7, #12]
 801058c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801058e:	f043 0204 	orr.w	r2, r3, #4
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8010596:	68f8      	ldr	r0, [r7, #12]
 8010598:	f7ff fd5a 	bl	8010050 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 801059c:	bf00      	nop
 801059e:	3710      	adds	r7, #16
 80105a0:	46bd      	mov	sp, r7
 80105a2:	bd80      	pop	{r7, pc}

080105a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80105a4:	b480      	push	{r7}
 80105a6:	b085      	sub	sp, #20
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	f003 0307 	and.w	r3, r3, #7
 80105b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80105b4:	4b0c      	ldr	r3, [pc, #48]	; (80105e8 <__NVIC_SetPriorityGrouping+0x44>)
 80105b6:	68db      	ldr	r3, [r3, #12]
 80105b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80105ba:	68ba      	ldr	r2, [r7, #8]
 80105bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80105c0:	4013      	ands	r3, r2
 80105c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80105c8:	68bb      	ldr	r3, [r7, #8]
 80105ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80105cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80105d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80105d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80105d6:	4a04      	ldr	r2, [pc, #16]	; (80105e8 <__NVIC_SetPriorityGrouping+0x44>)
 80105d8:	68bb      	ldr	r3, [r7, #8]
 80105da:	60d3      	str	r3, [r2, #12]
}
 80105dc:	bf00      	nop
 80105de:	3714      	adds	r7, #20
 80105e0:	46bd      	mov	sp, r7
 80105e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105e6:	4770      	bx	lr
 80105e8:	e000ed00 	.word	0xe000ed00

080105ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80105ec:	b480      	push	{r7}
 80105ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80105f0:	4b04      	ldr	r3, [pc, #16]	; (8010604 <__NVIC_GetPriorityGrouping+0x18>)
 80105f2:	68db      	ldr	r3, [r3, #12]
 80105f4:	0a1b      	lsrs	r3, r3, #8
 80105f6:	f003 0307 	and.w	r3, r3, #7
}
 80105fa:	4618      	mov	r0, r3
 80105fc:	46bd      	mov	sp, r7
 80105fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010602:	4770      	bx	lr
 8010604:	e000ed00 	.word	0xe000ed00

08010608 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010608:	b480      	push	{r7}
 801060a:	b083      	sub	sp, #12
 801060c:	af00      	add	r7, sp, #0
 801060e:	4603      	mov	r3, r0
 8010610:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010616:	2b00      	cmp	r3, #0
 8010618:	db0b      	blt.n	8010632 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801061a:	79fb      	ldrb	r3, [r7, #7]
 801061c:	f003 021f 	and.w	r2, r3, #31
 8010620:	4907      	ldr	r1, [pc, #28]	; (8010640 <__NVIC_EnableIRQ+0x38>)
 8010622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010626:	095b      	lsrs	r3, r3, #5
 8010628:	2001      	movs	r0, #1
 801062a:	fa00 f202 	lsl.w	r2, r0, r2
 801062e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8010632:	bf00      	nop
 8010634:	370c      	adds	r7, #12
 8010636:	46bd      	mov	sp, r7
 8010638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801063c:	4770      	bx	lr
 801063e:	bf00      	nop
 8010640:	e000e100 	.word	0xe000e100

08010644 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8010644:	b480      	push	{r7}
 8010646:	b083      	sub	sp, #12
 8010648:	af00      	add	r7, sp, #0
 801064a:	4603      	mov	r3, r0
 801064c:	6039      	str	r1, [r7, #0]
 801064e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010654:	2b00      	cmp	r3, #0
 8010656:	db0a      	blt.n	801066e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010658:	683b      	ldr	r3, [r7, #0]
 801065a:	b2da      	uxtb	r2, r3
 801065c:	490c      	ldr	r1, [pc, #48]	; (8010690 <__NVIC_SetPriority+0x4c>)
 801065e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010662:	0112      	lsls	r2, r2, #4
 8010664:	b2d2      	uxtb	r2, r2
 8010666:	440b      	add	r3, r1
 8010668:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 801066c:	e00a      	b.n	8010684 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801066e:	683b      	ldr	r3, [r7, #0]
 8010670:	b2da      	uxtb	r2, r3
 8010672:	4908      	ldr	r1, [pc, #32]	; (8010694 <__NVIC_SetPriority+0x50>)
 8010674:	79fb      	ldrb	r3, [r7, #7]
 8010676:	f003 030f 	and.w	r3, r3, #15
 801067a:	3b04      	subs	r3, #4
 801067c:	0112      	lsls	r2, r2, #4
 801067e:	b2d2      	uxtb	r2, r2
 8010680:	440b      	add	r3, r1
 8010682:	761a      	strb	r2, [r3, #24]
}
 8010684:	bf00      	nop
 8010686:	370c      	adds	r7, #12
 8010688:	46bd      	mov	sp, r7
 801068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801068e:	4770      	bx	lr
 8010690:	e000e100 	.word	0xe000e100
 8010694:	e000ed00 	.word	0xe000ed00

08010698 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010698:	b480      	push	{r7}
 801069a:	b089      	sub	sp, #36	; 0x24
 801069c:	af00      	add	r7, sp, #0
 801069e:	60f8      	str	r0, [r7, #12]
 80106a0:	60b9      	str	r1, [r7, #8]
 80106a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	f003 0307 	and.w	r3, r3, #7
 80106aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80106ac:	69fb      	ldr	r3, [r7, #28]
 80106ae:	f1c3 0307 	rsb	r3, r3, #7
 80106b2:	2b04      	cmp	r3, #4
 80106b4:	bf28      	it	cs
 80106b6:	2304      	movcs	r3, #4
 80106b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80106ba:	69fb      	ldr	r3, [r7, #28]
 80106bc:	3304      	adds	r3, #4
 80106be:	2b06      	cmp	r3, #6
 80106c0:	d902      	bls.n	80106c8 <NVIC_EncodePriority+0x30>
 80106c2:	69fb      	ldr	r3, [r7, #28]
 80106c4:	3b03      	subs	r3, #3
 80106c6:	e000      	b.n	80106ca <NVIC_EncodePriority+0x32>
 80106c8:	2300      	movs	r3, #0
 80106ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80106cc:	f04f 32ff 	mov.w	r2, #4294967295
 80106d0:	69bb      	ldr	r3, [r7, #24]
 80106d2:	fa02 f303 	lsl.w	r3, r2, r3
 80106d6:	43da      	mvns	r2, r3
 80106d8:	68bb      	ldr	r3, [r7, #8]
 80106da:	401a      	ands	r2, r3
 80106dc:	697b      	ldr	r3, [r7, #20]
 80106de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80106e0:	f04f 31ff 	mov.w	r1, #4294967295
 80106e4:	697b      	ldr	r3, [r7, #20]
 80106e6:	fa01 f303 	lsl.w	r3, r1, r3
 80106ea:	43d9      	mvns	r1, r3
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80106f0:	4313      	orrs	r3, r2
         );
}
 80106f2:	4618      	mov	r0, r3
 80106f4:	3724      	adds	r7, #36	; 0x24
 80106f6:	46bd      	mov	sp, r7
 80106f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106fc:	4770      	bx	lr
	...

08010700 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8010700:	b580      	push	{r7, lr}
 8010702:	b082      	sub	sp, #8
 8010704:	af00      	add	r7, sp, #0
 8010706:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	3b01      	subs	r3, #1
 801070c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8010710:	d301      	bcc.n	8010716 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8010712:	2301      	movs	r3, #1
 8010714:	e00f      	b.n	8010736 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8010716:	4a0a      	ldr	r2, [pc, #40]	; (8010740 <SysTick_Config+0x40>)
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	3b01      	subs	r3, #1
 801071c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 801071e:	210f      	movs	r1, #15
 8010720:	f04f 30ff 	mov.w	r0, #4294967295
 8010724:	f7ff ff8e 	bl	8010644 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010728:	4b05      	ldr	r3, [pc, #20]	; (8010740 <SysTick_Config+0x40>)
 801072a:	2200      	movs	r2, #0
 801072c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801072e:	4b04      	ldr	r3, [pc, #16]	; (8010740 <SysTick_Config+0x40>)
 8010730:	2207      	movs	r2, #7
 8010732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010734:	2300      	movs	r3, #0
}
 8010736:	4618      	mov	r0, r3
 8010738:	3708      	adds	r7, #8
 801073a:	46bd      	mov	sp, r7
 801073c:	bd80      	pop	{r7, pc}
 801073e:	bf00      	nop
 8010740:	e000e010 	.word	0xe000e010

08010744 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010744:	b580      	push	{r7, lr}
 8010746:	b082      	sub	sp, #8
 8010748:	af00      	add	r7, sp, #0
 801074a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 801074c:	6878      	ldr	r0, [r7, #4]
 801074e:	f7ff ff29 	bl	80105a4 <__NVIC_SetPriorityGrouping>
}
 8010752:	bf00      	nop
 8010754:	3708      	adds	r7, #8
 8010756:	46bd      	mov	sp, r7
 8010758:	bd80      	pop	{r7, pc}

0801075a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 801075a:	b580      	push	{r7, lr}
 801075c:	b086      	sub	sp, #24
 801075e:	af00      	add	r7, sp, #0
 8010760:	4603      	mov	r3, r0
 8010762:	60b9      	str	r1, [r7, #8]
 8010764:	607a      	str	r2, [r7, #4]
 8010766:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8010768:	2300      	movs	r3, #0
 801076a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 801076c:	f7ff ff3e 	bl	80105ec <__NVIC_GetPriorityGrouping>
 8010770:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8010772:	687a      	ldr	r2, [r7, #4]
 8010774:	68b9      	ldr	r1, [r7, #8]
 8010776:	6978      	ldr	r0, [r7, #20]
 8010778:	f7ff ff8e 	bl	8010698 <NVIC_EncodePriority>
 801077c:	4602      	mov	r2, r0
 801077e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010782:	4611      	mov	r1, r2
 8010784:	4618      	mov	r0, r3
 8010786:	f7ff ff5d 	bl	8010644 <__NVIC_SetPriority>
}
 801078a:	bf00      	nop
 801078c:	3718      	adds	r7, #24
 801078e:	46bd      	mov	sp, r7
 8010790:	bd80      	pop	{r7, pc}

08010792 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8010792:	b580      	push	{r7, lr}
 8010794:	b082      	sub	sp, #8
 8010796:	af00      	add	r7, sp, #0
 8010798:	4603      	mov	r3, r0
 801079a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 801079c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80107a0:	4618      	mov	r0, r3
 80107a2:	f7ff ff31 	bl	8010608 <__NVIC_EnableIRQ>
}
 80107a6:	bf00      	nop
 80107a8:	3708      	adds	r7, #8
 80107aa:	46bd      	mov	sp, r7
 80107ac:	bd80      	pop	{r7, pc}

080107ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80107ae:	b580      	push	{r7, lr}
 80107b0:	b082      	sub	sp, #8
 80107b2:	af00      	add	r7, sp, #0
 80107b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80107b6:	6878      	ldr	r0, [r7, #4]
 80107b8:	f7ff ffa2 	bl	8010700 <SysTick_Config>
 80107bc:	4603      	mov	r3, r0
}
 80107be:	4618      	mov	r0, r3
 80107c0:	3708      	adds	r7, #8
 80107c2:	46bd      	mov	sp, r7
 80107c4:	bd80      	pop	{r7, pc}
	...

080107c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80107c8:	b580      	push	{r7, lr}
 80107ca:	b086      	sub	sp, #24
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80107d0:	2300      	movs	r3, #0
 80107d2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80107d4:	f7ff fa7a 	bl	800fccc <HAL_GetTick>
 80107d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d101      	bne.n	80107e4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80107e0:	2301      	movs	r3, #1
 80107e2:	e099      	b.n	8010918 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	2200      	movs	r2, #0
 80107e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	2202      	movs	r2, #2
 80107f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	681a      	ldr	r2, [r3, #0]
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	f022 0201 	bic.w	r2, r2, #1
 8010802:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010804:	e00f      	b.n	8010826 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8010806:	f7ff fa61 	bl	800fccc <HAL_GetTick>
 801080a:	4602      	mov	r2, r0
 801080c:	693b      	ldr	r3, [r7, #16]
 801080e:	1ad3      	subs	r3, r2, r3
 8010810:	2b05      	cmp	r3, #5
 8010812:	d908      	bls.n	8010826 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	2220      	movs	r2, #32
 8010818:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	2203      	movs	r2, #3
 801081e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8010822:	2303      	movs	r3, #3
 8010824:	e078      	b.n	8010918 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	681b      	ldr	r3, [r3, #0]
 801082a:	681b      	ldr	r3, [r3, #0]
 801082c:	f003 0301 	and.w	r3, r3, #1
 8010830:	2b00      	cmp	r3, #0
 8010832:	d1e8      	bne.n	8010806 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 801083c:	697a      	ldr	r2, [r7, #20]
 801083e:	4b38      	ldr	r3, [pc, #224]	; (8010920 <HAL_DMA_Init+0x158>)
 8010840:	4013      	ands	r3, r2
 8010842:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	685a      	ldr	r2, [r3, #4]
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	689b      	ldr	r3, [r3, #8]
 801084c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010852:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	691b      	ldr	r3, [r3, #16]
 8010858:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 801085e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	699b      	ldr	r3, [r3, #24]
 8010864:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 801086a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	6a1b      	ldr	r3, [r3, #32]
 8010870:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8010872:	697a      	ldr	r2, [r7, #20]
 8010874:	4313      	orrs	r3, r2
 8010876:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801087c:	2b04      	cmp	r3, #4
 801087e:	d107      	bne.n	8010890 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010888:	4313      	orrs	r3, r2
 801088a:	697a      	ldr	r2, [r7, #20]
 801088c:	4313      	orrs	r3, r2
 801088e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	697a      	ldr	r2, [r7, #20]
 8010896:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	695b      	ldr	r3, [r3, #20]
 801089e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80108a0:	697b      	ldr	r3, [r7, #20]
 80108a2:	f023 0307 	bic.w	r3, r3, #7
 80108a6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80108ac:	697a      	ldr	r2, [r7, #20]
 80108ae:	4313      	orrs	r3, r2
 80108b0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80108b6:	2b04      	cmp	r3, #4
 80108b8:	d117      	bne.n	80108ea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80108be:	697a      	ldr	r2, [r7, #20]
 80108c0:	4313      	orrs	r3, r2
 80108c2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d00e      	beq.n	80108ea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80108cc:	6878      	ldr	r0, [r7, #4]
 80108ce:	f000 fadf 	bl	8010e90 <DMA_CheckFifoParam>
 80108d2:	4603      	mov	r3, r0
 80108d4:	2b00      	cmp	r3, #0
 80108d6:	d008      	beq.n	80108ea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	2240      	movs	r2, #64	; 0x40
 80108dc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	2201      	movs	r2, #1
 80108e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80108e6:	2301      	movs	r3, #1
 80108e8:	e016      	b.n	8010918 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	697a      	ldr	r2, [r7, #20]
 80108f0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80108f2:	6878      	ldr	r0, [r7, #4]
 80108f4:	f000 fa96 	bl	8010e24 <DMA_CalcBaseAndBitshift>
 80108f8:	4603      	mov	r3, r0
 80108fa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80108fc:	687b      	ldr	r3, [r7, #4]
 80108fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010900:	223f      	movs	r2, #63	; 0x3f
 8010902:	409a      	lsls	r2, r3
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	2200      	movs	r2, #0
 801090c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	2201      	movs	r2, #1
 8010912:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8010916:	2300      	movs	r3, #0
}
 8010918:	4618      	mov	r0, r3
 801091a:	3718      	adds	r7, #24
 801091c:	46bd      	mov	sp, r7
 801091e:	bd80      	pop	{r7, pc}
 8010920:	f010803f 	.word	0xf010803f

08010924 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010924:	b580      	push	{r7, lr}
 8010926:	b086      	sub	sp, #24
 8010928:	af00      	add	r7, sp, #0
 801092a:	60f8      	str	r0, [r7, #12]
 801092c:	60b9      	str	r1, [r7, #8]
 801092e:	607a      	str	r2, [r7, #4]
 8010930:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010932:	2300      	movs	r3, #0
 8010934:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010936:	68fb      	ldr	r3, [r7, #12]
 8010938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801093a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010942:	2b01      	cmp	r3, #1
 8010944:	d101      	bne.n	801094a <HAL_DMA_Start_IT+0x26>
 8010946:	2302      	movs	r3, #2
 8010948:	e040      	b.n	80109cc <HAL_DMA_Start_IT+0xa8>
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	2201      	movs	r2, #1
 801094e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8010952:	68fb      	ldr	r3, [r7, #12]
 8010954:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010958:	b2db      	uxtb	r3, r3
 801095a:	2b01      	cmp	r3, #1
 801095c:	d12f      	bne.n	80109be <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 801095e:	68fb      	ldr	r3, [r7, #12]
 8010960:	2202      	movs	r2, #2
 8010962:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010966:	68fb      	ldr	r3, [r7, #12]
 8010968:	2200      	movs	r2, #0
 801096a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 801096c:	683b      	ldr	r3, [r7, #0]
 801096e:	687a      	ldr	r2, [r7, #4]
 8010970:	68b9      	ldr	r1, [r7, #8]
 8010972:	68f8      	ldr	r0, [r7, #12]
 8010974:	f000 fa28 	bl	8010dc8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801097c:	223f      	movs	r2, #63	; 0x3f
 801097e:	409a      	lsls	r2, r3
 8010980:	693b      	ldr	r3, [r7, #16]
 8010982:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	681a      	ldr	r2, [r3, #0]
 801098a:	68fb      	ldr	r3, [r7, #12]
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	f042 0216 	orr.w	r2, r2, #22
 8010992:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8010994:	68fb      	ldr	r3, [r7, #12]
 8010996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010998:	2b00      	cmp	r3, #0
 801099a:	d007      	beq.n	80109ac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	681b      	ldr	r3, [r3, #0]
 80109a0:	681a      	ldr	r2, [r3, #0]
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	f042 0208 	orr.w	r2, r2, #8
 80109aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	681b      	ldr	r3, [r3, #0]
 80109b0:	681a      	ldr	r2, [r3, #0]
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	681b      	ldr	r3, [r3, #0]
 80109b6:	f042 0201 	orr.w	r2, r2, #1
 80109ba:	601a      	str	r2, [r3, #0]
 80109bc:	e005      	b.n	80109ca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	2200      	movs	r2, #0
 80109c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80109c6:	2302      	movs	r3, #2
 80109c8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80109ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80109cc:	4618      	mov	r0, r3
 80109ce:	3718      	adds	r7, #24
 80109d0:	46bd      	mov	sp, r7
 80109d2:	bd80      	pop	{r7, pc}

080109d4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80109d4:	b580      	push	{r7, lr}
 80109d6:	b084      	sub	sp, #16
 80109d8:	af00      	add	r7, sp, #0
 80109da:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80109e0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80109e2:	f7ff f973 	bl	800fccc <HAL_GetTick>
 80109e6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80109ee:	b2db      	uxtb	r3, r3
 80109f0:	2b02      	cmp	r3, #2
 80109f2:	d008      	beq.n	8010a06 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	2280      	movs	r2, #128	; 0x80
 80109f8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	2200      	movs	r2, #0
 80109fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8010a02:	2301      	movs	r3, #1
 8010a04:	e052      	b.n	8010aac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	681a      	ldr	r2, [r3, #0]
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	681b      	ldr	r3, [r3, #0]
 8010a10:	f022 0216 	bic.w	r2, r2, #22
 8010a14:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	681b      	ldr	r3, [r3, #0]
 8010a1a:	695a      	ldr	r2, [r3, #20]
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010a24:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d103      	bne.n	8010a36 <HAL_DMA_Abort+0x62>
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d007      	beq.n	8010a46 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	681a      	ldr	r2, [r3, #0]
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	681b      	ldr	r3, [r3, #0]
 8010a40:	f022 0208 	bic.w	r2, r2, #8
 8010a44:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	681a      	ldr	r2, [r3, #0]
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	681b      	ldr	r3, [r3, #0]
 8010a50:	f022 0201 	bic.w	r2, r2, #1
 8010a54:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010a56:	e013      	b.n	8010a80 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8010a58:	f7ff f938 	bl	800fccc <HAL_GetTick>
 8010a5c:	4602      	mov	r2, r0
 8010a5e:	68bb      	ldr	r3, [r7, #8]
 8010a60:	1ad3      	subs	r3, r2, r3
 8010a62:	2b05      	cmp	r3, #5
 8010a64:	d90c      	bls.n	8010a80 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	2220      	movs	r2, #32
 8010a6a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	2200      	movs	r2, #0
 8010a70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8010a74:	687b      	ldr	r3, [r7, #4]
 8010a76:	2203      	movs	r2, #3
 8010a78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8010a7c:	2303      	movs	r3, #3
 8010a7e:	e015      	b.n	8010aac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	f003 0301 	and.w	r3, r3, #1
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	d1e4      	bne.n	8010a58 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010a92:	223f      	movs	r2, #63	; 0x3f
 8010a94:	409a      	lsls	r2, r3
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	2200      	movs	r2, #0
 8010a9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	2201      	movs	r2, #1
 8010aa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8010aaa:	2300      	movs	r3, #0
}
 8010aac:	4618      	mov	r0, r3
 8010aae:	3710      	adds	r7, #16
 8010ab0:	46bd      	mov	sp, r7
 8010ab2:	bd80      	pop	{r7, pc}

08010ab4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8010ab4:	b580      	push	{r7, lr}
 8010ab6:	b086      	sub	sp, #24
 8010ab8:	af00      	add	r7, sp, #0
 8010aba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8010abc:	2300      	movs	r3, #0
 8010abe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8010ac0:	4b92      	ldr	r3, [pc, #584]	; (8010d0c <HAL_DMA_IRQHandler+0x258>)
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	4a92      	ldr	r2, [pc, #584]	; (8010d10 <HAL_DMA_IRQHandler+0x25c>)
 8010ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8010aca:	0a9b      	lsrs	r3, r3, #10
 8010acc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010ad2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8010ad4:	693b      	ldr	r3, [r7, #16]
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010ade:	2208      	movs	r2, #8
 8010ae0:	409a      	lsls	r2, r3
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	4013      	ands	r3, r2
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d01a      	beq.n	8010b20 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	f003 0304 	and.w	r3, r3, #4
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d013      	beq.n	8010b20 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	681b      	ldr	r3, [r3, #0]
 8010afc:	681a      	ldr	r2, [r3, #0]
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	681b      	ldr	r3, [r3, #0]
 8010b02:	f022 0204 	bic.w	r2, r2, #4
 8010b06:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010b0c:	2208      	movs	r2, #8
 8010b0e:	409a      	lsls	r2, r3
 8010b10:	693b      	ldr	r3, [r7, #16]
 8010b12:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b18:	f043 0201 	orr.w	r2, r3, #1
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010b24:	2201      	movs	r2, #1
 8010b26:	409a      	lsls	r2, r3
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	4013      	ands	r3, r2
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d012      	beq.n	8010b56 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	695b      	ldr	r3, [r3, #20]
 8010b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d00b      	beq.n	8010b56 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010b42:	2201      	movs	r2, #1
 8010b44:	409a      	lsls	r2, r3
 8010b46:	693b      	ldr	r3, [r7, #16]
 8010b48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b4e:	f043 0202 	orr.w	r2, r3, #2
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010b5a:	2204      	movs	r2, #4
 8010b5c:	409a      	lsls	r2, r3
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	4013      	ands	r3, r2
 8010b62:	2b00      	cmp	r3, #0
 8010b64:	d012      	beq.n	8010b8c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	f003 0302 	and.w	r3, r3, #2
 8010b70:	2b00      	cmp	r3, #0
 8010b72:	d00b      	beq.n	8010b8c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010b78:	2204      	movs	r2, #4
 8010b7a:	409a      	lsls	r2, r3
 8010b7c:	693b      	ldr	r3, [r7, #16]
 8010b7e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b84:	f043 0204 	orr.w	r2, r3, #4
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010b90:	2210      	movs	r2, #16
 8010b92:	409a      	lsls	r2, r3
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	4013      	ands	r3, r2
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d043      	beq.n	8010c24 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	681b      	ldr	r3, [r3, #0]
 8010ba2:	f003 0308 	and.w	r3, r3, #8
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d03c      	beq.n	8010c24 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010bae:	2210      	movs	r2, #16
 8010bb0:	409a      	lsls	r2, r3
 8010bb2:	693b      	ldr	r3, [r7, #16]
 8010bb4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d018      	beq.n	8010bf6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	681b      	ldr	r3, [r3, #0]
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d108      	bne.n	8010be4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d024      	beq.n	8010c24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bde:	6878      	ldr	r0, [r7, #4]
 8010be0:	4798      	blx	r3
 8010be2:	e01f      	b.n	8010c24 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d01b      	beq.n	8010c24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010bf0:	6878      	ldr	r0, [r7, #4]
 8010bf2:	4798      	blx	r3
 8010bf4:	e016      	b.n	8010c24 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	681b      	ldr	r3, [r3, #0]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d107      	bne.n	8010c14 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	681b      	ldr	r3, [r3, #0]
 8010c08:	681a      	ldr	r2, [r3, #0]
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	f022 0208 	bic.w	r2, r2, #8
 8010c12:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	d003      	beq.n	8010c24 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c20:	6878      	ldr	r0, [r7, #4]
 8010c22:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010c28:	2220      	movs	r2, #32
 8010c2a:	409a      	lsls	r2, r3
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	4013      	ands	r3, r2
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	f000 808e 	beq.w	8010d52 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	f003 0310 	and.w	r3, r3, #16
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	f000 8086 	beq.w	8010d52 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010c4a:	2220      	movs	r2, #32
 8010c4c:	409a      	lsls	r2, r3
 8010c4e:	693b      	ldr	r3, [r7, #16]
 8010c50:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8010c58:	b2db      	uxtb	r3, r3
 8010c5a:	2b05      	cmp	r3, #5
 8010c5c:	d136      	bne.n	8010ccc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	681a      	ldr	r2, [r3, #0]
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	f022 0216 	bic.w	r2, r2, #22
 8010c6c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	695a      	ldr	r2, [r3, #20]
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	681b      	ldr	r3, [r3, #0]
 8010c78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010c7c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010c82:	2b00      	cmp	r3, #0
 8010c84:	d103      	bne.n	8010c8e <HAL_DMA_IRQHandler+0x1da>
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d007      	beq.n	8010c9e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	681b      	ldr	r3, [r3, #0]
 8010c92:	681a      	ldr	r2, [r3, #0]
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	f022 0208 	bic.w	r2, r2, #8
 8010c9c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010ca2:	223f      	movs	r2, #63	; 0x3f
 8010ca4:	409a      	lsls	r2, r3
 8010ca6:	693b      	ldr	r3, [r7, #16]
 8010ca8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	2200      	movs	r2, #0
 8010cae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	2201      	movs	r2, #1
 8010cb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d07d      	beq.n	8010dbe <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010cc6:	6878      	ldr	r0, [r7, #4]
 8010cc8:	4798      	blx	r3
        }
        return;
 8010cca:	e078      	b.n	8010dbe <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d01c      	beq.n	8010d14 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d108      	bne.n	8010cfa <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d030      	beq.n	8010d52 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010cf4:	6878      	ldr	r0, [r7, #4]
 8010cf6:	4798      	blx	r3
 8010cf8:	e02b      	b.n	8010d52 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	d027      	beq.n	8010d52 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010d06:	6878      	ldr	r0, [r7, #4]
 8010d08:	4798      	blx	r3
 8010d0a:	e022      	b.n	8010d52 <HAL_DMA_IRQHandler+0x29e>
 8010d0c:	2000001c 	.word	0x2000001c
 8010d10:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	681b      	ldr	r3, [r3, #0]
 8010d18:	681b      	ldr	r3, [r3, #0]
 8010d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d10f      	bne.n	8010d42 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	681a      	ldr	r2, [r3, #0]
 8010d28:	687b      	ldr	r3, [r7, #4]
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	f022 0210 	bic.w	r2, r2, #16
 8010d30:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8010d32:	687b      	ldr	r3, [r7, #4]
 8010d34:	2200      	movs	r2, #0
 8010d36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	2201      	movs	r2, #1
 8010d3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d003      	beq.n	8010d52 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010d4e:	6878      	ldr	r0, [r7, #4]
 8010d50:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d032      	beq.n	8010dc0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d5e:	f003 0301 	and.w	r3, r3, #1
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d022      	beq.n	8010dac <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	2205      	movs	r2, #5
 8010d6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	681b      	ldr	r3, [r3, #0]
 8010d72:	681a      	ldr	r2, [r3, #0]
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	f022 0201 	bic.w	r2, r2, #1
 8010d7c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8010d7e:	68bb      	ldr	r3, [r7, #8]
 8010d80:	3301      	adds	r3, #1
 8010d82:	60bb      	str	r3, [r7, #8]
 8010d84:	697a      	ldr	r2, [r7, #20]
 8010d86:	429a      	cmp	r2, r3
 8010d88:	d307      	bcc.n	8010d9a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	f003 0301 	and.w	r3, r3, #1
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d1f2      	bne.n	8010d7e <HAL_DMA_IRQHandler+0x2ca>
 8010d98:	e000      	b.n	8010d9c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8010d9a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	2200      	movs	r2, #0
 8010da0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	2201      	movs	r2, #1
 8010da8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010db0:	2b00      	cmp	r3, #0
 8010db2:	d005      	beq.n	8010dc0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010db8:	6878      	ldr	r0, [r7, #4]
 8010dba:	4798      	blx	r3
 8010dbc:	e000      	b.n	8010dc0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8010dbe:	bf00      	nop
    }
  }
}
 8010dc0:	3718      	adds	r7, #24
 8010dc2:	46bd      	mov	sp, r7
 8010dc4:	bd80      	pop	{r7, pc}
 8010dc6:	bf00      	nop

08010dc8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010dc8:	b480      	push	{r7}
 8010dca:	b085      	sub	sp, #20
 8010dcc:	af00      	add	r7, sp, #0
 8010dce:	60f8      	str	r0, [r7, #12]
 8010dd0:	60b9      	str	r1, [r7, #8]
 8010dd2:	607a      	str	r2, [r7, #4]
 8010dd4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8010dd6:	68fb      	ldr	r3, [r7, #12]
 8010dd8:	681b      	ldr	r3, [r3, #0]
 8010dda:	681a      	ldr	r2, [r3, #0]
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	681b      	ldr	r3, [r3, #0]
 8010de0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8010de4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	683a      	ldr	r2, [r7, #0]
 8010dec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8010dee:	68fb      	ldr	r3, [r7, #12]
 8010df0:	689b      	ldr	r3, [r3, #8]
 8010df2:	2b40      	cmp	r3, #64	; 0x40
 8010df4:	d108      	bne.n	8010e08 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8010df6:	68fb      	ldr	r3, [r7, #12]
 8010df8:	681b      	ldr	r3, [r3, #0]
 8010dfa:	687a      	ldr	r2, [r7, #4]
 8010dfc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8010dfe:	68fb      	ldr	r3, [r7, #12]
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	68ba      	ldr	r2, [r7, #8]
 8010e04:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8010e06:	e007      	b.n	8010e18 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	68ba      	ldr	r2, [r7, #8]
 8010e0e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8010e10:	68fb      	ldr	r3, [r7, #12]
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	687a      	ldr	r2, [r7, #4]
 8010e16:	60da      	str	r2, [r3, #12]
}
 8010e18:	bf00      	nop
 8010e1a:	3714      	adds	r7, #20
 8010e1c:	46bd      	mov	sp, r7
 8010e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e22:	4770      	bx	lr

08010e24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8010e24:	b480      	push	{r7}
 8010e26:	b085      	sub	sp, #20
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	681b      	ldr	r3, [r3, #0]
 8010e30:	b2db      	uxtb	r3, r3
 8010e32:	3b10      	subs	r3, #16
 8010e34:	4a14      	ldr	r2, [pc, #80]	; (8010e88 <DMA_CalcBaseAndBitshift+0x64>)
 8010e36:	fba2 2303 	umull	r2, r3, r2, r3
 8010e3a:	091b      	lsrs	r3, r3, #4
 8010e3c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8010e3e:	4a13      	ldr	r2, [pc, #76]	; (8010e8c <DMA_CalcBaseAndBitshift+0x68>)
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	4413      	add	r3, r2
 8010e44:	781b      	ldrb	r3, [r3, #0]
 8010e46:	461a      	mov	r2, r3
 8010e48:	687b      	ldr	r3, [r7, #4]
 8010e4a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	2b03      	cmp	r3, #3
 8010e50:	d909      	bls.n	8010e66 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8010e5a:	f023 0303 	bic.w	r3, r3, #3
 8010e5e:	1d1a      	adds	r2, r3, #4
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	659a      	str	r2, [r3, #88]	; 0x58
 8010e64:	e007      	b.n	8010e76 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8010e6e:	f023 0303 	bic.w	r3, r3, #3
 8010e72:	687a      	ldr	r2, [r7, #4]
 8010e74:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8010e7a:	4618      	mov	r0, r3
 8010e7c:	3714      	adds	r7, #20
 8010e7e:	46bd      	mov	sp, r7
 8010e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e84:	4770      	bx	lr
 8010e86:	bf00      	nop
 8010e88:	aaaaaaab 	.word	0xaaaaaaab
 8010e8c:	0801a048 	.word	0x0801a048

08010e90 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8010e90:	b480      	push	{r7}
 8010e92:	b085      	sub	sp, #20
 8010e94:	af00      	add	r7, sp, #0
 8010e96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010e98:	2300      	movs	r3, #0
 8010e9a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010ea0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	699b      	ldr	r3, [r3, #24]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d11f      	bne.n	8010eea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8010eaa:	68bb      	ldr	r3, [r7, #8]
 8010eac:	2b03      	cmp	r3, #3
 8010eae:	d855      	bhi.n	8010f5c <DMA_CheckFifoParam+0xcc>
 8010eb0:	a201      	add	r2, pc, #4	; (adr r2, 8010eb8 <DMA_CheckFifoParam+0x28>)
 8010eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010eb6:	bf00      	nop
 8010eb8:	08010ec9 	.word	0x08010ec9
 8010ebc:	08010edb 	.word	0x08010edb
 8010ec0:	08010ec9 	.word	0x08010ec9
 8010ec4:	08010f5d 	.word	0x08010f5d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ecc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d045      	beq.n	8010f60 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8010ed4:	2301      	movs	r3, #1
 8010ed6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010ed8:	e042      	b.n	8010f60 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ede:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8010ee2:	d13f      	bne.n	8010f64 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8010ee4:	2301      	movs	r3, #1
 8010ee6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010ee8:	e03c      	b.n	8010f64 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	699b      	ldr	r3, [r3, #24]
 8010eee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8010ef2:	d121      	bne.n	8010f38 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8010ef4:	68bb      	ldr	r3, [r7, #8]
 8010ef6:	2b03      	cmp	r3, #3
 8010ef8:	d836      	bhi.n	8010f68 <DMA_CheckFifoParam+0xd8>
 8010efa:	a201      	add	r2, pc, #4	; (adr r2, 8010f00 <DMA_CheckFifoParam+0x70>)
 8010efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f00:	08010f11 	.word	0x08010f11
 8010f04:	08010f17 	.word	0x08010f17
 8010f08:	08010f11 	.word	0x08010f11
 8010f0c:	08010f29 	.word	0x08010f29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8010f10:	2301      	movs	r3, #1
 8010f12:	73fb      	strb	r3, [r7, #15]
      break;
 8010f14:	e02f      	b.n	8010f76 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d024      	beq.n	8010f6c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8010f22:	2301      	movs	r3, #1
 8010f24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8010f26:	e021      	b.n	8010f6c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f2c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8010f30:	d11e      	bne.n	8010f70 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8010f32:	2301      	movs	r3, #1
 8010f34:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8010f36:	e01b      	b.n	8010f70 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8010f38:	68bb      	ldr	r3, [r7, #8]
 8010f3a:	2b02      	cmp	r3, #2
 8010f3c:	d902      	bls.n	8010f44 <DMA_CheckFifoParam+0xb4>
 8010f3e:	2b03      	cmp	r3, #3
 8010f40:	d003      	beq.n	8010f4a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8010f42:	e018      	b.n	8010f76 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8010f44:	2301      	movs	r3, #1
 8010f46:	73fb      	strb	r3, [r7, #15]
      break;
 8010f48:	e015      	b.n	8010f76 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d00e      	beq.n	8010f74 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8010f56:	2301      	movs	r3, #1
 8010f58:	73fb      	strb	r3, [r7, #15]
      break;
 8010f5a:	e00b      	b.n	8010f74 <DMA_CheckFifoParam+0xe4>
      break;
 8010f5c:	bf00      	nop
 8010f5e:	e00a      	b.n	8010f76 <DMA_CheckFifoParam+0xe6>
      break;
 8010f60:	bf00      	nop
 8010f62:	e008      	b.n	8010f76 <DMA_CheckFifoParam+0xe6>
      break;
 8010f64:	bf00      	nop
 8010f66:	e006      	b.n	8010f76 <DMA_CheckFifoParam+0xe6>
      break;
 8010f68:	bf00      	nop
 8010f6a:	e004      	b.n	8010f76 <DMA_CheckFifoParam+0xe6>
      break;
 8010f6c:	bf00      	nop
 8010f6e:	e002      	b.n	8010f76 <DMA_CheckFifoParam+0xe6>
      break;   
 8010f70:	bf00      	nop
 8010f72:	e000      	b.n	8010f76 <DMA_CheckFifoParam+0xe6>
      break;
 8010f74:	bf00      	nop
    }
  } 
  
  return status; 
 8010f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f78:	4618      	mov	r0, r3
 8010f7a:	3714      	adds	r7, #20
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f82:	4770      	bx	lr

08010f84 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8010f84:	b480      	push	{r7}
 8010f86:	b083      	sub	sp, #12
 8010f88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8010f8e:	4b0b      	ldr	r3, [pc, #44]	; (8010fbc <HAL_FLASH_Unlock+0x38>)
 8010f90:	691b      	ldr	r3, [r3, #16]
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	da0b      	bge.n	8010fae <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8010f96:	4b09      	ldr	r3, [pc, #36]	; (8010fbc <HAL_FLASH_Unlock+0x38>)
 8010f98:	4a09      	ldr	r2, [pc, #36]	; (8010fc0 <HAL_FLASH_Unlock+0x3c>)
 8010f9a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8010f9c:	4b07      	ldr	r3, [pc, #28]	; (8010fbc <HAL_FLASH_Unlock+0x38>)
 8010f9e:	4a09      	ldr	r2, [pc, #36]	; (8010fc4 <HAL_FLASH_Unlock+0x40>)
 8010fa0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8010fa2:	4b06      	ldr	r3, [pc, #24]	; (8010fbc <HAL_FLASH_Unlock+0x38>)
 8010fa4:	691b      	ldr	r3, [r3, #16]
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	da01      	bge.n	8010fae <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8010faa:	2301      	movs	r3, #1
 8010fac:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8010fae:	79fb      	ldrb	r3, [r7, #7]
}
 8010fb0:	4618      	mov	r0, r3
 8010fb2:	370c      	adds	r7, #12
 8010fb4:	46bd      	mov	sp, r7
 8010fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fba:	4770      	bx	lr
 8010fbc:	40023c00 	.word	0x40023c00
 8010fc0:	45670123 	.word	0x45670123
 8010fc4:	cdef89ab 	.word	0xcdef89ab

08010fc8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8010fc8:	b480      	push	{r7}
 8010fca:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8010fcc:	4b05      	ldr	r3, [pc, #20]	; (8010fe4 <HAL_FLASH_Lock+0x1c>)
 8010fce:	691b      	ldr	r3, [r3, #16]
 8010fd0:	4a04      	ldr	r2, [pc, #16]	; (8010fe4 <HAL_FLASH_Lock+0x1c>)
 8010fd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8010fd6:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8010fd8:	2300      	movs	r3, #0
}
 8010fda:	4618      	mov	r0, r3
 8010fdc:	46bd      	mov	sp, r7
 8010fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fe2:	4770      	bx	lr
 8010fe4:	40023c00 	.word	0x40023c00

08010fe8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8010fe8:	b580      	push	{r7, lr}
 8010fea:	b084      	sub	sp, #16
 8010fec:	af00      	add	r7, sp, #0
 8010fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8010ff0:	2300      	movs	r3, #0
 8010ff2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8010ff4:	4b1a      	ldr	r3, [pc, #104]	; (8011060 <FLASH_WaitForLastOperation+0x78>)
 8010ff6:	2200      	movs	r2, #0
 8010ff8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8010ffa:	f7fe fe67 	bl	800fccc <HAL_GetTick>
 8010ffe:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8011000:	e010      	b.n	8011024 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011008:	d00c      	beq.n	8011024 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	2b00      	cmp	r3, #0
 801100e:	d007      	beq.n	8011020 <FLASH_WaitForLastOperation+0x38>
 8011010:	f7fe fe5c 	bl	800fccc <HAL_GetTick>
 8011014:	4602      	mov	r2, r0
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	1ad3      	subs	r3, r2, r3
 801101a:	687a      	ldr	r2, [r7, #4]
 801101c:	429a      	cmp	r2, r3
 801101e:	d201      	bcs.n	8011024 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8011020:	2303      	movs	r3, #3
 8011022:	e019      	b.n	8011058 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8011024:	4b0f      	ldr	r3, [pc, #60]	; (8011064 <FLASH_WaitForLastOperation+0x7c>)
 8011026:	68db      	ldr	r3, [r3, #12]
 8011028:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801102c:	2b00      	cmp	r3, #0
 801102e:	d1e8      	bne.n	8011002 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8011030:	4b0c      	ldr	r3, [pc, #48]	; (8011064 <FLASH_WaitForLastOperation+0x7c>)
 8011032:	68db      	ldr	r3, [r3, #12]
 8011034:	f003 0301 	and.w	r3, r3, #1
 8011038:	2b00      	cmp	r3, #0
 801103a:	d002      	beq.n	8011042 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 801103c:	4b09      	ldr	r3, [pc, #36]	; (8011064 <FLASH_WaitForLastOperation+0x7c>)
 801103e:	2201      	movs	r2, #1
 8011040:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8011042:	4b08      	ldr	r3, [pc, #32]	; (8011064 <FLASH_WaitForLastOperation+0x7c>)
 8011044:	68db      	ldr	r3, [r3, #12]
 8011046:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 801104a:	2b00      	cmp	r3, #0
 801104c:	d003      	beq.n	8011056 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 801104e:	f000 f80b 	bl	8011068 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8011052:	2301      	movs	r3, #1
 8011054:	e000      	b.n	8011058 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8011056:	2300      	movs	r3, #0
  
}  
 8011058:	4618      	mov	r0, r3
 801105a:	3710      	adds	r7, #16
 801105c:	46bd      	mov	sp, r7
 801105e:	bd80      	pop	{r7, pc}
 8011060:	20000a10 	.word	0x20000a10
 8011064:	40023c00 	.word	0x40023c00

08011068 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8011068:	b480      	push	{r7}
 801106a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 801106c:	4b27      	ldr	r3, [pc, #156]	; (801110c <FLASH_SetErrorCode+0xa4>)
 801106e:	68db      	ldr	r3, [r3, #12]
 8011070:	f003 0310 	and.w	r3, r3, #16
 8011074:	2b00      	cmp	r3, #0
 8011076:	d008      	beq.n	801108a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8011078:	4b25      	ldr	r3, [pc, #148]	; (8011110 <FLASH_SetErrorCode+0xa8>)
 801107a:	69db      	ldr	r3, [r3, #28]
 801107c:	f043 0310 	orr.w	r3, r3, #16
 8011080:	4a23      	ldr	r2, [pc, #140]	; (8011110 <FLASH_SetErrorCode+0xa8>)
 8011082:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8011084:	4b21      	ldr	r3, [pc, #132]	; (801110c <FLASH_SetErrorCode+0xa4>)
 8011086:	2210      	movs	r2, #16
 8011088:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 801108a:	4b20      	ldr	r3, [pc, #128]	; (801110c <FLASH_SetErrorCode+0xa4>)
 801108c:	68db      	ldr	r3, [r3, #12]
 801108e:	f003 0320 	and.w	r3, r3, #32
 8011092:	2b00      	cmp	r3, #0
 8011094:	d008      	beq.n	80110a8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8011096:	4b1e      	ldr	r3, [pc, #120]	; (8011110 <FLASH_SetErrorCode+0xa8>)
 8011098:	69db      	ldr	r3, [r3, #28]
 801109a:	f043 0308 	orr.w	r3, r3, #8
 801109e:	4a1c      	ldr	r2, [pc, #112]	; (8011110 <FLASH_SetErrorCode+0xa8>)
 80110a0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80110a2:	4b1a      	ldr	r3, [pc, #104]	; (801110c <FLASH_SetErrorCode+0xa4>)
 80110a4:	2220      	movs	r2, #32
 80110a6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80110a8:	4b18      	ldr	r3, [pc, #96]	; (801110c <FLASH_SetErrorCode+0xa4>)
 80110aa:	68db      	ldr	r3, [r3, #12]
 80110ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d008      	beq.n	80110c6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80110b4:	4b16      	ldr	r3, [pc, #88]	; (8011110 <FLASH_SetErrorCode+0xa8>)
 80110b6:	69db      	ldr	r3, [r3, #28]
 80110b8:	f043 0304 	orr.w	r3, r3, #4
 80110bc:	4a14      	ldr	r2, [pc, #80]	; (8011110 <FLASH_SetErrorCode+0xa8>)
 80110be:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80110c0:	4b12      	ldr	r3, [pc, #72]	; (801110c <FLASH_SetErrorCode+0xa4>)
 80110c2:	2240      	movs	r2, #64	; 0x40
 80110c4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80110c6:	4b11      	ldr	r3, [pc, #68]	; (801110c <FLASH_SetErrorCode+0xa4>)
 80110c8:	68db      	ldr	r3, [r3, #12]
 80110ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d008      	beq.n	80110e4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80110d2:	4b0f      	ldr	r3, [pc, #60]	; (8011110 <FLASH_SetErrorCode+0xa8>)
 80110d4:	69db      	ldr	r3, [r3, #28]
 80110d6:	f043 0302 	orr.w	r3, r3, #2
 80110da:	4a0d      	ldr	r2, [pc, #52]	; (8011110 <FLASH_SetErrorCode+0xa8>)
 80110dc:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80110de:	4b0b      	ldr	r3, [pc, #44]	; (801110c <FLASH_SetErrorCode+0xa4>)
 80110e0:	2280      	movs	r2, #128	; 0x80
 80110e2:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80110e4:	4b09      	ldr	r3, [pc, #36]	; (801110c <FLASH_SetErrorCode+0xa4>)
 80110e6:	68db      	ldr	r3, [r3, #12]
 80110e8:	f003 0302 	and.w	r3, r3, #2
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d008      	beq.n	8011102 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80110f0:	4b07      	ldr	r3, [pc, #28]	; (8011110 <FLASH_SetErrorCode+0xa8>)
 80110f2:	69db      	ldr	r3, [r3, #28]
 80110f4:	f043 0320 	orr.w	r3, r3, #32
 80110f8:	4a05      	ldr	r2, [pc, #20]	; (8011110 <FLASH_SetErrorCode+0xa8>)
 80110fa:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80110fc:	4b03      	ldr	r3, [pc, #12]	; (801110c <FLASH_SetErrorCode+0xa4>)
 80110fe:	2202      	movs	r2, #2
 8011100:	60da      	str	r2, [r3, #12]
  }
}
 8011102:	bf00      	nop
 8011104:	46bd      	mov	sp, r7
 8011106:	f85d 7b04 	ldr.w	r7, [sp], #4
 801110a:	4770      	bx	lr
 801110c:	40023c00 	.word	0x40023c00
 8011110:	20000a10 	.word	0x20000a10

08011114 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8011114:	b580      	push	{r7, lr}
 8011116:	b084      	sub	sp, #16
 8011118:	af00      	add	r7, sp, #0
 801111a:	6078      	str	r0, [r7, #4]
 801111c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 801111e:	2301      	movs	r3, #1
 8011120:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8011122:	2300      	movs	r3, #0
 8011124:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8011126:	4b31      	ldr	r3, [pc, #196]	; (80111ec <HAL_FLASHEx_Erase+0xd8>)
 8011128:	7e1b      	ldrb	r3, [r3, #24]
 801112a:	2b01      	cmp	r3, #1
 801112c:	d101      	bne.n	8011132 <HAL_FLASHEx_Erase+0x1e>
 801112e:	2302      	movs	r3, #2
 8011130:	e058      	b.n	80111e4 <HAL_FLASHEx_Erase+0xd0>
 8011132:	4b2e      	ldr	r3, [pc, #184]	; (80111ec <HAL_FLASHEx_Erase+0xd8>)
 8011134:	2201      	movs	r2, #1
 8011136:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8011138:	f24c 3050 	movw	r0, #50000	; 0xc350
 801113c:	f7ff ff54 	bl	8010fe8 <FLASH_WaitForLastOperation>
 8011140:	4603      	mov	r3, r0
 8011142:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8011144:	7bfb      	ldrb	r3, [r7, #15]
 8011146:	2b00      	cmp	r3, #0
 8011148:	d148      	bne.n	80111dc <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 801114a:	683b      	ldr	r3, [r7, #0]
 801114c:	f04f 32ff 	mov.w	r2, #4294967295
 8011150:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	2b01      	cmp	r3, #1
 8011158:	d115      	bne.n	8011186 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	691b      	ldr	r3, [r3, #16]
 801115e:	b2da      	uxtb	r2, r3
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	685b      	ldr	r3, [r3, #4]
 8011164:	4619      	mov	r1, r3
 8011166:	4610      	mov	r0, r2
 8011168:	f000 f844 	bl	80111f4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801116c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8011170:	f7ff ff3a 	bl	8010fe8 <FLASH_WaitForLastOperation>
 8011174:	4603      	mov	r3, r0
 8011176:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8011178:	4b1d      	ldr	r3, [pc, #116]	; (80111f0 <HAL_FLASHEx_Erase+0xdc>)
 801117a:	691b      	ldr	r3, [r3, #16]
 801117c:	4a1c      	ldr	r2, [pc, #112]	; (80111f0 <HAL_FLASHEx_Erase+0xdc>)
 801117e:	f023 0304 	bic.w	r3, r3, #4
 8011182:	6113      	str	r3, [r2, #16]
 8011184:	e028      	b.n	80111d8 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	689b      	ldr	r3, [r3, #8]
 801118a:	60bb      	str	r3, [r7, #8]
 801118c:	e01c      	b.n	80111c8 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	691b      	ldr	r3, [r3, #16]
 8011192:	b2db      	uxtb	r3, r3
 8011194:	4619      	mov	r1, r3
 8011196:	68b8      	ldr	r0, [r7, #8]
 8011198:	f000 f850 	bl	801123c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 801119c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80111a0:	f7ff ff22 	bl	8010fe8 <FLASH_WaitForLastOperation>
 80111a4:	4603      	mov	r3, r0
 80111a6:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80111a8:	4b11      	ldr	r3, [pc, #68]	; (80111f0 <HAL_FLASHEx_Erase+0xdc>)
 80111aa:	691b      	ldr	r3, [r3, #16]
 80111ac:	4a10      	ldr	r2, [pc, #64]	; (80111f0 <HAL_FLASHEx_Erase+0xdc>)
 80111ae:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80111b2:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80111b4:	7bfb      	ldrb	r3, [r7, #15]
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d003      	beq.n	80111c2 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80111ba:	683b      	ldr	r3, [r7, #0]
 80111bc:	68ba      	ldr	r2, [r7, #8]
 80111be:	601a      	str	r2, [r3, #0]
          break;
 80111c0:	e00a      	b.n	80111d8 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80111c2:	68bb      	ldr	r3, [r7, #8]
 80111c4:	3301      	adds	r3, #1
 80111c6:	60bb      	str	r3, [r7, #8]
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	68da      	ldr	r2, [r3, #12]
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	689b      	ldr	r3, [r3, #8]
 80111d0:	4413      	add	r3, r2
 80111d2:	68ba      	ldr	r2, [r7, #8]
 80111d4:	429a      	cmp	r2, r3
 80111d6:	d3da      	bcc.n	801118e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 80111d8:	f000 f878 	bl	80112cc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80111dc:	4b03      	ldr	r3, [pc, #12]	; (80111ec <HAL_FLASHEx_Erase+0xd8>)
 80111de:	2200      	movs	r2, #0
 80111e0:	761a      	strb	r2, [r3, #24]

  return status;
 80111e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80111e4:	4618      	mov	r0, r3
 80111e6:	3710      	adds	r7, #16
 80111e8:	46bd      	mov	sp, r7
 80111ea:	bd80      	pop	{r7, pc}
 80111ec:	20000a10 	.word	0x20000a10
 80111f0:	40023c00 	.word	0x40023c00

080111f4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80111f4:	b480      	push	{r7}
 80111f6:	b083      	sub	sp, #12
 80111f8:	af00      	add	r7, sp, #0
 80111fa:	4603      	mov	r3, r0
 80111fc:	6039      	str	r1, [r7, #0]
 80111fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8011200:	4b0d      	ldr	r3, [pc, #52]	; (8011238 <FLASH_MassErase+0x44>)
 8011202:	691b      	ldr	r3, [r3, #16]
 8011204:	4a0c      	ldr	r2, [pc, #48]	; (8011238 <FLASH_MassErase+0x44>)
 8011206:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801120a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 801120c:	4b0a      	ldr	r3, [pc, #40]	; (8011238 <FLASH_MassErase+0x44>)
 801120e:	691b      	ldr	r3, [r3, #16]
 8011210:	4a09      	ldr	r2, [pc, #36]	; (8011238 <FLASH_MassErase+0x44>)
 8011212:	f043 0304 	orr.w	r3, r3, #4
 8011216:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8011218:	4b07      	ldr	r3, [pc, #28]	; (8011238 <FLASH_MassErase+0x44>)
 801121a:	691a      	ldr	r2, [r3, #16]
 801121c:	79fb      	ldrb	r3, [r7, #7]
 801121e:	021b      	lsls	r3, r3, #8
 8011220:	4313      	orrs	r3, r2
 8011222:	4a05      	ldr	r2, [pc, #20]	; (8011238 <FLASH_MassErase+0x44>)
 8011224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011228:	6113      	str	r3, [r2, #16]
}
 801122a:	bf00      	nop
 801122c:	370c      	adds	r7, #12
 801122e:	46bd      	mov	sp, r7
 8011230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011234:	4770      	bx	lr
 8011236:	bf00      	nop
 8011238:	40023c00 	.word	0x40023c00

0801123c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 801123c:	b480      	push	{r7}
 801123e:	b085      	sub	sp, #20
 8011240:	af00      	add	r7, sp, #0
 8011242:	6078      	str	r0, [r7, #4]
 8011244:	460b      	mov	r3, r1
 8011246:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8011248:	2300      	movs	r3, #0
 801124a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 801124c:	78fb      	ldrb	r3, [r7, #3]
 801124e:	2b00      	cmp	r3, #0
 8011250:	d102      	bne.n	8011258 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8011252:	2300      	movs	r3, #0
 8011254:	60fb      	str	r3, [r7, #12]
 8011256:	e010      	b.n	801127a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8011258:	78fb      	ldrb	r3, [r7, #3]
 801125a:	2b01      	cmp	r3, #1
 801125c:	d103      	bne.n	8011266 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 801125e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011262:	60fb      	str	r3, [r7, #12]
 8011264:	e009      	b.n	801127a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8011266:	78fb      	ldrb	r3, [r7, #3]
 8011268:	2b02      	cmp	r3, #2
 801126a:	d103      	bne.n	8011274 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 801126c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011270:	60fb      	str	r3, [r7, #12]
 8011272:	e002      	b.n	801127a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8011274:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011278:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 801127a:	4b13      	ldr	r3, [pc, #76]	; (80112c8 <FLASH_Erase_Sector+0x8c>)
 801127c:	691b      	ldr	r3, [r3, #16]
 801127e:	4a12      	ldr	r2, [pc, #72]	; (80112c8 <FLASH_Erase_Sector+0x8c>)
 8011280:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011284:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8011286:	4b10      	ldr	r3, [pc, #64]	; (80112c8 <FLASH_Erase_Sector+0x8c>)
 8011288:	691a      	ldr	r2, [r3, #16]
 801128a:	490f      	ldr	r1, [pc, #60]	; (80112c8 <FLASH_Erase_Sector+0x8c>)
 801128c:	68fb      	ldr	r3, [r7, #12]
 801128e:	4313      	orrs	r3, r2
 8011290:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8011292:	4b0d      	ldr	r3, [pc, #52]	; (80112c8 <FLASH_Erase_Sector+0x8c>)
 8011294:	691b      	ldr	r3, [r3, #16]
 8011296:	4a0c      	ldr	r2, [pc, #48]	; (80112c8 <FLASH_Erase_Sector+0x8c>)
 8011298:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 801129c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 801129e:	4b0a      	ldr	r3, [pc, #40]	; (80112c8 <FLASH_Erase_Sector+0x8c>)
 80112a0:	691a      	ldr	r2, [r3, #16]
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	00db      	lsls	r3, r3, #3
 80112a6:	4313      	orrs	r3, r2
 80112a8:	4a07      	ldr	r2, [pc, #28]	; (80112c8 <FLASH_Erase_Sector+0x8c>)
 80112aa:	f043 0302 	orr.w	r3, r3, #2
 80112ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80112b0:	4b05      	ldr	r3, [pc, #20]	; (80112c8 <FLASH_Erase_Sector+0x8c>)
 80112b2:	691b      	ldr	r3, [r3, #16]
 80112b4:	4a04      	ldr	r2, [pc, #16]	; (80112c8 <FLASH_Erase_Sector+0x8c>)
 80112b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80112ba:	6113      	str	r3, [r2, #16]
}
 80112bc:	bf00      	nop
 80112be:	3714      	adds	r7, #20
 80112c0:	46bd      	mov	sp, r7
 80112c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112c6:	4770      	bx	lr
 80112c8:	40023c00 	.word	0x40023c00

080112cc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80112cc:	b480      	push	{r7}
 80112ce:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80112d0:	4b20      	ldr	r3, [pc, #128]	; (8011354 <FLASH_FlushCaches+0x88>)
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d017      	beq.n	801130c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80112dc:	4b1d      	ldr	r3, [pc, #116]	; (8011354 <FLASH_FlushCaches+0x88>)
 80112de:	681b      	ldr	r3, [r3, #0]
 80112e0:	4a1c      	ldr	r2, [pc, #112]	; (8011354 <FLASH_FlushCaches+0x88>)
 80112e2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80112e6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80112e8:	4b1a      	ldr	r3, [pc, #104]	; (8011354 <FLASH_FlushCaches+0x88>)
 80112ea:	681b      	ldr	r3, [r3, #0]
 80112ec:	4a19      	ldr	r2, [pc, #100]	; (8011354 <FLASH_FlushCaches+0x88>)
 80112ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80112f2:	6013      	str	r3, [r2, #0]
 80112f4:	4b17      	ldr	r3, [pc, #92]	; (8011354 <FLASH_FlushCaches+0x88>)
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	4a16      	ldr	r2, [pc, #88]	; (8011354 <FLASH_FlushCaches+0x88>)
 80112fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80112fe:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8011300:	4b14      	ldr	r3, [pc, #80]	; (8011354 <FLASH_FlushCaches+0x88>)
 8011302:	681b      	ldr	r3, [r3, #0]
 8011304:	4a13      	ldr	r2, [pc, #76]	; (8011354 <FLASH_FlushCaches+0x88>)
 8011306:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801130a:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 801130c:	4b11      	ldr	r3, [pc, #68]	; (8011354 <FLASH_FlushCaches+0x88>)
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011314:	2b00      	cmp	r3, #0
 8011316:	d017      	beq.n	8011348 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8011318:	4b0e      	ldr	r3, [pc, #56]	; (8011354 <FLASH_FlushCaches+0x88>)
 801131a:	681b      	ldr	r3, [r3, #0]
 801131c:	4a0d      	ldr	r2, [pc, #52]	; (8011354 <FLASH_FlushCaches+0x88>)
 801131e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011322:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8011324:	4b0b      	ldr	r3, [pc, #44]	; (8011354 <FLASH_FlushCaches+0x88>)
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	4a0a      	ldr	r2, [pc, #40]	; (8011354 <FLASH_FlushCaches+0x88>)
 801132a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 801132e:	6013      	str	r3, [r2, #0]
 8011330:	4b08      	ldr	r3, [pc, #32]	; (8011354 <FLASH_FlushCaches+0x88>)
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	4a07      	ldr	r2, [pc, #28]	; (8011354 <FLASH_FlushCaches+0x88>)
 8011336:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801133a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 801133c:	4b05      	ldr	r3, [pc, #20]	; (8011354 <FLASH_FlushCaches+0x88>)
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	4a04      	ldr	r2, [pc, #16]	; (8011354 <FLASH_FlushCaches+0x88>)
 8011342:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8011346:	6013      	str	r3, [r2, #0]
  }
}
 8011348:	bf00      	nop
 801134a:	46bd      	mov	sp, r7
 801134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011350:	4770      	bx	lr
 8011352:	bf00      	nop
 8011354:	40023c00 	.word	0x40023c00

08011358 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8011358:	b480      	push	{r7}
 801135a:	b089      	sub	sp, #36	; 0x24
 801135c:	af00      	add	r7, sp, #0
 801135e:	6078      	str	r0, [r7, #4]
 8011360:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8011362:	2300      	movs	r3, #0
 8011364:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8011366:	2300      	movs	r3, #0
 8011368:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 801136a:	2300      	movs	r3, #0
 801136c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 801136e:	2300      	movs	r3, #0
 8011370:	61fb      	str	r3, [r7, #28]
 8011372:	e16b      	b.n	801164c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8011374:	2201      	movs	r2, #1
 8011376:	69fb      	ldr	r3, [r7, #28]
 8011378:	fa02 f303 	lsl.w	r3, r2, r3
 801137c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 801137e:	683b      	ldr	r3, [r7, #0]
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	697a      	ldr	r2, [r7, #20]
 8011384:	4013      	ands	r3, r2
 8011386:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8011388:	693a      	ldr	r2, [r7, #16]
 801138a:	697b      	ldr	r3, [r7, #20]
 801138c:	429a      	cmp	r2, r3
 801138e:	f040 815a 	bne.w	8011646 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8011392:	683b      	ldr	r3, [r7, #0]
 8011394:	685b      	ldr	r3, [r3, #4]
 8011396:	2b01      	cmp	r3, #1
 8011398:	d00b      	beq.n	80113b2 <HAL_GPIO_Init+0x5a>
 801139a:	683b      	ldr	r3, [r7, #0]
 801139c:	685b      	ldr	r3, [r3, #4]
 801139e:	2b02      	cmp	r3, #2
 80113a0:	d007      	beq.n	80113b2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80113a2:	683b      	ldr	r3, [r7, #0]
 80113a4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80113a6:	2b11      	cmp	r3, #17
 80113a8:	d003      	beq.n	80113b2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80113aa:	683b      	ldr	r3, [r7, #0]
 80113ac:	685b      	ldr	r3, [r3, #4]
 80113ae:	2b12      	cmp	r3, #18
 80113b0:	d130      	bne.n	8011414 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	689b      	ldr	r3, [r3, #8]
 80113b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80113b8:	69fb      	ldr	r3, [r7, #28]
 80113ba:	005b      	lsls	r3, r3, #1
 80113bc:	2203      	movs	r2, #3
 80113be:	fa02 f303 	lsl.w	r3, r2, r3
 80113c2:	43db      	mvns	r3, r3
 80113c4:	69ba      	ldr	r2, [r7, #24]
 80113c6:	4013      	ands	r3, r2
 80113c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80113ca:	683b      	ldr	r3, [r7, #0]
 80113cc:	68da      	ldr	r2, [r3, #12]
 80113ce:	69fb      	ldr	r3, [r7, #28]
 80113d0:	005b      	lsls	r3, r3, #1
 80113d2:	fa02 f303 	lsl.w	r3, r2, r3
 80113d6:	69ba      	ldr	r2, [r7, #24]
 80113d8:	4313      	orrs	r3, r2
 80113da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	69ba      	ldr	r2, [r7, #24]
 80113e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	685b      	ldr	r3, [r3, #4]
 80113e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80113e8:	2201      	movs	r2, #1
 80113ea:	69fb      	ldr	r3, [r7, #28]
 80113ec:	fa02 f303 	lsl.w	r3, r2, r3
 80113f0:	43db      	mvns	r3, r3
 80113f2:	69ba      	ldr	r2, [r7, #24]
 80113f4:	4013      	ands	r3, r2
 80113f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80113f8:	683b      	ldr	r3, [r7, #0]
 80113fa:	685b      	ldr	r3, [r3, #4]
 80113fc:	091b      	lsrs	r3, r3, #4
 80113fe:	f003 0201 	and.w	r2, r3, #1
 8011402:	69fb      	ldr	r3, [r7, #28]
 8011404:	fa02 f303 	lsl.w	r3, r2, r3
 8011408:	69ba      	ldr	r2, [r7, #24]
 801140a:	4313      	orrs	r3, r2
 801140c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	69ba      	ldr	r2, [r7, #24]
 8011412:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	68db      	ldr	r3, [r3, #12]
 8011418:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 801141a:	69fb      	ldr	r3, [r7, #28]
 801141c:	005b      	lsls	r3, r3, #1
 801141e:	2203      	movs	r2, #3
 8011420:	fa02 f303 	lsl.w	r3, r2, r3
 8011424:	43db      	mvns	r3, r3
 8011426:	69ba      	ldr	r2, [r7, #24]
 8011428:	4013      	ands	r3, r2
 801142a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 801142c:	683b      	ldr	r3, [r7, #0]
 801142e:	689a      	ldr	r2, [r3, #8]
 8011430:	69fb      	ldr	r3, [r7, #28]
 8011432:	005b      	lsls	r3, r3, #1
 8011434:	fa02 f303 	lsl.w	r3, r2, r3
 8011438:	69ba      	ldr	r2, [r7, #24]
 801143a:	4313      	orrs	r3, r2
 801143c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	69ba      	ldr	r2, [r7, #24]
 8011442:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8011444:	683b      	ldr	r3, [r7, #0]
 8011446:	685b      	ldr	r3, [r3, #4]
 8011448:	2b02      	cmp	r3, #2
 801144a:	d003      	beq.n	8011454 <HAL_GPIO_Init+0xfc>
 801144c:	683b      	ldr	r3, [r7, #0]
 801144e:	685b      	ldr	r3, [r3, #4]
 8011450:	2b12      	cmp	r3, #18
 8011452:	d123      	bne.n	801149c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8011454:	69fb      	ldr	r3, [r7, #28]
 8011456:	08da      	lsrs	r2, r3, #3
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	3208      	adds	r2, #8
 801145c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011460:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8011462:	69fb      	ldr	r3, [r7, #28]
 8011464:	f003 0307 	and.w	r3, r3, #7
 8011468:	009b      	lsls	r3, r3, #2
 801146a:	220f      	movs	r2, #15
 801146c:	fa02 f303 	lsl.w	r3, r2, r3
 8011470:	43db      	mvns	r3, r3
 8011472:	69ba      	ldr	r2, [r7, #24]
 8011474:	4013      	ands	r3, r2
 8011476:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8011478:	683b      	ldr	r3, [r7, #0]
 801147a:	691a      	ldr	r2, [r3, #16]
 801147c:	69fb      	ldr	r3, [r7, #28]
 801147e:	f003 0307 	and.w	r3, r3, #7
 8011482:	009b      	lsls	r3, r3, #2
 8011484:	fa02 f303 	lsl.w	r3, r2, r3
 8011488:	69ba      	ldr	r2, [r7, #24]
 801148a:	4313      	orrs	r3, r2
 801148c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 801148e:	69fb      	ldr	r3, [r7, #28]
 8011490:	08da      	lsrs	r2, r3, #3
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	3208      	adds	r2, #8
 8011496:	69b9      	ldr	r1, [r7, #24]
 8011498:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	681b      	ldr	r3, [r3, #0]
 80114a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80114a2:	69fb      	ldr	r3, [r7, #28]
 80114a4:	005b      	lsls	r3, r3, #1
 80114a6:	2203      	movs	r2, #3
 80114a8:	fa02 f303 	lsl.w	r3, r2, r3
 80114ac:	43db      	mvns	r3, r3
 80114ae:	69ba      	ldr	r2, [r7, #24]
 80114b0:	4013      	ands	r3, r2
 80114b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80114b4:	683b      	ldr	r3, [r7, #0]
 80114b6:	685b      	ldr	r3, [r3, #4]
 80114b8:	f003 0203 	and.w	r2, r3, #3
 80114bc:	69fb      	ldr	r3, [r7, #28]
 80114be:	005b      	lsls	r3, r3, #1
 80114c0:	fa02 f303 	lsl.w	r3, r2, r3
 80114c4:	69ba      	ldr	r2, [r7, #24]
 80114c6:	4313      	orrs	r3, r2
 80114c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	69ba      	ldr	r2, [r7, #24]
 80114ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80114d0:	683b      	ldr	r3, [r7, #0]
 80114d2:	685b      	ldr	r3, [r3, #4]
 80114d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80114d8:	2b00      	cmp	r3, #0
 80114da:	f000 80b4 	beq.w	8011646 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80114de:	2300      	movs	r3, #0
 80114e0:	60fb      	str	r3, [r7, #12]
 80114e2:	4b5f      	ldr	r3, [pc, #380]	; (8011660 <HAL_GPIO_Init+0x308>)
 80114e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80114e6:	4a5e      	ldr	r2, [pc, #376]	; (8011660 <HAL_GPIO_Init+0x308>)
 80114e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80114ec:	6453      	str	r3, [r2, #68]	; 0x44
 80114ee:	4b5c      	ldr	r3, [pc, #368]	; (8011660 <HAL_GPIO_Init+0x308>)
 80114f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80114f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80114f6:	60fb      	str	r3, [r7, #12]
 80114f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80114fa:	4a5a      	ldr	r2, [pc, #360]	; (8011664 <HAL_GPIO_Init+0x30c>)
 80114fc:	69fb      	ldr	r3, [r7, #28]
 80114fe:	089b      	lsrs	r3, r3, #2
 8011500:	3302      	adds	r3, #2
 8011502:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011506:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8011508:	69fb      	ldr	r3, [r7, #28]
 801150a:	f003 0303 	and.w	r3, r3, #3
 801150e:	009b      	lsls	r3, r3, #2
 8011510:	220f      	movs	r2, #15
 8011512:	fa02 f303 	lsl.w	r3, r2, r3
 8011516:	43db      	mvns	r3, r3
 8011518:	69ba      	ldr	r2, [r7, #24]
 801151a:	4013      	ands	r3, r2
 801151c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	4a51      	ldr	r2, [pc, #324]	; (8011668 <HAL_GPIO_Init+0x310>)
 8011522:	4293      	cmp	r3, r2
 8011524:	d02b      	beq.n	801157e <HAL_GPIO_Init+0x226>
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	4a50      	ldr	r2, [pc, #320]	; (801166c <HAL_GPIO_Init+0x314>)
 801152a:	4293      	cmp	r3, r2
 801152c:	d025      	beq.n	801157a <HAL_GPIO_Init+0x222>
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	4a4f      	ldr	r2, [pc, #316]	; (8011670 <HAL_GPIO_Init+0x318>)
 8011532:	4293      	cmp	r3, r2
 8011534:	d01f      	beq.n	8011576 <HAL_GPIO_Init+0x21e>
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	4a4e      	ldr	r2, [pc, #312]	; (8011674 <HAL_GPIO_Init+0x31c>)
 801153a:	4293      	cmp	r3, r2
 801153c:	d019      	beq.n	8011572 <HAL_GPIO_Init+0x21a>
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	4a4d      	ldr	r2, [pc, #308]	; (8011678 <HAL_GPIO_Init+0x320>)
 8011542:	4293      	cmp	r3, r2
 8011544:	d013      	beq.n	801156e <HAL_GPIO_Init+0x216>
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	4a4c      	ldr	r2, [pc, #304]	; (801167c <HAL_GPIO_Init+0x324>)
 801154a:	4293      	cmp	r3, r2
 801154c:	d00d      	beq.n	801156a <HAL_GPIO_Init+0x212>
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	4a4b      	ldr	r2, [pc, #300]	; (8011680 <HAL_GPIO_Init+0x328>)
 8011552:	4293      	cmp	r3, r2
 8011554:	d007      	beq.n	8011566 <HAL_GPIO_Init+0x20e>
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	4a4a      	ldr	r2, [pc, #296]	; (8011684 <HAL_GPIO_Init+0x32c>)
 801155a:	4293      	cmp	r3, r2
 801155c:	d101      	bne.n	8011562 <HAL_GPIO_Init+0x20a>
 801155e:	2307      	movs	r3, #7
 8011560:	e00e      	b.n	8011580 <HAL_GPIO_Init+0x228>
 8011562:	2308      	movs	r3, #8
 8011564:	e00c      	b.n	8011580 <HAL_GPIO_Init+0x228>
 8011566:	2306      	movs	r3, #6
 8011568:	e00a      	b.n	8011580 <HAL_GPIO_Init+0x228>
 801156a:	2305      	movs	r3, #5
 801156c:	e008      	b.n	8011580 <HAL_GPIO_Init+0x228>
 801156e:	2304      	movs	r3, #4
 8011570:	e006      	b.n	8011580 <HAL_GPIO_Init+0x228>
 8011572:	2303      	movs	r3, #3
 8011574:	e004      	b.n	8011580 <HAL_GPIO_Init+0x228>
 8011576:	2302      	movs	r3, #2
 8011578:	e002      	b.n	8011580 <HAL_GPIO_Init+0x228>
 801157a:	2301      	movs	r3, #1
 801157c:	e000      	b.n	8011580 <HAL_GPIO_Init+0x228>
 801157e:	2300      	movs	r3, #0
 8011580:	69fa      	ldr	r2, [r7, #28]
 8011582:	f002 0203 	and.w	r2, r2, #3
 8011586:	0092      	lsls	r2, r2, #2
 8011588:	4093      	lsls	r3, r2
 801158a:	69ba      	ldr	r2, [r7, #24]
 801158c:	4313      	orrs	r3, r2
 801158e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8011590:	4934      	ldr	r1, [pc, #208]	; (8011664 <HAL_GPIO_Init+0x30c>)
 8011592:	69fb      	ldr	r3, [r7, #28]
 8011594:	089b      	lsrs	r3, r3, #2
 8011596:	3302      	adds	r3, #2
 8011598:	69ba      	ldr	r2, [r7, #24]
 801159a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 801159e:	4b3a      	ldr	r3, [pc, #232]	; (8011688 <HAL_GPIO_Init+0x330>)
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80115a4:	693b      	ldr	r3, [r7, #16]
 80115a6:	43db      	mvns	r3, r3
 80115a8:	69ba      	ldr	r2, [r7, #24]
 80115aa:	4013      	ands	r3, r2
 80115ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80115ae:	683b      	ldr	r3, [r7, #0]
 80115b0:	685b      	ldr	r3, [r3, #4]
 80115b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d003      	beq.n	80115c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80115ba:	69ba      	ldr	r2, [r7, #24]
 80115bc:	693b      	ldr	r3, [r7, #16]
 80115be:	4313      	orrs	r3, r2
 80115c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80115c2:	4a31      	ldr	r2, [pc, #196]	; (8011688 <HAL_GPIO_Init+0x330>)
 80115c4:	69bb      	ldr	r3, [r7, #24]
 80115c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80115c8:	4b2f      	ldr	r3, [pc, #188]	; (8011688 <HAL_GPIO_Init+0x330>)
 80115ca:	685b      	ldr	r3, [r3, #4]
 80115cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80115ce:	693b      	ldr	r3, [r7, #16]
 80115d0:	43db      	mvns	r3, r3
 80115d2:	69ba      	ldr	r2, [r7, #24]
 80115d4:	4013      	ands	r3, r2
 80115d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80115d8:	683b      	ldr	r3, [r7, #0]
 80115da:	685b      	ldr	r3, [r3, #4]
 80115dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d003      	beq.n	80115ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80115e4:	69ba      	ldr	r2, [r7, #24]
 80115e6:	693b      	ldr	r3, [r7, #16]
 80115e8:	4313      	orrs	r3, r2
 80115ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80115ec:	4a26      	ldr	r2, [pc, #152]	; (8011688 <HAL_GPIO_Init+0x330>)
 80115ee:	69bb      	ldr	r3, [r7, #24]
 80115f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80115f2:	4b25      	ldr	r3, [pc, #148]	; (8011688 <HAL_GPIO_Init+0x330>)
 80115f4:	689b      	ldr	r3, [r3, #8]
 80115f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80115f8:	693b      	ldr	r3, [r7, #16]
 80115fa:	43db      	mvns	r3, r3
 80115fc:	69ba      	ldr	r2, [r7, #24]
 80115fe:	4013      	ands	r3, r2
 8011600:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8011602:	683b      	ldr	r3, [r7, #0]
 8011604:	685b      	ldr	r3, [r3, #4]
 8011606:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801160a:	2b00      	cmp	r3, #0
 801160c:	d003      	beq.n	8011616 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 801160e:	69ba      	ldr	r2, [r7, #24]
 8011610:	693b      	ldr	r3, [r7, #16]
 8011612:	4313      	orrs	r3, r2
 8011614:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8011616:	4a1c      	ldr	r2, [pc, #112]	; (8011688 <HAL_GPIO_Init+0x330>)
 8011618:	69bb      	ldr	r3, [r7, #24]
 801161a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 801161c:	4b1a      	ldr	r3, [pc, #104]	; (8011688 <HAL_GPIO_Init+0x330>)
 801161e:	68db      	ldr	r3, [r3, #12]
 8011620:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011622:	693b      	ldr	r3, [r7, #16]
 8011624:	43db      	mvns	r3, r3
 8011626:	69ba      	ldr	r2, [r7, #24]
 8011628:	4013      	ands	r3, r2
 801162a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 801162c:	683b      	ldr	r3, [r7, #0]
 801162e:	685b      	ldr	r3, [r3, #4]
 8011630:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011634:	2b00      	cmp	r3, #0
 8011636:	d003      	beq.n	8011640 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8011638:	69ba      	ldr	r2, [r7, #24]
 801163a:	693b      	ldr	r3, [r7, #16]
 801163c:	4313      	orrs	r3, r2
 801163e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8011640:	4a11      	ldr	r2, [pc, #68]	; (8011688 <HAL_GPIO_Init+0x330>)
 8011642:	69bb      	ldr	r3, [r7, #24]
 8011644:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8011646:	69fb      	ldr	r3, [r7, #28]
 8011648:	3301      	adds	r3, #1
 801164a:	61fb      	str	r3, [r7, #28]
 801164c:	69fb      	ldr	r3, [r7, #28]
 801164e:	2b0f      	cmp	r3, #15
 8011650:	f67f ae90 	bls.w	8011374 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8011654:	bf00      	nop
 8011656:	3724      	adds	r7, #36	; 0x24
 8011658:	46bd      	mov	sp, r7
 801165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801165e:	4770      	bx	lr
 8011660:	40023800 	.word	0x40023800
 8011664:	40013800 	.word	0x40013800
 8011668:	40020000 	.word	0x40020000
 801166c:	40020400 	.word	0x40020400
 8011670:	40020800 	.word	0x40020800
 8011674:	40020c00 	.word	0x40020c00
 8011678:	40021000 	.word	0x40021000
 801167c:	40021400 	.word	0x40021400
 8011680:	40021800 	.word	0x40021800
 8011684:	40021c00 	.word	0x40021c00
 8011688:	40013c00 	.word	0x40013c00

0801168c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 801168c:	b480      	push	{r7}
 801168e:	b083      	sub	sp, #12
 8011690:	af00      	add	r7, sp, #0
 8011692:	6078      	str	r0, [r7, #4]
 8011694:	460b      	mov	r3, r1
 8011696:	807b      	strh	r3, [r7, #2]
 8011698:	4613      	mov	r3, r2
 801169a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 801169c:	787b      	ldrb	r3, [r7, #1]
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d003      	beq.n	80116aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80116a2:	887a      	ldrh	r2, [r7, #2]
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80116a8:	e003      	b.n	80116b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80116aa:	887b      	ldrh	r3, [r7, #2]
 80116ac:	041a      	lsls	r2, r3, #16
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	619a      	str	r2, [r3, #24]
}
 80116b2:	bf00      	nop
 80116b4:	370c      	adds	r7, #12
 80116b6:	46bd      	mov	sp, r7
 80116b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116bc:	4770      	bx	lr
	...

080116c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80116c0:	b580      	push	{r7, lr}
 80116c2:	b086      	sub	sp, #24
 80116c4:	af00      	add	r7, sp, #0
 80116c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	2b00      	cmp	r3, #0
 80116cc:	d101      	bne.n	80116d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80116ce:	2301      	movs	r3, #1
 80116d0:	e25b      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	681b      	ldr	r3, [r3, #0]
 80116d6:	f003 0301 	and.w	r3, r3, #1
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d075      	beq.n	80117ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80116de:	4ba3      	ldr	r3, [pc, #652]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 80116e0:	689b      	ldr	r3, [r3, #8]
 80116e2:	f003 030c 	and.w	r3, r3, #12
 80116e6:	2b04      	cmp	r3, #4
 80116e8:	d00c      	beq.n	8011704 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80116ea:	4ba0      	ldr	r3, [pc, #640]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 80116ec:	689b      	ldr	r3, [r3, #8]
 80116ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80116f2:	2b08      	cmp	r3, #8
 80116f4:	d112      	bne.n	801171c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80116f6:	4b9d      	ldr	r3, [pc, #628]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 80116f8:	685b      	ldr	r3, [r3, #4]
 80116fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80116fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011702:	d10b      	bne.n	801171c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011704:	4b99      	ldr	r3, [pc, #612]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011706:	681b      	ldr	r3, [r3, #0]
 8011708:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801170c:	2b00      	cmp	r3, #0
 801170e:	d05b      	beq.n	80117c8 <HAL_RCC_OscConfig+0x108>
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	685b      	ldr	r3, [r3, #4]
 8011714:	2b00      	cmp	r3, #0
 8011716:	d157      	bne.n	80117c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8011718:	2301      	movs	r3, #1
 801171a:	e236      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	685b      	ldr	r3, [r3, #4]
 8011720:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011724:	d106      	bne.n	8011734 <HAL_RCC_OscConfig+0x74>
 8011726:	4b91      	ldr	r3, [pc, #580]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	4a90      	ldr	r2, [pc, #576]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 801172c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011730:	6013      	str	r3, [r2, #0]
 8011732:	e01d      	b.n	8011770 <HAL_RCC_OscConfig+0xb0>
 8011734:	687b      	ldr	r3, [r7, #4]
 8011736:	685b      	ldr	r3, [r3, #4]
 8011738:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 801173c:	d10c      	bne.n	8011758 <HAL_RCC_OscConfig+0x98>
 801173e:	4b8b      	ldr	r3, [pc, #556]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011740:	681b      	ldr	r3, [r3, #0]
 8011742:	4a8a      	ldr	r2, [pc, #552]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011744:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8011748:	6013      	str	r3, [r2, #0]
 801174a:	4b88      	ldr	r3, [pc, #544]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	4a87      	ldr	r2, [pc, #540]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011750:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8011754:	6013      	str	r3, [r2, #0]
 8011756:	e00b      	b.n	8011770 <HAL_RCC_OscConfig+0xb0>
 8011758:	4b84      	ldr	r3, [pc, #528]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 801175a:	681b      	ldr	r3, [r3, #0]
 801175c:	4a83      	ldr	r2, [pc, #524]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 801175e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011762:	6013      	str	r3, [r2, #0]
 8011764:	4b81      	ldr	r3, [pc, #516]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	4a80      	ldr	r2, [pc, #512]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 801176a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801176e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	685b      	ldr	r3, [r3, #4]
 8011774:	2b00      	cmp	r3, #0
 8011776:	d013      	beq.n	80117a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011778:	f7fe faa8 	bl	800fccc <HAL_GetTick>
 801177c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801177e:	e008      	b.n	8011792 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8011780:	f7fe faa4 	bl	800fccc <HAL_GetTick>
 8011784:	4602      	mov	r2, r0
 8011786:	693b      	ldr	r3, [r7, #16]
 8011788:	1ad3      	subs	r3, r2, r3
 801178a:	2b64      	cmp	r3, #100	; 0x64
 801178c:	d901      	bls.n	8011792 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 801178e:	2303      	movs	r3, #3
 8011790:	e1fb      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011792:	4b76      	ldr	r3, [pc, #472]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011794:	681b      	ldr	r3, [r3, #0]
 8011796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801179a:	2b00      	cmp	r3, #0
 801179c:	d0f0      	beq.n	8011780 <HAL_RCC_OscConfig+0xc0>
 801179e:	e014      	b.n	80117ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80117a0:	f7fe fa94 	bl	800fccc <HAL_GetTick>
 80117a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80117a6:	e008      	b.n	80117ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80117a8:	f7fe fa90 	bl	800fccc <HAL_GetTick>
 80117ac:	4602      	mov	r2, r0
 80117ae:	693b      	ldr	r3, [r7, #16]
 80117b0:	1ad3      	subs	r3, r2, r3
 80117b2:	2b64      	cmp	r3, #100	; 0x64
 80117b4:	d901      	bls.n	80117ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80117b6:	2303      	movs	r3, #3
 80117b8:	e1e7      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80117ba:	4b6c      	ldr	r3, [pc, #432]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 80117bc:	681b      	ldr	r3, [r3, #0]
 80117be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d1f0      	bne.n	80117a8 <HAL_RCC_OscConfig+0xe8>
 80117c6:	e000      	b.n	80117ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80117c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	681b      	ldr	r3, [r3, #0]
 80117ce:	f003 0302 	and.w	r3, r3, #2
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d063      	beq.n	801189e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80117d6:	4b65      	ldr	r3, [pc, #404]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 80117d8:	689b      	ldr	r3, [r3, #8]
 80117da:	f003 030c 	and.w	r3, r3, #12
 80117de:	2b00      	cmp	r3, #0
 80117e0:	d00b      	beq.n	80117fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80117e2:	4b62      	ldr	r3, [pc, #392]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 80117e4:	689b      	ldr	r3, [r3, #8]
 80117e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80117ea:	2b08      	cmp	r3, #8
 80117ec:	d11c      	bne.n	8011828 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80117ee:	4b5f      	ldr	r3, [pc, #380]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 80117f0:	685b      	ldr	r3, [r3, #4]
 80117f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d116      	bne.n	8011828 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80117fa:	4b5c      	ldr	r3, [pc, #368]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 80117fc:	681b      	ldr	r3, [r3, #0]
 80117fe:	f003 0302 	and.w	r3, r3, #2
 8011802:	2b00      	cmp	r3, #0
 8011804:	d005      	beq.n	8011812 <HAL_RCC_OscConfig+0x152>
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	68db      	ldr	r3, [r3, #12]
 801180a:	2b01      	cmp	r3, #1
 801180c:	d001      	beq.n	8011812 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 801180e:	2301      	movs	r3, #1
 8011810:	e1bb      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8011812:	4b56      	ldr	r3, [pc, #344]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011814:	681b      	ldr	r3, [r3, #0]
 8011816:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	691b      	ldr	r3, [r3, #16]
 801181e:	00db      	lsls	r3, r3, #3
 8011820:	4952      	ldr	r1, [pc, #328]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011822:	4313      	orrs	r3, r2
 8011824:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8011826:	e03a      	b.n	801189e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	68db      	ldr	r3, [r3, #12]
 801182c:	2b00      	cmp	r3, #0
 801182e:	d020      	beq.n	8011872 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8011830:	4b4f      	ldr	r3, [pc, #316]	; (8011970 <HAL_RCC_OscConfig+0x2b0>)
 8011832:	2201      	movs	r2, #1
 8011834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011836:	f7fe fa49 	bl	800fccc <HAL_GetTick>
 801183a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801183c:	e008      	b.n	8011850 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 801183e:	f7fe fa45 	bl	800fccc <HAL_GetTick>
 8011842:	4602      	mov	r2, r0
 8011844:	693b      	ldr	r3, [r7, #16]
 8011846:	1ad3      	subs	r3, r2, r3
 8011848:	2b02      	cmp	r3, #2
 801184a:	d901      	bls.n	8011850 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 801184c:	2303      	movs	r3, #3
 801184e:	e19c      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011850:	4b46      	ldr	r3, [pc, #280]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	f003 0302 	and.w	r3, r3, #2
 8011858:	2b00      	cmp	r3, #0
 801185a:	d0f0      	beq.n	801183e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801185c:	4b43      	ldr	r3, [pc, #268]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	691b      	ldr	r3, [r3, #16]
 8011868:	00db      	lsls	r3, r3, #3
 801186a:	4940      	ldr	r1, [pc, #256]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 801186c:	4313      	orrs	r3, r2
 801186e:	600b      	str	r3, [r1, #0]
 8011870:	e015      	b.n	801189e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8011872:	4b3f      	ldr	r3, [pc, #252]	; (8011970 <HAL_RCC_OscConfig+0x2b0>)
 8011874:	2200      	movs	r2, #0
 8011876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011878:	f7fe fa28 	bl	800fccc <HAL_GetTick>
 801187c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801187e:	e008      	b.n	8011892 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8011880:	f7fe fa24 	bl	800fccc <HAL_GetTick>
 8011884:	4602      	mov	r2, r0
 8011886:	693b      	ldr	r3, [r7, #16]
 8011888:	1ad3      	subs	r3, r2, r3
 801188a:	2b02      	cmp	r3, #2
 801188c:	d901      	bls.n	8011892 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 801188e:	2303      	movs	r3, #3
 8011890:	e17b      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8011892:	4b36      	ldr	r3, [pc, #216]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011894:	681b      	ldr	r3, [r3, #0]
 8011896:	f003 0302 	and.w	r3, r3, #2
 801189a:	2b00      	cmp	r3, #0
 801189c:	d1f0      	bne.n	8011880 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	f003 0308 	and.w	r3, r3, #8
 80118a6:	2b00      	cmp	r3, #0
 80118a8:	d030      	beq.n	801190c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	695b      	ldr	r3, [r3, #20]
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d016      	beq.n	80118e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80118b2:	4b30      	ldr	r3, [pc, #192]	; (8011974 <HAL_RCC_OscConfig+0x2b4>)
 80118b4:	2201      	movs	r2, #1
 80118b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80118b8:	f7fe fa08 	bl	800fccc <HAL_GetTick>
 80118bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80118be:	e008      	b.n	80118d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80118c0:	f7fe fa04 	bl	800fccc <HAL_GetTick>
 80118c4:	4602      	mov	r2, r0
 80118c6:	693b      	ldr	r3, [r7, #16]
 80118c8:	1ad3      	subs	r3, r2, r3
 80118ca:	2b02      	cmp	r3, #2
 80118cc:	d901      	bls.n	80118d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80118ce:	2303      	movs	r3, #3
 80118d0:	e15b      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80118d2:	4b26      	ldr	r3, [pc, #152]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 80118d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80118d6:	f003 0302 	and.w	r3, r3, #2
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d0f0      	beq.n	80118c0 <HAL_RCC_OscConfig+0x200>
 80118de:	e015      	b.n	801190c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80118e0:	4b24      	ldr	r3, [pc, #144]	; (8011974 <HAL_RCC_OscConfig+0x2b4>)
 80118e2:	2200      	movs	r2, #0
 80118e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80118e6:	f7fe f9f1 	bl	800fccc <HAL_GetTick>
 80118ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80118ec:	e008      	b.n	8011900 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80118ee:	f7fe f9ed 	bl	800fccc <HAL_GetTick>
 80118f2:	4602      	mov	r2, r0
 80118f4:	693b      	ldr	r3, [r7, #16]
 80118f6:	1ad3      	subs	r3, r2, r3
 80118f8:	2b02      	cmp	r3, #2
 80118fa:	d901      	bls.n	8011900 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80118fc:	2303      	movs	r3, #3
 80118fe:	e144      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011900:	4b1a      	ldr	r3, [pc, #104]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011902:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011904:	f003 0302 	and.w	r3, r3, #2
 8011908:	2b00      	cmp	r3, #0
 801190a:	d1f0      	bne.n	80118ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	681b      	ldr	r3, [r3, #0]
 8011910:	f003 0304 	and.w	r3, r3, #4
 8011914:	2b00      	cmp	r3, #0
 8011916:	f000 80a0 	beq.w	8011a5a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 801191a:	2300      	movs	r3, #0
 801191c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 801191e:	4b13      	ldr	r3, [pc, #76]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011926:	2b00      	cmp	r3, #0
 8011928:	d10f      	bne.n	801194a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801192a:	2300      	movs	r3, #0
 801192c:	60bb      	str	r3, [r7, #8]
 801192e:	4b0f      	ldr	r3, [pc, #60]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011932:	4a0e      	ldr	r2, [pc, #56]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 8011934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011938:	6413      	str	r3, [r2, #64]	; 0x40
 801193a:	4b0c      	ldr	r3, [pc, #48]	; (801196c <HAL_RCC_OscConfig+0x2ac>)
 801193c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801193e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011942:	60bb      	str	r3, [r7, #8]
 8011944:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8011946:	2301      	movs	r3, #1
 8011948:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801194a:	4b0b      	ldr	r3, [pc, #44]	; (8011978 <HAL_RCC_OscConfig+0x2b8>)
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011952:	2b00      	cmp	r3, #0
 8011954:	d121      	bne.n	801199a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8011956:	4b08      	ldr	r3, [pc, #32]	; (8011978 <HAL_RCC_OscConfig+0x2b8>)
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	4a07      	ldr	r2, [pc, #28]	; (8011978 <HAL_RCC_OscConfig+0x2b8>)
 801195c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8011962:	f7fe f9b3 	bl	800fccc <HAL_GetTick>
 8011966:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8011968:	e011      	b.n	801198e <HAL_RCC_OscConfig+0x2ce>
 801196a:	bf00      	nop
 801196c:	40023800 	.word	0x40023800
 8011970:	42470000 	.word	0x42470000
 8011974:	42470e80 	.word	0x42470e80
 8011978:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801197c:	f7fe f9a6 	bl	800fccc <HAL_GetTick>
 8011980:	4602      	mov	r2, r0
 8011982:	693b      	ldr	r3, [r7, #16]
 8011984:	1ad3      	subs	r3, r2, r3
 8011986:	2b02      	cmp	r3, #2
 8011988:	d901      	bls.n	801198e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 801198a:	2303      	movs	r3, #3
 801198c:	e0fd      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801198e:	4b81      	ldr	r3, [pc, #516]	; (8011b94 <HAL_RCC_OscConfig+0x4d4>)
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011996:	2b00      	cmp	r3, #0
 8011998:	d0f0      	beq.n	801197c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	689b      	ldr	r3, [r3, #8]
 801199e:	2b01      	cmp	r3, #1
 80119a0:	d106      	bne.n	80119b0 <HAL_RCC_OscConfig+0x2f0>
 80119a2:	4b7d      	ldr	r3, [pc, #500]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 80119a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80119a6:	4a7c      	ldr	r2, [pc, #496]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 80119a8:	f043 0301 	orr.w	r3, r3, #1
 80119ac:	6713      	str	r3, [r2, #112]	; 0x70
 80119ae:	e01c      	b.n	80119ea <HAL_RCC_OscConfig+0x32a>
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	689b      	ldr	r3, [r3, #8]
 80119b4:	2b05      	cmp	r3, #5
 80119b6:	d10c      	bne.n	80119d2 <HAL_RCC_OscConfig+0x312>
 80119b8:	4b77      	ldr	r3, [pc, #476]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 80119ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80119bc:	4a76      	ldr	r2, [pc, #472]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 80119be:	f043 0304 	orr.w	r3, r3, #4
 80119c2:	6713      	str	r3, [r2, #112]	; 0x70
 80119c4:	4b74      	ldr	r3, [pc, #464]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 80119c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80119c8:	4a73      	ldr	r2, [pc, #460]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 80119ca:	f043 0301 	orr.w	r3, r3, #1
 80119ce:	6713      	str	r3, [r2, #112]	; 0x70
 80119d0:	e00b      	b.n	80119ea <HAL_RCC_OscConfig+0x32a>
 80119d2:	4b71      	ldr	r3, [pc, #452]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 80119d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80119d6:	4a70      	ldr	r2, [pc, #448]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 80119d8:	f023 0301 	bic.w	r3, r3, #1
 80119dc:	6713      	str	r3, [r2, #112]	; 0x70
 80119de:	4b6e      	ldr	r3, [pc, #440]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 80119e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80119e2:	4a6d      	ldr	r2, [pc, #436]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 80119e4:	f023 0304 	bic.w	r3, r3, #4
 80119e8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	689b      	ldr	r3, [r3, #8]
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d015      	beq.n	8011a1e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80119f2:	f7fe f96b 	bl	800fccc <HAL_GetTick>
 80119f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80119f8:	e00a      	b.n	8011a10 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80119fa:	f7fe f967 	bl	800fccc <HAL_GetTick>
 80119fe:	4602      	mov	r2, r0
 8011a00:	693b      	ldr	r3, [r7, #16]
 8011a02:	1ad3      	subs	r3, r2, r3
 8011a04:	f241 3288 	movw	r2, #5000	; 0x1388
 8011a08:	4293      	cmp	r3, r2
 8011a0a:	d901      	bls.n	8011a10 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8011a0c:	2303      	movs	r3, #3
 8011a0e:	e0bc      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011a10:	4b61      	ldr	r3, [pc, #388]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 8011a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a14:	f003 0302 	and.w	r3, r3, #2
 8011a18:	2b00      	cmp	r3, #0
 8011a1a:	d0ee      	beq.n	80119fa <HAL_RCC_OscConfig+0x33a>
 8011a1c:	e014      	b.n	8011a48 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8011a1e:	f7fe f955 	bl	800fccc <HAL_GetTick>
 8011a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011a24:	e00a      	b.n	8011a3c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8011a26:	f7fe f951 	bl	800fccc <HAL_GetTick>
 8011a2a:	4602      	mov	r2, r0
 8011a2c:	693b      	ldr	r3, [r7, #16]
 8011a2e:	1ad3      	subs	r3, r2, r3
 8011a30:	f241 3288 	movw	r2, #5000	; 0x1388
 8011a34:	4293      	cmp	r3, r2
 8011a36:	d901      	bls.n	8011a3c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8011a38:	2303      	movs	r3, #3
 8011a3a:	e0a6      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011a3c:	4b56      	ldr	r3, [pc, #344]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 8011a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011a40:	f003 0302 	and.w	r3, r3, #2
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d1ee      	bne.n	8011a26 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8011a48:	7dfb      	ldrb	r3, [r7, #23]
 8011a4a:	2b01      	cmp	r3, #1
 8011a4c:	d105      	bne.n	8011a5a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8011a4e:	4b52      	ldr	r3, [pc, #328]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 8011a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011a52:	4a51      	ldr	r2, [pc, #324]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 8011a54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011a58:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	699b      	ldr	r3, [r3, #24]
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	f000 8092 	beq.w	8011b88 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8011a64:	4b4c      	ldr	r3, [pc, #304]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 8011a66:	689b      	ldr	r3, [r3, #8]
 8011a68:	f003 030c 	and.w	r3, r3, #12
 8011a6c:	2b08      	cmp	r3, #8
 8011a6e:	d05c      	beq.n	8011b2a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	699b      	ldr	r3, [r3, #24]
 8011a74:	2b02      	cmp	r3, #2
 8011a76:	d141      	bne.n	8011afc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011a78:	4b48      	ldr	r3, [pc, #288]	; (8011b9c <HAL_RCC_OscConfig+0x4dc>)
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011a7e:	f7fe f925 	bl	800fccc <HAL_GetTick>
 8011a82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011a84:	e008      	b.n	8011a98 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011a86:	f7fe f921 	bl	800fccc <HAL_GetTick>
 8011a8a:	4602      	mov	r2, r0
 8011a8c:	693b      	ldr	r3, [r7, #16]
 8011a8e:	1ad3      	subs	r3, r2, r3
 8011a90:	2b02      	cmp	r3, #2
 8011a92:	d901      	bls.n	8011a98 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8011a94:	2303      	movs	r3, #3
 8011a96:	e078      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011a98:	4b3f      	ldr	r3, [pc, #252]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 8011a9a:	681b      	ldr	r3, [r3, #0]
 8011a9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d1f0      	bne.n	8011a86 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	69da      	ldr	r2, [r3, #28]
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	6a1b      	ldr	r3, [r3, #32]
 8011aac:	431a      	orrs	r2, r3
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011ab2:	019b      	lsls	r3, r3, #6
 8011ab4:	431a      	orrs	r2, r3
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011aba:	085b      	lsrs	r3, r3, #1
 8011abc:	3b01      	subs	r3, #1
 8011abe:	041b      	lsls	r3, r3, #16
 8011ac0:	431a      	orrs	r2, r3
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ac6:	061b      	lsls	r3, r3, #24
 8011ac8:	4933      	ldr	r1, [pc, #204]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 8011aca:	4313      	orrs	r3, r2
 8011acc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8011ace:	4b33      	ldr	r3, [pc, #204]	; (8011b9c <HAL_RCC_OscConfig+0x4dc>)
 8011ad0:	2201      	movs	r2, #1
 8011ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011ad4:	f7fe f8fa 	bl	800fccc <HAL_GetTick>
 8011ad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011ada:	e008      	b.n	8011aee <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011adc:	f7fe f8f6 	bl	800fccc <HAL_GetTick>
 8011ae0:	4602      	mov	r2, r0
 8011ae2:	693b      	ldr	r3, [r7, #16]
 8011ae4:	1ad3      	subs	r3, r2, r3
 8011ae6:	2b02      	cmp	r3, #2
 8011ae8:	d901      	bls.n	8011aee <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8011aea:	2303      	movs	r3, #3
 8011aec:	e04d      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011aee:	4b2a      	ldr	r3, [pc, #168]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d0f0      	beq.n	8011adc <HAL_RCC_OscConfig+0x41c>
 8011afa:	e045      	b.n	8011b88 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011afc:	4b27      	ldr	r3, [pc, #156]	; (8011b9c <HAL_RCC_OscConfig+0x4dc>)
 8011afe:	2200      	movs	r2, #0
 8011b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011b02:	f7fe f8e3 	bl	800fccc <HAL_GetTick>
 8011b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011b08:	e008      	b.n	8011b1c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011b0a:	f7fe f8df 	bl	800fccc <HAL_GetTick>
 8011b0e:	4602      	mov	r2, r0
 8011b10:	693b      	ldr	r3, [r7, #16]
 8011b12:	1ad3      	subs	r3, r2, r3
 8011b14:	2b02      	cmp	r3, #2
 8011b16:	d901      	bls.n	8011b1c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8011b18:	2303      	movs	r3, #3
 8011b1a:	e036      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011b1c:	4b1e      	ldr	r3, [pc, #120]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 8011b1e:	681b      	ldr	r3, [r3, #0]
 8011b20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d1f0      	bne.n	8011b0a <HAL_RCC_OscConfig+0x44a>
 8011b28:	e02e      	b.n	8011b88 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	699b      	ldr	r3, [r3, #24]
 8011b2e:	2b01      	cmp	r3, #1
 8011b30:	d101      	bne.n	8011b36 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8011b32:	2301      	movs	r3, #1
 8011b34:	e029      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8011b36:	4b18      	ldr	r3, [pc, #96]	; (8011b98 <HAL_RCC_OscConfig+0x4d8>)
 8011b38:	685b      	ldr	r3, [r3, #4]
 8011b3a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011b3c:	68fb      	ldr	r3, [r7, #12]
 8011b3e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	69db      	ldr	r3, [r3, #28]
 8011b46:	429a      	cmp	r2, r3
 8011b48:	d11c      	bne.n	8011b84 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8011b4a:	68fb      	ldr	r3, [r7, #12]
 8011b4c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011b54:	429a      	cmp	r2, r3
 8011b56:	d115      	bne.n	8011b84 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8011b58:	68fa      	ldr	r2, [r7, #12]
 8011b5a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8011b5e:	4013      	ands	r3, r2
 8011b60:	687a      	ldr	r2, [r7, #4]
 8011b62:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8011b64:	4293      	cmp	r3, r2
 8011b66:	d10d      	bne.n	8011b84 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8011b72:	429a      	cmp	r2, r3
 8011b74:	d106      	bne.n	8011b84 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8011b80:	429a      	cmp	r2, r3
 8011b82:	d001      	beq.n	8011b88 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8011b84:	2301      	movs	r3, #1
 8011b86:	e000      	b.n	8011b8a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8011b88:	2300      	movs	r3, #0
}
 8011b8a:	4618      	mov	r0, r3
 8011b8c:	3718      	adds	r7, #24
 8011b8e:	46bd      	mov	sp, r7
 8011b90:	bd80      	pop	{r7, pc}
 8011b92:	bf00      	nop
 8011b94:	40007000 	.word	0x40007000
 8011b98:	40023800 	.word	0x40023800
 8011b9c:	42470060 	.word	0x42470060

08011ba0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8011ba0:	b580      	push	{r7, lr}
 8011ba2:	b084      	sub	sp, #16
 8011ba4:	af00      	add	r7, sp, #0
 8011ba6:	6078      	str	r0, [r7, #4]
 8011ba8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d101      	bne.n	8011bb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8011bb0:	2301      	movs	r3, #1
 8011bb2:	e0cc      	b.n	8011d4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8011bb4:	4b68      	ldr	r3, [pc, #416]	; (8011d58 <HAL_RCC_ClockConfig+0x1b8>)
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	f003 030f 	and.w	r3, r3, #15
 8011bbc:	683a      	ldr	r2, [r7, #0]
 8011bbe:	429a      	cmp	r2, r3
 8011bc0:	d90c      	bls.n	8011bdc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011bc2:	4b65      	ldr	r3, [pc, #404]	; (8011d58 <HAL_RCC_ClockConfig+0x1b8>)
 8011bc4:	683a      	ldr	r2, [r7, #0]
 8011bc6:	b2d2      	uxtb	r2, r2
 8011bc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8011bca:	4b63      	ldr	r3, [pc, #396]	; (8011d58 <HAL_RCC_ClockConfig+0x1b8>)
 8011bcc:	681b      	ldr	r3, [r3, #0]
 8011bce:	f003 030f 	and.w	r3, r3, #15
 8011bd2:	683a      	ldr	r2, [r7, #0]
 8011bd4:	429a      	cmp	r2, r3
 8011bd6:	d001      	beq.n	8011bdc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8011bd8:	2301      	movs	r3, #1
 8011bda:	e0b8      	b.n	8011d4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	f003 0302 	and.w	r3, r3, #2
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	d020      	beq.n	8011c2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	f003 0304 	and.w	r3, r3, #4
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d005      	beq.n	8011c00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8011bf4:	4b59      	ldr	r3, [pc, #356]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011bf6:	689b      	ldr	r3, [r3, #8]
 8011bf8:	4a58      	ldr	r2, [pc, #352]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011bfa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8011bfe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	681b      	ldr	r3, [r3, #0]
 8011c04:	f003 0308 	and.w	r3, r3, #8
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	d005      	beq.n	8011c18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8011c0c:	4b53      	ldr	r3, [pc, #332]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011c0e:	689b      	ldr	r3, [r3, #8]
 8011c10:	4a52      	ldr	r2, [pc, #328]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011c12:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8011c16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011c18:	4b50      	ldr	r3, [pc, #320]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011c1a:	689b      	ldr	r3, [r3, #8]
 8011c1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	689b      	ldr	r3, [r3, #8]
 8011c24:	494d      	ldr	r1, [pc, #308]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011c26:	4313      	orrs	r3, r2
 8011c28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	681b      	ldr	r3, [r3, #0]
 8011c2e:	f003 0301 	and.w	r3, r3, #1
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d044      	beq.n	8011cc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	685b      	ldr	r3, [r3, #4]
 8011c3a:	2b01      	cmp	r3, #1
 8011c3c:	d107      	bne.n	8011c4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011c3e:	4b47      	ldr	r3, [pc, #284]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d119      	bne.n	8011c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011c4a:	2301      	movs	r3, #1
 8011c4c:	e07f      	b.n	8011d4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	685b      	ldr	r3, [r3, #4]
 8011c52:	2b02      	cmp	r3, #2
 8011c54:	d003      	beq.n	8011c5e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8011c5a:	2b03      	cmp	r3, #3
 8011c5c:	d107      	bne.n	8011c6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011c5e:	4b3f      	ldr	r3, [pc, #252]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011c60:	681b      	ldr	r3, [r3, #0]
 8011c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	d109      	bne.n	8011c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011c6a:	2301      	movs	r3, #1
 8011c6c:	e06f      	b.n	8011d4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011c6e:	4b3b      	ldr	r3, [pc, #236]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	f003 0302 	and.w	r3, r3, #2
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d101      	bne.n	8011c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011c7a:	2301      	movs	r3, #1
 8011c7c:	e067      	b.n	8011d4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8011c7e:	4b37      	ldr	r3, [pc, #220]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011c80:	689b      	ldr	r3, [r3, #8]
 8011c82:	f023 0203 	bic.w	r2, r3, #3
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	685b      	ldr	r3, [r3, #4]
 8011c8a:	4934      	ldr	r1, [pc, #208]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011c8c:	4313      	orrs	r3, r2
 8011c8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8011c90:	f7fe f81c 	bl	800fccc <HAL_GetTick>
 8011c94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011c96:	e00a      	b.n	8011cae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011c98:	f7fe f818 	bl	800fccc <HAL_GetTick>
 8011c9c:	4602      	mov	r2, r0
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	1ad3      	subs	r3, r2, r3
 8011ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8011ca6:	4293      	cmp	r3, r2
 8011ca8:	d901      	bls.n	8011cae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8011caa:	2303      	movs	r3, #3
 8011cac:	e04f      	b.n	8011d4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011cae:	4b2b      	ldr	r3, [pc, #172]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011cb0:	689b      	ldr	r3, [r3, #8]
 8011cb2:	f003 020c 	and.w	r2, r3, #12
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	685b      	ldr	r3, [r3, #4]
 8011cba:	009b      	lsls	r3, r3, #2
 8011cbc:	429a      	cmp	r2, r3
 8011cbe:	d1eb      	bne.n	8011c98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8011cc0:	4b25      	ldr	r3, [pc, #148]	; (8011d58 <HAL_RCC_ClockConfig+0x1b8>)
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	f003 030f 	and.w	r3, r3, #15
 8011cc8:	683a      	ldr	r2, [r7, #0]
 8011cca:	429a      	cmp	r2, r3
 8011ccc:	d20c      	bcs.n	8011ce8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011cce:	4b22      	ldr	r3, [pc, #136]	; (8011d58 <HAL_RCC_ClockConfig+0x1b8>)
 8011cd0:	683a      	ldr	r2, [r7, #0]
 8011cd2:	b2d2      	uxtb	r2, r2
 8011cd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8011cd6:	4b20      	ldr	r3, [pc, #128]	; (8011d58 <HAL_RCC_ClockConfig+0x1b8>)
 8011cd8:	681b      	ldr	r3, [r3, #0]
 8011cda:	f003 030f 	and.w	r3, r3, #15
 8011cde:	683a      	ldr	r2, [r7, #0]
 8011ce0:	429a      	cmp	r2, r3
 8011ce2:	d001      	beq.n	8011ce8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8011ce4:	2301      	movs	r3, #1
 8011ce6:	e032      	b.n	8011d4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	f003 0304 	and.w	r3, r3, #4
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d008      	beq.n	8011d06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8011cf4:	4b19      	ldr	r3, [pc, #100]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011cf6:	689b      	ldr	r3, [r3, #8]
 8011cf8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	68db      	ldr	r3, [r3, #12]
 8011d00:	4916      	ldr	r1, [pc, #88]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011d02:	4313      	orrs	r3, r2
 8011d04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	681b      	ldr	r3, [r3, #0]
 8011d0a:	f003 0308 	and.w	r3, r3, #8
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d009      	beq.n	8011d26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8011d12:	4b12      	ldr	r3, [pc, #72]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011d14:	689b      	ldr	r3, [r3, #8]
 8011d16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	691b      	ldr	r3, [r3, #16]
 8011d1e:	00db      	lsls	r3, r3, #3
 8011d20:	490e      	ldr	r1, [pc, #56]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011d22:	4313      	orrs	r3, r2
 8011d24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8011d26:	f000 f821 	bl	8011d6c <HAL_RCC_GetSysClockFreq>
 8011d2a:	4601      	mov	r1, r0
 8011d2c:	4b0b      	ldr	r3, [pc, #44]	; (8011d5c <HAL_RCC_ClockConfig+0x1bc>)
 8011d2e:	689b      	ldr	r3, [r3, #8]
 8011d30:	091b      	lsrs	r3, r3, #4
 8011d32:	f003 030f 	and.w	r3, r3, #15
 8011d36:	4a0a      	ldr	r2, [pc, #40]	; (8011d60 <HAL_RCC_ClockConfig+0x1c0>)
 8011d38:	5cd3      	ldrb	r3, [r2, r3]
 8011d3a:	fa21 f303 	lsr.w	r3, r1, r3
 8011d3e:	4a09      	ldr	r2, [pc, #36]	; (8011d64 <HAL_RCC_ClockConfig+0x1c4>)
 8011d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8011d42:	4b09      	ldr	r3, [pc, #36]	; (8011d68 <HAL_RCC_ClockConfig+0x1c8>)
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	4618      	mov	r0, r3
 8011d48:	f7fd ff7c 	bl	800fc44 <HAL_InitTick>

  return HAL_OK;
 8011d4c:	2300      	movs	r3, #0
}
 8011d4e:	4618      	mov	r0, r3
 8011d50:	3710      	adds	r7, #16
 8011d52:	46bd      	mov	sp, r7
 8011d54:	bd80      	pop	{r7, pc}
 8011d56:	bf00      	nop
 8011d58:	40023c00 	.word	0x40023c00
 8011d5c:	40023800 	.word	0x40023800
 8011d60:	0801a028 	.word	0x0801a028
 8011d64:	2000001c 	.word	0x2000001c
 8011d68:	20000020 	.word	0x20000020

08011d6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8011d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011d6e:	b085      	sub	sp, #20
 8011d70:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8011d72:	2300      	movs	r3, #0
 8011d74:	607b      	str	r3, [r7, #4]
 8011d76:	2300      	movs	r3, #0
 8011d78:	60fb      	str	r3, [r7, #12]
 8011d7a:	2300      	movs	r3, #0
 8011d7c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8011d7e:	2300      	movs	r3, #0
 8011d80:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8011d82:	4b63      	ldr	r3, [pc, #396]	; (8011f10 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8011d84:	689b      	ldr	r3, [r3, #8]
 8011d86:	f003 030c 	and.w	r3, r3, #12
 8011d8a:	2b04      	cmp	r3, #4
 8011d8c:	d007      	beq.n	8011d9e <HAL_RCC_GetSysClockFreq+0x32>
 8011d8e:	2b08      	cmp	r3, #8
 8011d90:	d008      	beq.n	8011da4 <HAL_RCC_GetSysClockFreq+0x38>
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	f040 80b4 	bne.w	8011f00 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8011d98:	4b5e      	ldr	r3, [pc, #376]	; (8011f14 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8011d9a:	60bb      	str	r3, [r7, #8]
       break;
 8011d9c:	e0b3      	b.n	8011f06 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8011d9e:	4b5e      	ldr	r3, [pc, #376]	; (8011f18 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8011da0:	60bb      	str	r3, [r7, #8]
      break;
 8011da2:	e0b0      	b.n	8011f06 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8011da4:	4b5a      	ldr	r3, [pc, #360]	; (8011f10 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8011da6:	685b      	ldr	r3, [r3, #4]
 8011da8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011dac:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8011dae:	4b58      	ldr	r3, [pc, #352]	; (8011f10 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8011db0:	685b      	ldr	r3, [r3, #4]
 8011db2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d04a      	beq.n	8011e50 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011dba:	4b55      	ldr	r3, [pc, #340]	; (8011f10 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8011dbc:	685b      	ldr	r3, [r3, #4]
 8011dbe:	099b      	lsrs	r3, r3, #6
 8011dc0:	f04f 0400 	mov.w	r4, #0
 8011dc4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8011dc8:	f04f 0200 	mov.w	r2, #0
 8011dcc:	ea03 0501 	and.w	r5, r3, r1
 8011dd0:	ea04 0602 	and.w	r6, r4, r2
 8011dd4:	4629      	mov	r1, r5
 8011dd6:	4632      	mov	r2, r6
 8011dd8:	f04f 0300 	mov.w	r3, #0
 8011ddc:	f04f 0400 	mov.w	r4, #0
 8011de0:	0154      	lsls	r4, r2, #5
 8011de2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8011de6:	014b      	lsls	r3, r1, #5
 8011de8:	4619      	mov	r1, r3
 8011dea:	4622      	mov	r2, r4
 8011dec:	1b49      	subs	r1, r1, r5
 8011dee:	eb62 0206 	sbc.w	r2, r2, r6
 8011df2:	f04f 0300 	mov.w	r3, #0
 8011df6:	f04f 0400 	mov.w	r4, #0
 8011dfa:	0194      	lsls	r4, r2, #6
 8011dfc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8011e00:	018b      	lsls	r3, r1, #6
 8011e02:	1a5b      	subs	r3, r3, r1
 8011e04:	eb64 0402 	sbc.w	r4, r4, r2
 8011e08:	f04f 0100 	mov.w	r1, #0
 8011e0c:	f04f 0200 	mov.w	r2, #0
 8011e10:	00e2      	lsls	r2, r4, #3
 8011e12:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8011e16:	00d9      	lsls	r1, r3, #3
 8011e18:	460b      	mov	r3, r1
 8011e1a:	4614      	mov	r4, r2
 8011e1c:	195b      	adds	r3, r3, r5
 8011e1e:	eb44 0406 	adc.w	r4, r4, r6
 8011e22:	f04f 0100 	mov.w	r1, #0
 8011e26:	f04f 0200 	mov.w	r2, #0
 8011e2a:	0262      	lsls	r2, r4, #9
 8011e2c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8011e30:	0259      	lsls	r1, r3, #9
 8011e32:	460b      	mov	r3, r1
 8011e34:	4614      	mov	r4, r2
 8011e36:	4618      	mov	r0, r3
 8011e38:	4621      	mov	r1, r4
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	f04f 0400 	mov.w	r4, #0
 8011e40:	461a      	mov	r2, r3
 8011e42:	4623      	mov	r3, r4
 8011e44:	f7f6 fe58 	bl	8008af8 <__aeabi_uldivmod>
 8011e48:	4603      	mov	r3, r0
 8011e4a:	460c      	mov	r4, r1
 8011e4c:	60fb      	str	r3, [r7, #12]
 8011e4e:	e049      	b.n	8011ee4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011e50:	4b2f      	ldr	r3, [pc, #188]	; (8011f10 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8011e52:	685b      	ldr	r3, [r3, #4]
 8011e54:	099b      	lsrs	r3, r3, #6
 8011e56:	f04f 0400 	mov.w	r4, #0
 8011e5a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8011e5e:	f04f 0200 	mov.w	r2, #0
 8011e62:	ea03 0501 	and.w	r5, r3, r1
 8011e66:	ea04 0602 	and.w	r6, r4, r2
 8011e6a:	4629      	mov	r1, r5
 8011e6c:	4632      	mov	r2, r6
 8011e6e:	f04f 0300 	mov.w	r3, #0
 8011e72:	f04f 0400 	mov.w	r4, #0
 8011e76:	0154      	lsls	r4, r2, #5
 8011e78:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8011e7c:	014b      	lsls	r3, r1, #5
 8011e7e:	4619      	mov	r1, r3
 8011e80:	4622      	mov	r2, r4
 8011e82:	1b49      	subs	r1, r1, r5
 8011e84:	eb62 0206 	sbc.w	r2, r2, r6
 8011e88:	f04f 0300 	mov.w	r3, #0
 8011e8c:	f04f 0400 	mov.w	r4, #0
 8011e90:	0194      	lsls	r4, r2, #6
 8011e92:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8011e96:	018b      	lsls	r3, r1, #6
 8011e98:	1a5b      	subs	r3, r3, r1
 8011e9a:	eb64 0402 	sbc.w	r4, r4, r2
 8011e9e:	f04f 0100 	mov.w	r1, #0
 8011ea2:	f04f 0200 	mov.w	r2, #0
 8011ea6:	00e2      	lsls	r2, r4, #3
 8011ea8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8011eac:	00d9      	lsls	r1, r3, #3
 8011eae:	460b      	mov	r3, r1
 8011eb0:	4614      	mov	r4, r2
 8011eb2:	195b      	adds	r3, r3, r5
 8011eb4:	eb44 0406 	adc.w	r4, r4, r6
 8011eb8:	f04f 0100 	mov.w	r1, #0
 8011ebc:	f04f 0200 	mov.w	r2, #0
 8011ec0:	02a2      	lsls	r2, r4, #10
 8011ec2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8011ec6:	0299      	lsls	r1, r3, #10
 8011ec8:	460b      	mov	r3, r1
 8011eca:	4614      	mov	r4, r2
 8011ecc:	4618      	mov	r0, r3
 8011ece:	4621      	mov	r1, r4
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	f04f 0400 	mov.w	r4, #0
 8011ed6:	461a      	mov	r2, r3
 8011ed8:	4623      	mov	r3, r4
 8011eda:	f7f6 fe0d 	bl	8008af8 <__aeabi_uldivmod>
 8011ede:	4603      	mov	r3, r0
 8011ee0:	460c      	mov	r4, r1
 8011ee2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8011ee4:	4b0a      	ldr	r3, [pc, #40]	; (8011f10 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8011ee6:	685b      	ldr	r3, [r3, #4]
 8011ee8:	0c1b      	lsrs	r3, r3, #16
 8011eea:	f003 0303 	and.w	r3, r3, #3
 8011eee:	3301      	adds	r3, #1
 8011ef0:	005b      	lsls	r3, r3, #1
 8011ef2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8011ef4:	68fa      	ldr	r2, [r7, #12]
 8011ef6:	683b      	ldr	r3, [r7, #0]
 8011ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8011efc:	60bb      	str	r3, [r7, #8]
      break;
 8011efe:	e002      	b.n	8011f06 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8011f00:	4b04      	ldr	r3, [pc, #16]	; (8011f14 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8011f02:	60bb      	str	r3, [r7, #8]
      break;
 8011f04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8011f06:	68bb      	ldr	r3, [r7, #8]
}
 8011f08:	4618      	mov	r0, r3
 8011f0a:	3714      	adds	r7, #20
 8011f0c:	46bd      	mov	sp, r7
 8011f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f10:	40023800 	.word	0x40023800
 8011f14:	00f42400 	.word	0x00f42400
 8011f18:	007a1200 	.word	0x007a1200

08011f1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8011f1c:	b480      	push	{r7}
 8011f1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8011f20:	4b03      	ldr	r3, [pc, #12]	; (8011f30 <HAL_RCC_GetHCLKFreq+0x14>)
 8011f22:	681b      	ldr	r3, [r3, #0]
}
 8011f24:	4618      	mov	r0, r3
 8011f26:	46bd      	mov	sp, r7
 8011f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f2c:	4770      	bx	lr
 8011f2e:	bf00      	nop
 8011f30:	2000001c 	.word	0x2000001c

08011f34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011f34:	b580      	push	{r7, lr}
 8011f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8011f38:	f7ff fff0 	bl	8011f1c <HAL_RCC_GetHCLKFreq>
 8011f3c:	4601      	mov	r1, r0
 8011f3e:	4b05      	ldr	r3, [pc, #20]	; (8011f54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8011f40:	689b      	ldr	r3, [r3, #8]
 8011f42:	0a9b      	lsrs	r3, r3, #10
 8011f44:	f003 0307 	and.w	r3, r3, #7
 8011f48:	4a03      	ldr	r2, [pc, #12]	; (8011f58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8011f4a:	5cd3      	ldrb	r3, [r2, r3]
 8011f4c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8011f50:	4618      	mov	r0, r3
 8011f52:	bd80      	pop	{r7, pc}
 8011f54:	40023800 	.word	0x40023800
 8011f58:	0801a038 	.word	0x0801a038

08011f5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8011f5c:	b580      	push	{r7, lr}
 8011f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8011f60:	f7ff ffdc 	bl	8011f1c <HAL_RCC_GetHCLKFreq>
 8011f64:	4601      	mov	r1, r0
 8011f66:	4b05      	ldr	r3, [pc, #20]	; (8011f7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8011f68:	689b      	ldr	r3, [r3, #8]
 8011f6a:	0b5b      	lsrs	r3, r3, #13
 8011f6c:	f003 0307 	and.w	r3, r3, #7
 8011f70:	4a03      	ldr	r2, [pc, #12]	; (8011f80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8011f72:	5cd3      	ldrb	r3, [r2, r3]
 8011f74:	fa21 f303 	lsr.w	r3, r1, r3
}
 8011f78:	4618      	mov	r0, r3
 8011f7a:	bd80      	pop	{r7, pc}
 8011f7c:	40023800 	.word	0x40023800
 8011f80:	0801a038 	.word	0x0801a038

08011f84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8011f84:	b580      	push	{r7, lr}
 8011f86:	b082      	sub	sp, #8
 8011f88:	af00      	add	r7, sp, #0
 8011f8a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d101      	bne.n	8011f96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8011f92:	2301      	movs	r3, #1
 8011f94:	e056      	b.n	8012044 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011f96:	687b      	ldr	r3, [r7, #4]
 8011f98:	2200      	movs	r2, #0
 8011f9a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8011fa2:	b2db      	uxtb	r3, r3
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d106      	bne.n	8011fb6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	2200      	movs	r2, #0
 8011fac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8011fb0:	6878      	ldr	r0, [r7, #4]
 8011fb2:	f7fc fe5f 	bl	800ec74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	2202      	movs	r2, #2
 8011fba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	681a      	ldr	r2, [r3, #0]
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011fcc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	685a      	ldr	r2, [r3, #4]
 8011fd2:	687b      	ldr	r3, [r7, #4]
 8011fd4:	689b      	ldr	r3, [r3, #8]
 8011fd6:	431a      	orrs	r2, r3
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	68db      	ldr	r3, [r3, #12]
 8011fdc:	431a      	orrs	r2, r3
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	691b      	ldr	r3, [r3, #16]
 8011fe2:	431a      	orrs	r2, r3
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	695b      	ldr	r3, [r3, #20]
 8011fe8:	431a      	orrs	r2, r3
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	699b      	ldr	r3, [r3, #24]
 8011fee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011ff2:	431a      	orrs	r2, r3
 8011ff4:	687b      	ldr	r3, [r7, #4]
 8011ff6:	69db      	ldr	r3, [r3, #28]
 8011ff8:	431a      	orrs	r2, r3
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	6a1b      	ldr	r3, [r3, #32]
 8011ffe:	ea42 0103 	orr.w	r1, r2, r3
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	681b      	ldr	r3, [r3, #0]
 801200a:	430a      	orrs	r2, r1
 801200c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	699b      	ldr	r3, [r3, #24]
 8012012:	0c1b      	lsrs	r3, r3, #16
 8012014:	f003 0104 	and.w	r1, r3, #4
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	681b      	ldr	r3, [r3, #0]
 8012020:	430a      	orrs	r2, r1
 8012022:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	681b      	ldr	r3, [r3, #0]
 8012028:	69da      	ldr	r2, [r3, #28]
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	681b      	ldr	r3, [r3, #0]
 801202e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8012032:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	2200      	movs	r2, #0
 8012038:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	2201      	movs	r2, #1
 801203e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8012042:	2300      	movs	r3, #0
}
 8012044:	4618      	mov	r0, r3
 8012046:	3708      	adds	r7, #8
 8012048:	46bd      	mov	sp, r7
 801204a:	bd80      	pop	{r7, pc}

0801204c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801204c:	b580      	push	{r7, lr}
 801204e:	b088      	sub	sp, #32
 8012050:	af00      	add	r7, sp, #0
 8012052:	60f8      	str	r0, [r7, #12]
 8012054:	60b9      	str	r1, [r7, #8]
 8012056:	603b      	str	r3, [r7, #0]
 8012058:	4613      	mov	r3, r2
 801205a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 801205c:	2300      	movs	r3, #0
 801205e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012060:	68fb      	ldr	r3, [r7, #12]
 8012062:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012066:	2b01      	cmp	r3, #1
 8012068:	d101      	bne.n	801206e <HAL_SPI_Transmit+0x22>
 801206a:	2302      	movs	r3, #2
 801206c:	e11e      	b.n	80122ac <HAL_SPI_Transmit+0x260>
 801206e:	68fb      	ldr	r3, [r7, #12]
 8012070:	2201      	movs	r2, #1
 8012072:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012076:	f7fd fe29 	bl	800fccc <HAL_GetTick>
 801207a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 801207c:	88fb      	ldrh	r3, [r7, #6]
 801207e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8012080:	68fb      	ldr	r3, [r7, #12]
 8012082:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012086:	b2db      	uxtb	r3, r3
 8012088:	2b01      	cmp	r3, #1
 801208a:	d002      	beq.n	8012092 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 801208c:	2302      	movs	r3, #2
 801208e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8012090:	e103      	b.n	801229a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8012092:	68bb      	ldr	r3, [r7, #8]
 8012094:	2b00      	cmp	r3, #0
 8012096:	d002      	beq.n	801209e <HAL_SPI_Transmit+0x52>
 8012098:	88fb      	ldrh	r3, [r7, #6]
 801209a:	2b00      	cmp	r3, #0
 801209c:	d102      	bne.n	80120a4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 801209e:	2301      	movs	r3, #1
 80120a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80120a2:	e0fa      	b.n	801229a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80120a4:	68fb      	ldr	r3, [r7, #12]
 80120a6:	2203      	movs	r2, #3
 80120a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	2200      	movs	r2, #0
 80120b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80120b2:	68fb      	ldr	r3, [r7, #12]
 80120b4:	68ba      	ldr	r2, [r7, #8]
 80120b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80120b8:	68fb      	ldr	r3, [r7, #12]
 80120ba:	88fa      	ldrh	r2, [r7, #6]
 80120bc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	88fa      	ldrh	r2, [r7, #6]
 80120c2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80120c4:	68fb      	ldr	r3, [r7, #12]
 80120c6:	2200      	movs	r2, #0
 80120c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80120ca:	68fb      	ldr	r3, [r7, #12]
 80120cc:	2200      	movs	r2, #0
 80120ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80120d0:	68fb      	ldr	r3, [r7, #12]
 80120d2:	2200      	movs	r2, #0
 80120d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80120d6:	68fb      	ldr	r3, [r7, #12]
 80120d8:	2200      	movs	r2, #0
 80120da:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	2200      	movs	r2, #0
 80120e0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	689b      	ldr	r3, [r3, #8]
 80120e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80120ea:	d107      	bne.n	80120fc <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80120ec:	68fb      	ldr	r3, [r7, #12]
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	681a      	ldr	r2, [r3, #0]
 80120f2:	68fb      	ldr	r3, [r7, #12]
 80120f4:	681b      	ldr	r3, [r3, #0]
 80120f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80120fa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80120fc:	68fb      	ldr	r3, [r7, #12]
 80120fe:	681b      	ldr	r3, [r3, #0]
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012106:	2b40      	cmp	r3, #64	; 0x40
 8012108:	d007      	beq.n	801211a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801210a:	68fb      	ldr	r3, [r7, #12]
 801210c:	681b      	ldr	r3, [r3, #0]
 801210e:	681a      	ldr	r2, [r3, #0]
 8012110:	68fb      	ldr	r3, [r7, #12]
 8012112:	681b      	ldr	r3, [r3, #0]
 8012114:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012118:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 801211a:	68fb      	ldr	r3, [r7, #12]
 801211c:	68db      	ldr	r3, [r3, #12]
 801211e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012122:	d14b      	bne.n	80121bc <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012124:	68fb      	ldr	r3, [r7, #12]
 8012126:	685b      	ldr	r3, [r3, #4]
 8012128:	2b00      	cmp	r3, #0
 801212a:	d002      	beq.n	8012132 <HAL_SPI_Transmit+0xe6>
 801212c:	8afb      	ldrh	r3, [r7, #22]
 801212e:	2b01      	cmp	r3, #1
 8012130:	d13e      	bne.n	80121b0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012136:	881a      	ldrh	r2, [r3, #0]
 8012138:	68fb      	ldr	r3, [r7, #12]
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 801213e:	68fb      	ldr	r3, [r7, #12]
 8012140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012142:	1c9a      	adds	r2, r3, #2
 8012144:	68fb      	ldr	r3, [r7, #12]
 8012146:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801214c:	b29b      	uxth	r3, r3
 801214e:	3b01      	subs	r3, #1
 8012150:	b29a      	uxth	r2, r3
 8012152:	68fb      	ldr	r3, [r7, #12]
 8012154:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8012156:	e02b      	b.n	80121b0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	689b      	ldr	r3, [r3, #8]
 801215e:	f003 0302 	and.w	r3, r3, #2
 8012162:	2b02      	cmp	r3, #2
 8012164:	d112      	bne.n	801218c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801216a:	881a      	ldrh	r2, [r3, #0]
 801216c:	68fb      	ldr	r3, [r7, #12]
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012172:	68fb      	ldr	r3, [r7, #12]
 8012174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012176:	1c9a      	adds	r2, r3, #2
 8012178:	68fb      	ldr	r3, [r7, #12]
 801217a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012180:	b29b      	uxth	r3, r3
 8012182:	3b01      	subs	r3, #1
 8012184:	b29a      	uxth	r2, r3
 8012186:	68fb      	ldr	r3, [r7, #12]
 8012188:	86da      	strh	r2, [r3, #54]	; 0x36
 801218a:	e011      	b.n	80121b0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801218c:	f7fd fd9e 	bl	800fccc <HAL_GetTick>
 8012190:	4602      	mov	r2, r0
 8012192:	69bb      	ldr	r3, [r7, #24]
 8012194:	1ad3      	subs	r3, r2, r3
 8012196:	683a      	ldr	r2, [r7, #0]
 8012198:	429a      	cmp	r2, r3
 801219a:	d803      	bhi.n	80121a4 <HAL_SPI_Transmit+0x158>
 801219c:	683b      	ldr	r3, [r7, #0]
 801219e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80121a2:	d102      	bne.n	80121aa <HAL_SPI_Transmit+0x15e>
 80121a4:	683b      	ldr	r3, [r7, #0]
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d102      	bne.n	80121b0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80121aa:	2303      	movs	r3, #3
 80121ac:	77fb      	strb	r3, [r7, #31]
          goto error;
 80121ae:	e074      	b.n	801229a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80121b4:	b29b      	uxth	r3, r3
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d1ce      	bne.n	8012158 <HAL_SPI_Transmit+0x10c>
 80121ba:	e04c      	b.n	8012256 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80121bc:	68fb      	ldr	r3, [r7, #12]
 80121be:	685b      	ldr	r3, [r3, #4]
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d002      	beq.n	80121ca <HAL_SPI_Transmit+0x17e>
 80121c4:	8afb      	ldrh	r3, [r7, #22]
 80121c6:	2b01      	cmp	r3, #1
 80121c8:	d140      	bne.n	801224c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80121ca:	68fb      	ldr	r3, [r7, #12]
 80121cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	330c      	adds	r3, #12
 80121d4:	7812      	ldrb	r2, [r2, #0]
 80121d6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80121d8:	68fb      	ldr	r3, [r7, #12]
 80121da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80121dc:	1c5a      	adds	r2, r3, #1
 80121de:	68fb      	ldr	r3, [r7, #12]
 80121e0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80121e2:	68fb      	ldr	r3, [r7, #12]
 80121e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80121e6:	b29b      	uxth	r3, r3
 80121e8:	3b01      	subs	r3, #1
 80121ea:	b29a      	uxth	r2, r3
 80121ec:	68fb      	ldr	r3, [r7, #12]
 80121ee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80121f0:	e02c      	b.n	801224c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	681b      	ldr	r3, [r3, #0]
 80121f6:	689b      	ldr	r3, [r3, #8]
 80121f8:	f003 0302 	and.w	r3, r3, #2
 80121fc:	2b02      	cmp	r3, #2
 80121fe:	d113      	bne.n	8012228 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012200:	68fb      	ldr	r3, [r7, #12]
 8012202:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012204:	68fb      	ldr	r3, [r7, #12]
 8012206:	681b      	ldr	r3, [r3, #0]
 8012208:	330c      	adds	r3, #12
 801220a:	7812      	ldrb	r2, [r2, #0]
 801220c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012212:	1c5a      	adds	r2, r3, #1
 8012214:	68fb      	ldr	r3, [r7, #12]
 8012216:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801221c:	b29b      	uxth	r3, r3
 801221e:	3b01      	subs	r3, #1
 8012220:	b29a      	uxth	r2, r3
 8012222:	68fb      	ldr	r3, [r7, #12]
 8012224:	86da      	strh	r2, [r3, #54]	; 0x36
 8012226:	e011      	b.n	801224c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012228:	f7fd fd50 	bl	800fccc <HAL_GetTick>
 801222c:	4602      	mov	r2, r0
 801222e:	69bb      	ldr	r3, [r7, #24]
 8012230:	1ad3      	subs	r3, r2, r3
 8012232:	683a      	ldr	r2, [r7, #0]
 8012234:	429a      	cmp	r2, r3
 8012236:	d803      	bhi.n	8012240 <HAL_SPI_Transmit+0x1f4>
 8012238:	683b      	ldr	r3, [r7, #0]
 801223a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801223e:	d102      	bne.n	8012246 <HAL_SPI_Transmit+0x1fa>
 8012240:	683b      	ldr	r3, [r7, #0]
 8012242:	2b00      	cmp	r3, #0
 8012244:	d102      	bne.n	801224c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8012246:	2303      	movs	r3, #3
 8012248:	77fb      	strb	r3, [r7, #31]
          goto error;
 801224a:	e026      	b.n	801229a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012250:	b29b      	uxth	r3, r3
 8012252:	2b00      	cmp	r3, #0
 8012254:	d1cd      	bne.n	80121f2 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012256:	69ba      	ldr	r2, [r7, #24]
 8012258:	6839      	ldr	r1, [r7, #0]
 801225a:	68f8      	ldr	r0, [r7, #12]
 801225c:	f000 fba4 	bl	80129a8 <SPI_EndRxTxTransaction>
 8012260:	4603      	mov	r3, r0
 8012262:	2b00      	cmp	r3, #0
 8012264:	d002      	beq.n	801226c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	2220      	movs	r2, #32
 801226a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 801226c:	68fb      	ldr	r3, [r7, #12]
 801226e:	689b      	ldr	r3, [r3, #8]
 8012270:	2b00      	cmp	r3, #0
 8012272:	d10a      	bne.n	801228a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012274:	2300      	movs	r3, #0
 8012276:	613b      	str	r3, [r7, #16]
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	68db      	ldr	r3, [r3, #12]
 801227e:	613b      	str	r3, [r7, #16]
 8012280:	68fb      	ldr	r3, [r7, #12]
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	689b      	ldr	r3, [r3, #8]
 8012286:	613b      	str	r3, [r7, #16]
 8012288:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801228e:	2b00      	cmp	r3, #0
 8012290:	d002      	beq.n	8012298 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8012292:	2301      	movs	r3, #1
 8012294:	77fb      	strb	r3, [r7, #31]
 8012296:	e000      	b.n	801229a <HAL_SPI_Transmit+0x24e>
  }

error:
 8012298:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	2201      	movs	r2, #1
 801229e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80122a2:	68fb      	ldr	r3, [r7, #12]
 80122a4:	2200      	movs	r2, #0
 80122a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80122aa:	7ffb      	ldrb	r3, [r7, #31]
}
 80122ac:	4618      	mov	r0, r3
 80122ae:	3720      	adds	r7, #32
 80122b0:	46bd      	mov	sp, r7
 80122b2:	bd80      	pop	{r7, pc}

080122b4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80122b4:	b580      	push	{r7, lr}
 80122b6:	b088      	sub	sp, #32
 80122b8:	af02      	add	r7, sp, #8
 80122ba:	60f8      	str	r0, [r7, #12]
 80122bc:	60b9      	str	r1, [r7, #8]
 80122be:	603b      	str	r3, [r7, #0]
 80122c0:	4613      	mov	r3, r2
 80122c2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80122c4:	2300      	movs	r3, #0
 80122c6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80122c8:	68fb      	ldr	r3, [r7, #12]
 80122ca:	685b      	ldr	r3, [r3, #4]
 80122cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80122d0:	d112      	bne.n	80122f8 <HAL_SPI_Receive+0x44>
 80122d2:	68fb      	ldr	r3, [r7, #12]
 80122d4:	689b      	ldr	r3, [r3, #8]
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d10e      	bne.n	80122f8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80122da:	68fb      	ldr	r3, [r7, #12]
 80122dc:	2204      	movs	r2, #4
 80122de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80122e2:	88fa      	ldrh	r2, [r7, #6]
 80122e4:	683b      	ldr	r3, [r7, #0]
 80122e6:	9300      	str	r3, [sp, #0]
 80122e8:	4613      	mov	r3, r2
 80122ea:	68ba      	ldr	r2, [r7, #8]
 80122ec:	68b9      	ldr	r1, [r7, #8]
 80122ee:	68f8      	ldr	r0, [r7, #12]
 80122f0:	f000 f8e9 	bl	80124c6 <HAL_SPI_TransmitReceive>
 80122f4:	4603      	mov	r3, r0
 80122f6:	e0e2      	b.n	80124be <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80122f8:	68fb      	ldr	r3, [r7, #12]
 80122fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80122fe:	2b01      	cmp	r3, #1
 8012300:	d101      	bne.n	8012306 <HAL_SPI_Receive+0x52>
 8012302:	2302      	movs	r3, #2
 8012304:	e0db      	b.n	80124be <HAL_SPI_Receive+0x20a>
 8012306:	68fb      	ldr	r3, [r7, #12]
 8012308:	2201      	movs	r2, #1
 801230a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 801230e:	f7fd fcdd 	bl	800fccc <HAL_GetTick>
 8012312:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801231a:	b2db      	uxtb	r3, r3
 801231c:	2b01      	cmp	r3, #1
 801231e:	d002      	beq.n	8012326 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8012320:	2302      	movs	r3, #2
 8012322:	75fb      	strb	r3, [r7, #23]
    goto error;
 8012324:	e0c2      	b.n	80124ac <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8012326:	68bb      	ldr	r3, [r7, #8]
 8012328:	2b00      	cmp	r3, #0
 801232a:	d002      	beq.n	8012332 <HAL_SPI_Receive+0x7e>
 801232c:	88fb      	ldrh	r3, [r7, #6]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d102      	bne.n	8012338 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8012332:	2301      	movs	r3, #1
 8012334:	75fb      	strb	r3, [r7, #23]
    goto error;
 8012336:	e0b9      	b.n	80124ac <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	2204      	movs	r2, #4
 801233c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012340:	68fb      	ldr	r3, [r7, #12]
 8012342:	2200      	movs	r2, #0
 8012344:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8012346:	68fb      	ldr	r3, [r7, #12]
 8012348:	68ba      	ldr	r2, [r7, #8]
 801234a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	88fa      	ldrh	r2, [r7, #6]
 8012350:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8012352:	68fb      	ldr	r3, [r7, #12]
 8012354:	88fa      	ldrh	r2, [r7, #6]
 8012356:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	2200      	movs	r2, #0
 801235c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 801235e:	68fb      	ldr	r3, [r7, #12]
 8012360:	2200      	movs	r2, #0
 8012362:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8012364:	68fb      	ldr	r3, [r7, #12]
 8012366:	2200      	movs	r2, #0
 8012368:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 801236a:	68fb      	ldr	r3, [r7, #12]
 801236c:	2200      	movs	r2, #0
 801236e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8012370:	68fb      	ldr	r3, [r7, #12]
 8012372:	2200      	movs	r2, #0
 8012374:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012376:	68fb      	ldr	r3, [r7, #12]
 8012378:	689b      	ldr	r3, [r3, #8]
 801237a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801237e:	d107      	bne.n	8012390 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8012380:	68fb      	ldr	r3, [r7, #12]
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	681a      	ldr	r2, [r3, #0]
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	681b      	ldr	r3, [r3, #0]
 801238a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 801238e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012390:	68fb      	ldr	r3, [r7, #12]
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	681b      	ldr	r3, [r3, #0]
 8012396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801239a:	2b40      	cmp	r3, #64	; 0x40
 801239c:	d007      	beq.n	80123ae <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	681b      	ldr	r3, [r3, #0]
 80123a2:	681a      	ldr	r2, [r3, #0]
 80123a4:	68fb      	ldr	r3, [r7, #12]
 80123a6:	681b      	ldr	r3, [r3, #0]
 80123a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80123ac:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80123ae:	68fb      	ldr	r3, [r7, #12]
 80123b0:	68db      	ldr	r3, [r3, #12]
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d162      	bne.n	801247c <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80123b6:	e02e      	b.n	8012416 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80123b8:	68fb      	ldr	r3, [r7, #12]
 80123ba:	681b      	ldr	r3, [r3, #0]
 80123bc:	689b      	ldr	r3, [r3, #8]
 80123be:	f003 0301 	and.w	r3, r3, #1
 80123c2:	2b01      	cmp	r3, #1
 80123c4:	d115      	bne.n	80123f2 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80123c6:	68fb      	ldr	r3, [r7, #12]
 80123c8:	681b      	ldr	r3, [r3, #0]
 80123ca:	f103 020c 	add.w	r2, r3, #12
 80123ce:	68fb      	ldr	r3, [r7, #12]
 80123d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80123d2:	7812      	ldrb	r2, [r2, #0]
 80123d4:	b2d2      	uxtb	r2, r2
 80123d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80123d8:	68fb      	ldr	r3, [r7, #12]
 80123da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80123dc:	1c5a      	adds	r2, r3, #1
 80123de:	68fb      	ldr	r3, [r7, #12]
 80123e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80123e2:	68fb      	ldr	r3, [r7, #12]
 80123e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80123e6:	b29b      	uxth	r3, r3
 80123e8:	3b01      	subs	r3, #1
 80123ea:	b29a      	uxth	r2, r3
 80123ec:	68fb      	ldr	r3, [r7, #12]
 80123ee:	87da      	strh	r2, [r3, #62]	; 0x3e
 80123f0:	e011      	b.n	8012416 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80123f2:	f7fd fc6b 	bl	800fccc <HAL_GetTick>
 80123f6:	4602      	mov	r2, r0
 80123f8:	693b      	ldr	r3, [r7, #16]
 80123fa:	1ad3      	subs	r3, r2, r3
 80123fc:	683a      	ldr	r2, [r7, #0]
 80123fe:	429a      	cmp	r2, r3
 8012400:	d803      	bhi.n	801240a <HAL_SPI_Receive+0x156>
 8012402:	683b      	ldr	r3, [r7, #0]
 8012404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012408:	d102      	bne.n	8012410 <HAL_SPI_Receive+0x15c>
 801240a:	683b      	ldr	r3, [r7, #0]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d102      	bne.n	8012416 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8012410:	2303      	movs	r3, #3
 8012412:	75fb      	strb	r3, [r7, #23]
          goto error;
 8012414:	e04a      	b.n	80124ac <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8012416:	68fb      	ldr	r3, [r7, #12]
 8012418:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801241a:	b29b      	uxth	r3, r3
 801241c:	2b00      	cmp	r3, #0
 801241e:	d1cb      	bne.n	80123b8 <HAL_SPI_Receive+0x104>
 8012420:	e031      	b.n	8012486 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8012422:	68fb      	ldr	r3, [r7, #12]
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	689b      	ldr	r3, [r3, #8]
 8012428:	f003 0301 	and.w	r3, r3, #1
 801242c:	2b01      	cmp	r3, #1
 801242e:	d113      	bne.n	8012458 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8012430:	68fb      	ldr	r3, [r7, #12]
 8012432:	681b      	ldr	r3, [r3, #0]
 8012434:	68da      	ldr	r2, [r3, #12]
 8012436:	68fb      	ldr	r3, [r7, #12]
 8012438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801243a:	b292      	uxth	r2, r2
 801243c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012442:	1c9a      	adds	r2, r3, #2
 8012444:	68fb      	ldr	r3, [r7, #12]
 8012446:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801244c:	b29b      	uxth	r3, r3
 801244e:	3b01      	subs	r3, #1
 8012450:	b29a      	uxth	r2, r3
 8012452:	68fb      	ldr	r3, [r7, #12]
 8012454:	87da      	strh	r2, [r3, #62]	; 0x3e
 8012456:	e011      	b.n	801247c <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012458:	f7fd fc38 	bl	800fccc <HAL_GetTick>
 801245c:	4602      	mov	r2, r0
 801245e:	693b      	ldr	r3, [r7, #16]
 8012460:	1ad3      	subs	r3, r2, r3
 8012462:	683a      	ldr	r2, [r7, #0]
 8012464:	429a      	cmp	r2, r3
 8012466:	d803      	bhi.n	8012470 <HAL_SPI_Receive+0x1bc>
 8012468:	683b      	ldr	r3, [r7, #0]
 801246a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801246e:	d102      	bne.n	8012476 <HAL_SPI_Receive+0x1c2>
 8012470:	683b      	ldr	r3, [r7, #0]
 8012472:	2b00      	cmp	r3, #0
 8012474:	d102      	bne.n	801247c <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8012476:	2303      	movs	r3, #3
 8012478:	75fb      	strb	r3, [r7, #23]
          goto error;
 801247a:	e017      	b.n	80124ac <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012480:	b29b      	uxth	r3, r3
 8012482:	2b00      	cmp	r3, #0
 8012484:	d1cd      	bne.n	8012422 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012486:	693a      	ldr	r2, [r7, #16]
 8012488:	6839      	ldr	r1, [r7, #0]
 801248a:	68f8      	ldr	r0, [r7, #12]
 801248c:	f000 fa27 	bl	80128de <SPI_EndRxTransaction>
 8012490:	4603      	mov	r3, r0
 8012492:	2b00      	cmp	r3, #0
 8012494:	d002      	beq.n	801249c <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	2220      	movs	r2, #32
 801249a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801249c:	68fb      	ldr	r3, [r7, #12]
 801249e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d002      	beq.n	80124aa <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80124a4:	2301      	movs	r3, #1
 80124a6:	75fb      	strb	r3, [r7, #23]
 80124a8:	e000      	b.n	80124ac <HAL_SPI_Receive+0x1f8>
  }

error :
 80124aa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	2201      	movs	r2, #1
 80124b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80124b4:	68fb      	ldr	r3, [r7, #12]
 80124b6:	2200      	movs	r2, #0
 80124b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80124bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80124be:	4618      	mov	r0, r3
 80124c0:	3718      	adds	r7, #24
 80124c2:	46bd      	mov	sp, r7
 80124c4:	bd80      	pop	{r7, pc}

080124c6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80124c6:	b580      	push	{r7, lr}
 80124c8:	b08c      	sub	sp, #48	; 0x30
 80124ca:	af00      	add	r7, sp, #0
 80124cc:	60f8      	str	r0, [r7, #12]
 80124ce:	60b9      	str	r1, [r7, #8]
 80124d0:	607a      	str	r2, [r7, #4]
 80124d2:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80124d4:	2301      	movs	r3, #1
 80124d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80124d8:	2300      	movs	r3, #0
 80124da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80124de:	68fb      	ldr	r3, [r7, #12]
 80124e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80124e4:	2b01      	cmp	r3, #1
 80124e6:	d101      	bne.n	80124ec <HAL_SPI_TransmitReceive+0x26>
 80124e8:	2302      	movs	r3, #2
 80124ea:	e18a      	b.n	8012802 <HAL_SPI_TransmitReceive+0x33c>
 80124ec:	68fb      	ldr	r3, [r7, #12]
 80124ee:	2201      	movs	r2, #1
 80124f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80124f4:	f7fd fbea 	bl	800fccc <HAL_GetTick>
 80124f8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80124fa:	68fb      	ldr	r3, [r7, #12]
 80124fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012500:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8012504:	68fb      	ldr	r3, [r7, #12]
 8012506:	685b      	ldr	r3, [r3, #4]
 8012508:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 801250a:	887b      	ldrh	r3, [r7, #2]
 801250c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 801250e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012512:	2b01      	cmp	r3, #1
 8012514:	d00f      	beq.n	8012536 <HAL_SPI_TransmitReceive+0x70>
 8012516:	69fb      	ldr	r3, [r7, #28]
 8012518:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801251c:	d107      	bne.n	801252e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 801251e:	68fb      	ldr	r3, [r7, #12]
 8012520:	689b      	ldr	r3, [r3, #8]
 8012522:	2b00      	cmp	r3, #0
 8012524:	d103      	bne.n	801252e <HAL_SPI_TransmitReceive+0x68>
 8012526:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801252a:	2b04      	cmp	r3, #4
 801252c:	d003      	beq.n	8012536 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 801252e:	2302      	movs	r3, #2
 8012530:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8012534:	e15b      	b.n	80127ee <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8012536:	68bb      	ldr	r3, [r7, #8]
 8012538:	2b00      	cmp	r3, #0
 801253a:	d005      	beq.n	8012548 <HAL_SPI_TransmitReceive+0x82>
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	2b00      	cmp	r3, #0
 8012540:	d002      	beq.n	8012548 <HAL_SPI_TransmitReceive+0x82>
 8012542:	887b      	ldrh	r3, [r7, #2]
 8012544:	2b00      	cmp	r3, #0
 8012546:	d103      	bne.n	8012550 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8012548:	2301      	movs	r3, #1
 801254a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 801254e:	e14e      	b.n	80127ee <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8012550:	68fb      	ldr	r3, [r7, #12]
 8012552:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012556:	b2db      	uxtb	r3, r3
 8012558:	2b04      	cmp	r3, #4
 801255a:	d003      	beq.n	8012564 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 801255c:	68fb      	ldr	r3, [r7, #12]
 801255e:	2205      	movs	r2, #5
 8012560:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012564:	68fb      	ldr	r3, [r7, #12]
 8012566:	2200      	movs	r2, #0
 8012568:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 801256a:	68fb      	ldr	r3, [r7, #12]
 801256c:	687a      	ldr	r2, [r7, #4]
 801256e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8012570:	68fb      	ldr	r3, [r7, #12]
 8012572:	887a      	ldrh	r2, [r7, #2]
 8012574:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8012576:	68fb      	ldr	r3, [r7, #12]
 8012578:	887a      	ldrh	r2, [r7, #2]
 801257a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	68ba      	ldr	r2, [r7, #8]
 8012580:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	887a      	ldrh	r2, [r7, #2]
 8012586:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8012588:	68fb      	ldr	r3, [r7, #12]
 801258a:	887a      	ldrh	r2, [r7, #2]
 801258c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 801258e:	68fb      	ldr	r3, [r7, #12]
 8012590:	2200      	movs	r2, #0
 8012592:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8012594:	68fb      	ldr	r3, [r7, #12]
 8012596:	2200      	movs	r2, #0
 8012598:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801259a:	68fb      	ldr	r3, [r7, #12]
 801259c:	681b      	ldr	r3, [r3, #0]
 801259e:	681b      	ldr	r3, [r3, #0]
 80125a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80125a4:	2b40      	cmp	r3, #64	; 0x40
 80125a6:	d007      	beq.n	80125b8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80125a8:	68fb      	ldr	r3, [r7, #12]
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	681a      	ldr	r2, [r3, #0]
 80125ae:	68fb      	ldr	r3, [r7, #12]
 80125b0:	681b      	ldr	r3, [r3, #0]
 80125b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80125b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	68db      	ldr	r3, [r3, #12]
 80125bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80125c0:	d178      	bne.n	80126b4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	685b      	ldr	r3, [r3, #4]
 80125c6:	2b00      	cmp	r3, #0
 80125c8:	d002      	beq.n	80125d0 <HAL_SPI_TransmitReceive+0x10a>
 80125ca:	8b7b      	ldrh	r3, [r7, #26]
 80125cc:	2b01      	cmp	r3, #1
 80125ce:	d166      	bne.n	801269e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80125d0:	68fb      	ldr	r3, [r7, #12]
 80125d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125d4:	881a      	ldrh	r2, [r3, #0]
 80125d6:	68fb      	ldr	r3, [r7, #12]
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80125dc:	68fb      	ldr	r3, [r7, #12]
 80125de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80125e0:	1c9a      	adds	r2, r3, #2
 80125e2:	68fb      	ldr	r3, [r7, #12]
 80125e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80125e6:	68fb      	ldr	r3, [r7, #12]
 80125e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80125ea:	b29b      	uxth	r3, r3
 80125ec:	3b01      	subs	r3, #1
 80125ee:	b29a      	uxth	r2, r3
 80125f0:	68fb      	ldr	r3, [r7, #12]
 80125f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80125f4:	e053      	b.n	801269e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	689b      	ldr	r3, [r3, #8]
 80125fc:	f003 0302 	and.w	r3, r3, #2
 8012600:	2b02      	cmp	r3, #2
 8012602:	d11b      	bne.n	801263c <HAL_SPI_TransmitReceive+0x176>
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012608:	b29b      	uxth	r3, r3
 801260a:	2b00      	cmp	r3, #0
 801260c:	d016      	beq.n	801263c <HAL_SPI_TransmitReceive+0x176>
 801260e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012610:	2b01      	cmp	r3, #1
 8012612:	d113      	bne.n	801263c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012614:	68fb      	ldr	r3, [r7, #12]
 8012616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012618:	881a      	ldrh	r2, [r3, #0]
 801261a:	68fb      	ldr	r3, [r7, #12]
 801261c:	681b      	ldr	r3, [r3, #0]
 801261e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012620:	68fb      	ldr	r3, [r7, #12]
 8012622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012624:	1c9a      	adds	r2, r3, #2
 8012626:	68fb      	ldr	r3, [r7, #12]
 8012628:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 801262a:	68fb      	ldr	r3, [r7, #12]
 801262c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801262e:	b29b      	uxth	r3, r3
 8012630:	3b01      	subs	r3, #1
 8012632:	b29a      	uxth	r2, r3
 8012634:	68fb      	ldr	r3, [r7, #12]
 8012636:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8012638:	2300      	movs	r3, #0
 801263a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	681b      	ldr	r3, [r3, #0]
 8012640:	689b      	ldr	r3, [r3, #8]
 8012642:	f003 0301 	and.w	r3, r3, #1
 8012646:	2b01      	cmp	r3, #1
 8012648:	d119      	bne.n	801267e <HAL_SPI_TransmitReceive+0x1b8>
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801264e:	b29b      	uxth	r3, r3
 8012650:	2b00      	cmp	r3, #0
 8012652:	d014      	beq.n	801267e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8012654:	68fb      	ldr	r3, [r7, #12]
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	68da      	ldr	r2, [r3, #12]
 801265a:	68fb      	ldr	r3, [r7, #12]
 801265c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801265e:	b292      	uxth	r2, r2
 8012660:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012662:	68fb      	ldr	r3, [r7, #12]
 8012664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012666:	1c9a      	adds	r2, r3, #2
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012670:	b29b      	uxth	r3, r3
 8012672:	3b01      	subs	r3, #1
 8012674:	b29a      	uxth	r2, r3
 8012676:	68fb      	ldr	r3, [r7, #12]
 8012678:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801267a:	2301      	movs	r3, #1
 801267c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 801267e:	f7fd fb25 	bl	800fccc <HAL_GetTick>
 8012682:	4602      	mov	r2, r0
 8012684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012686:	1ad3      	subs	r3, r2, r3
 8012688:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801268a:	429a      	cmp	r2, r3
 801268c:	d807      	bhi.n	801269e <HAL_SPI_TransmitReceive+0x1d8>
 801268e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012694:	d003      	beq.n	801269e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8012696:	2303      	movs	r3, #3
 8012698:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 801269c:	e0a7      	b.n	80127ee <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80126a2:	b29b      	uxth	r3, r3
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d1a6      	bne.n	80125f6 <HAL_SPI_TransmitReceive+0x130>
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80126ac:	b29b      	uxth	r3, r3
 80126ae:	2b00      	cmp	r3, #0
 80126b0:	d1a1      	bne.n	80125f6 <HAL_SPI_TransmitReceive+0x130>
 80126b2:	e07c      	b.n	80127ae <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80126b4:	68fb      	ldr	r3, [r7, #12]
 80126b6:	685b      	ldr	r3, [r3, #4]
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d002      	beq.n	80126c2 <HAL_SPI_TransmitReceive+0x1fc>
 80126bc:	8b7b      	ldrh	r3, [r7, #26]
 80126be:	2b01      	cmp	r3, #1
 80126c0:	d16b      	bne.n	801279a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80126c2:	68fb      	ldr	r3, [r7, #12]
 80126c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80126c6:	68fb      	ldr	r3, [r7, #12]
 80126c8:	681b      	ldr	r3, [r3, #0]
 80126ca:	330c      	adds	r3, #12
 80126cc:	7812      	ldrb	r2, [r2, #0]
 80126ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80126d0:	68fb      	ldr	r3, [r7, #12]
 80126d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80126d4:	1c5a      	adds	r2, r3, #1
 80126d6:	68fb      	ldr	r3, [r7, #12]
 80126d8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80126da:	68fb      	ldr	r3, [r7, #12]
 80126dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80126de:	b29b      	uxth	r3, r3
 80126e0:	3b01      	subs	r3, #1
 80126e2:	b29a      	uxth	r2, r3
 80126e4:	68fb      	ldr	r3, [r7, #12]
 80126e6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80126e8:	e057      	b.n	801279a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80126ea:	68fb      	ldr	r3, [r7, #12]
 80126ec:	681b      	ldr	r3, [r3, #0]
 80126ee:	689b      	ldr	r3, [r3, #8]
 80126f0:	f003 0302 	and.w	r3, r3, #2
 80126f4:	2b02      	cmp	r3, #2
 80126f6:	d11c      	bne.n	8012732 <HAL_SPI_TransmitReceive+0x26c>
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80126fc:	b29b      	uxth	r3, r3
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d017      	beq.n	8012732 <HAL_SPI_TransmitReceive+0x26c>
 8012702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012704:	2b01      	cmp	r3, #1
 8012706:	d114      	bne.n	8012732 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8012708:	68fb      	ldr	r3, [r7, #12]
 801270a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801270c:	68fb      	ldr	r3, [r7, #12]
 801270e:	681b      	ldr	r3, [r3, #0]
 8012710:	330c      	adds	r3, #12
 8012712:	7812      	ldrb	r2, [r2, #0]
 8012714:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8012716:	68fb      	ldr	r3, [r7, #12]
 8012718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801271a:	1c5a      	adds	r2, r3, #1
 801271c:	68fb      	ldr	r3, [r7, #12]
 801271e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012724:	b29b      	uxth	r3, r3
 8012726:	3b01      	subs	r3, #1
 8012728:	b29a      	uxth	r2, r3
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 801272e:	2300      	movs	r3, #0
 8012730:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8012732:	68fb      	ldr	r3, [r7, #12]
 8012734:	681b      	ldr	r3, [r3, #0]
 8012736:	689b      	ldr	r3, [r3, #8]
 8012738:	f003 0301 	and.w	r3, r3, #1
 801273c:	2b01      	cmp	r3, #1
 801273e:	d119      	bne.n	8012774 <HAL_SPI_TransmitReceive+0x2ae>
 8012740:	68fb      	ldr	r3, [r7, #12]
 8012742:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012744:	b29b      	uxth	r3, r3
 8012746:	2b00      	cmp	r3, #0
 8012748:	d014      	beq.n	8012774 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 801274a:	68fb      	ldr	r3, [r7, #12]
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	68da      	ldr	r2, [r3, #12]
 8012750:	68fb      	ldr	r3, [r7, #12]
 8012752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012754:	b2d2      	uxtb	r2, r2
 8012756:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8012758:	68fb      	ldr	r3, [r7, #12]
 801275a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801275c:	1c5a      	adds	r2, r3, #1
 801275e:	68fb      	ldr	r3, [r7, #12]
 8012760:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012762:	68fb      	ldr	r3, [r7, #12]
 8012764:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012766:	b29b      	uxth	r3, r3
 8012768:	3b01      	subs	r3, #1
 801276a:	b29a      	uxth	r2, r3
 801276c:	68fb      	ldr	r3, [r7, #12]
 801276e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8012770:	2301      	movs	r3, #1
 8012772:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8012774:	f7fd faaa 	bl	800fccc <HAL_GetTick>
 8012778:	4602      	mov	r2, r0
 801277a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801277c:	1ad3      	subs	r3, r2, r3
 801277e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012780:	429a      	cmp	r2, r3
 8012782:	d803      	bhi.n	801278c <HAL_SPI_TransmitReceive+0x2c6>
 8012784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012786:	f1b3 3fff 	cmp.w	r3, #4294967295
 801278a:	d102      	bne.n	8012792 <HAL_SPI_TransmitReceive+0x2cc>
 801278c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801278e:	2b00      	cmp	r3, #0
 8012790:	d103      	bne.n	801279a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8012792:	2303      	movs	r3, #3
 8012794:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8012798:	e029      	b.n	80127ee <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 801279a:	68fb      	ldr	r3, [r7, #12]
 801279c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801279e:	b29b      	uxth	r3, r3
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d1a2      	bne.n	80126ea <HAL_SPI_TransmitReceive+0x224>
 80127a4:	68fb      	ldr	r3, [r7, #12]
 80127a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80127a8:	b29b      	uxth	r3, r3
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d19d      	bne.n	80126ea <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80127ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80127b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80127b2:	68f8      	ldr	r0, [r7, #12]
 80127b4:	f000 f8f8 	bl	80129a8 <SPI_EndRxTxTransaction>
 80127b8:	4603      	mov	r3, r0
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d006      	beq.n	80127cc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80127be:	2301      	movs	r3, #1
 80127c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80127c4:	68fb      	ldr	r3, [r7, #12]
 80127c6:	2220      	movs	r2, #32
 80127c8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80127ca:	e010      	b.n	80127ee <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	689b      	ldr	r3, [r3, #8]
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d10b      	bne.n	80127ec <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80127d4:	2300      	movs	r3, #0
 80127d6:	617b      	str	r3, [r7, #20]
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	68db      	ldr	r3, [r3, #12]
 80127de:	617b      	str	r3, [r7, #20]
 80127e0:	68fb      	ldr	r3, [r7, #12]
 80127e2:	681b      	ldr	r3, [r3, #0]
 80127e4:	689b      	ldr	r3, [r3, #8]
 80127e6:	617b      	str	r3, [r7, #20]
 80127e8:	697b      	ldr	r3, [r7, #20]
 80127ea:	e000      	b.n	80127ee <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80127ec:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	2201      	movs	r2, #1
 80127f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80127f6:	68fb      	ldr	r3, [r7, #12]
 80127f8:	2200      	movs	r2, #0
 80127fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80127fe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8012802:	4618      	mov	r0, r3
 8012804:	3730      	adds	r7, #48	; 0x30
 8012806:	46bd      	mov	sp, r7
 8012808:	bd80      	pop	{r7, pc}

0801280a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 801280a:	b580      	push	{r7, lr}
 801280c:	b084      	sub	sp, #16
 801280e:	af00      	add	r7, sp, #0
 8012810:	60f8      	str	r0, [r7, #12]
 8012812:	60b9      	str	r1, [r7, #8]
 8012814:	603b      	str	r3, [r7, #0]
 8012816:	4613      	mov	r3, r2
 8012818:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801281a:	e04c      	b.n	80128b6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 801281c:	683b      	ldr	r3, [r7, #0]
 801281e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012822:	d048      	beq.n	80128b6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8012824:	f7fd fa52 	bl	800fccc <HAL_GetTick>
 8012828:	4602      	mov	r2, r0
 801282a:	69bb      	ldr	r3, [r7, #24]
 801282c:	1ad3      	subs	r3, r2, r3
 801282e:	683a      	ldr	r2, [r7, #0]
 8012830:	429a      	cmp	r2, r3
 8012832:	d902      	bls.n	801283a <SPI_WaitFlagStateUntilTimeout+0x30>
 8012834:	683b      	ldr	r3, [r7, #0]
 8012836:	2b00      	cmp	r3, #0
 8012838:	d13d      	bne.n	80128b6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801283a:	68fb      	ldr	r3, [r7, #12]
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	685a      	ldr	r2, [r3, #4]
 8012840:	68fb      	ldr	r3, [r7, #12]
 8012842:	681b      	ldr	r3, [r3, #0]
 8012844:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8012848:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801284a:	68fb      	ldr	r3, [r7, #12]
 801284c:	685b      	ldr	r3, [r3, #4]
 801284e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012852:	d111      	bne.n	8012878 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8012854:	68fb      	ldr	r3, [r7, #12]
 8012856:	689b      	ldr	r3, [r3, #8]
 8012858:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801285c:	d004      	beq.n	8012868 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	689b      	ldr	r3, [r3, #8]
 8012862:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012866:	d107      	bne.n	8012878 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8012868:	68fb      	ldr	r3, [r7, #12]
 801286a:	681b      	ldr	r3, [r3, #0]
 801286c:	681a      	ldr	r2, [r3, #0]
 801286e:	68fb      	ldr	r3, [r7, #12]
 8012870:	681b      	ldr	r3, [r3, #0]
 8012872:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012876:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801287c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8012880:	d10f      	bne.n	80128a2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	681b      	ldr	r3, [r3, #0]
 8012886:	681a      	ldr	r2, [r3, #0]
 8012888:	68fb      	ldr	r3, [r7, #12]
 801288a:	681b      	ldr	r3, [r3, #0]
 801288c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8012890:	601a      	str	r2, [r3, #0]
 8012892:	68fb      	ldr	r3, [r7, #12]
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	681a      	ldr	r2, [r3, #0]
 8012898:	68fb      	ldr	r3, [r7, #12]
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80128a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	2201      	movs	r2, #1
 80128a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80128aa:	68fb      	ldr	r3, [r7, #12]
 80128ac:	2200      	movs	r2, #0
 80128ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80128b2:	2303      	movs	r3, #3
 80128b4:	e00f      	b.n	80128d6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80128b6:	68fb      	ldr	r3, [r7, #12]
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	689a      	ldr	r2, [r3, #8]
 80128bc:	68bb      	ldr	r3, [r7, #8]
 80128be:	4013      	ands	r3, r2
 80128c0:	68ba      	ldr	r2, [r7, #8]
 80128c2:	429a      	cmp	r2, r3
 80128c4:	bf0c      	ite	eq
 80128c6:	2301      	moveq	r3, #1
 80128c8:	2300      	movne	r3, #0
 80128ca:	b2db      	uxtb	r3, r3
 80128cc:	461a      	mov	r2, r3
 80128ce:	79fb      	ldrb	r3, [r7, #7]
 80128d0:	429a      	cmp	r2, r3
 80128d2:	d1a3      	bne.n	801281c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80128d4:	2300      	movs	r3, #0
}
 80128d6:	4618      	mov	r0, r3
 80128d8:	3710      	adds	r7, #16
 80128da:	46bd      	mov	sp, r7
 80128dc:	bd80      	pop	{r7, pc}

080128de <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80128de:	b580      	push	{r7, lr}
 80128e0:	b086      	sub	sp, #24
 80128e2:	af02      	add	r7, sp, #8
 80128e4:	60f8      	str	r0, [r7, #12]
 80128e6:	60b9      	str	r1, [r7, #8]
 80128e8:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80128ea:	68fb      	ldr	r3, [r7, #12]
 80128ec:	685b      	ldr	r3, [r3, #4]
 80128ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80128f2:	d111      	bne.n	8012918 <SPI_EndRxTransaction+0x3a>
 80128f4:	68fb      	ldr	r3, [r7, #12]
 80128f6:	689b      	ldr	r3, [r3, #8]
 80128f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80128fc:	d004      	beq.n	8012908 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80128fe:	68fb      	ldr	r3, [r7, #12]
 8012900:	689b      	ldr	r3, [r3, #8]
 8012902:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012906:	d107      	bne.n	8012918 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8012908:	68fb      	ldr	r3, [r7, #12]
 801290a:	681b      	ldr	r3, [r3, #0]
 801290c:	681a      	ldr	r2, [r3, #0]
 801290e:	68fb      	ldr	r3, [r7, #12]
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012916:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8012918:	68fb      	ldr	r3, [r7, #12]
 801291a:	685b      	ldr	r3, [r3, #4]
 801291c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012920:	d12a      	bne.n	8012978 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	689b      	ldr	r3, [r3, #8]
 8012926:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801292a:	d012      	beq.n	8012952 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801292c:	687b      	ldr	r3, [r7, #4]
 801292e:	9300      	str	r3, [sp, #0]
 8012930:	68bb      	ldr	r3, [r7, #8]
 8012932:	2200      	movs	r2, #0
 8012934:	2180      	movs	r1, #128	; 0x80
 8012936:	68f8      	ldr	r0, [r7, #12]
 8012938:	f7ff ff67 	bl	801280a <SPI_WaitFlagStateUntilTimeout>
 801293c:	4603      	mov	r3, r0
 801293e:	2b00      	cmp	r3, #0
 8012940:	d02d      	beq.n	801299e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012946:	f043 0220 	orr.w	r2, r3, #32
 801294a:	68fb      	ldr	r3, [r7, #12]
 801294c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 801294e:	2303      	movs	r3, #3
 8012950:	e026      	b.n	80129a0 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	9300      	str	r3, [sp, #0]
 8012956:	68bb      	ldr	r3, [r7, #8]
 8012958:	2200      	movs	r2, #0
 801295a:	2101      	movs	r1, #1
 801295c:	68f8      	ldr	r0, [r7, #12]
 801295e:	f7ff ff54 	bl	801280a <SPI_WaitFlagStateUntilTimeout>
 8012962:	4603      	mov	r3, r0
 8012964:	2b00      	cmp	r3, #0
 8012966:	d01a      	beq.n	801299e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801296c:	f043 0220 	orr.w	r2, r3, #32
 8012970:	68fb      	ldr	r3, [r7, #12]
 8012972:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8012974:	2303      	movs	r3, #3
 8012976:	e013      	b.n	80129a0 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	9300      	str	r3, [sp, #0]
 801297c:	68bb      	ldr	r3, [r7, #8]
 801297e:	2200      	movs	r2, #0
 8012980:	2101      	movs	r1, #1
 8012982:	68f8      	ldr	r0, [r7, #12]
 8012984:	f7ff ff41 	bl	801280a <SPI_WaitFlagStateUntilTimeout>
 8012988:	4603      	mov	r3, r0
 801298a:	2b00      	cmp	r3, #0
 801298c:	d007      	beq.n	801299e <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801298e:	68fb      	ldr	r3, [r7, #12]
 8012990:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012992:	f043 0220 	orr.w	r2, r3, #32
 8012996:	68fb      	ldr	r3, [r7, #12]
 8012998:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 801299a:	2303      	movs	r3, #3
 801299c:	e000      	b.n	80129a0 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 801299e:	2300      	movs	r3, #0
}
 80129a0:	4618      	mov	r0, r3
 80129a2:	3710      	adds	r7, #16
 80129a4:	46bd      	mov	sp, r7
 80129a6:	bd80      	pop	{r7, pc}

080129a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80129a8:	b580      	push	{r7, lr}
 80129aa:	b088      	sub	sp, #32
 80129ac:	af02      	add	r7, sp, #8
 80129ae:	60f8      	str	r0, [r7, #12]
 80129b0:	60b9      	str	r1, [r7, #8]
 80129b2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80129b4:	4b1b      	ldr	r3, [pc, #108]	; (8012a24 <SPI_EndRxTxTransaction+0x7c>)
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	4a1b      	ldr	r2, [pc, #108]	; (8012a28 <SPI_EndRxTxTransaction+0x80>)
 80129ba:	fba2 2303 	umull	r2, r3, r2, r3
 80129be:	0d5b      	lsrs	r3, r3, #21
 80129c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80129c4:	fb02 f303 	mul.w	r3, r2, r3
 80129c8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80129ca:	68fb      	ldr	r3, [r7, #12]
 80129cc:	685b      	ldr	r3, [r3, #4]
 80129ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80129d2:	d112      	bne.n	80129fa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	9300      	str	r3, [sp, #0]
 80129d8:	68bb      	ldr	r3, [r7, #8]
 80129da:	2200      	movs	r2, #0
 80129dc:	2180      	movs	r1, #128	; 0x80
 80129de:	68f8      	ldr	r0, [r7, #12]
 80129e0:	f7ff ff13 	bl	801280a <SPI_WaitFlagStateUntilTimeout>
 80129e4:	4603      	mov	r3, r0
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d016      	beq.n	8012a18 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80129ea:	68fb      	ldr	r3, [r7, #12]
 80129ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80129ee:	f043 0220 	orr.w	r2, r3, #32
 80129f2:	68fb      	ldr	r3, [r7, #12]
 80129f4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80129f6:	2303      	movs	r3, #3
 80129f8:	e00f      	b.n	8012a1a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80129fa:	697b      	ldr	r3, [r7, #20]
 80129fc:	2b00      	cmp	r3, #0
 80129fe:	d00a      	beq.n	8012a16 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8012a00:	697b      	ldr	r3, [r7, #20]
 8012a02:	3b01      	subs	r3, #1
 8012a04:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8012a06:	68fb      	ldr	r3, [r7, #12]
 8012a08:	681b      	ldr	r3, [r3, #0]
 8012a0a:	689b      	ldr	r3, [r3, #8]
 8012a0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012a10:	2b80      	cmp	r3, #128	; 0x80
 8012a12:	d0f2      	beq.n	80129fa <SPI_EndRxTxTransaction+0x52>
 8012a14:	e000      	b.n	8012a18 <SPI_EndRxTxTransaction+0x70>
        break;
 8012a16:	bf00      	nop
  }

  return HAL_OK;
 8012a18:	2300      	movs	r3, #0
}
 8012a1a:	4618      	mov	r0, r3
 8012a1c:	3718      	adds	r7, #24
 8012a1e:	46bd      	mov	sp, r7
 8012a20:	bd80      	pop	{r7, pc}
 8012a22:	bf00      	nop
 8012a24:	2000001c 	.word	0x2000001c
 8012a28:	165e9f81 	.word	0x165e9f81

08012a2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8012a2c:	b580      	push	{r7, lr}
 8012a2e:	b082      	sub	sp, #8
 8012a30:	af00      	add	r7, sp, #0
 8012a32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	2b00      	cmp	r3, #0
 8012a38:	d101      	bne.n	8012a3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8012a3a:	2301      	movs	r3, #1
 8012a3c:	e01d      	b.n	8012a7a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012a44:	b2db      	uxtb	r3, r3
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d106      	bne.n	8012a58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012a4a:	687b      	ldr	r3, [r7, #4]
 8012a4c:	2200      	movs	r2, #0
 8012a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8012a52:	6878      	ldr	r0, [r7, #4]
 8012a54:	f7fc f956 	bl	800ed04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	2202      	movs	r2, #2
 8012a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	681a      	ldr	r2, [r3, #0]
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	3304      	adds	r3, #4
 8012a68:	4619      	mov	r1, r3
 8012a6a:	4610      	mov	r0, r2
 8012a6c:	f000 fe96 	bl	801379c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	2201      	movs	r2, #1
 8012a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012a78:	2300      	movs	r3, #0
}
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	3708      	adds	r7, #8
 8012a7e:	46bd      	mov	sp, r7
 8012a80:	bd80      	pop	{r7, pc}

08012a82 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8012a82:	b480      	push	{r7}
 8012a84:	b085      	sub	sp, #20
 8012a86:	af00      	add	r7, sp, #0
 8012a88:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	681b      	ldr	r3, [r3, #0]
 8012a8e:	68da      	ldr	r2, [r3, #12]
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	681b      	ldr	r3, [r3, #0]
 8012a94:	f042 0201 	orr.w	r2, r2, #1
 8012a98:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	689b      	ldr	r3, [r3, #8]
 8012aa0:	f003 0307 	and.w	r3, r3, #7
 8012aa4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012aa6:	68fb      	ldr	r3, [r7, #12]
 8012aa8:	2b06      	cmp	r3, #6
 8012aaa:	d007      	beq.n	8012abc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	681b      	ldr	r3, [r3, #0]
 8012ab0:	681a      	ldr	r2, [r3, #0]
 8012ab2:	687b      	ldr	r3, [r7, #4]
 8012ab4:	681b      	ldr	r3, [r3, #0]
 8012ab6:	f042 0201 	orr.w	r2, r2, #1
 8012aba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012abc:	2300      	movs	r3, #0
}
 8012abe:	4618      	mov	r0, r3
 8012ac0:	3714      	adds	r7, #20
 8012ac2:	46bd      	mov	sp, r7
 8012ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac8:	4770      	bx	lr

08012aca <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8012aca:	b480      	push	{r7}
 8012acc:	b083      	sub	sp, #12
 8012ace:	af00      	add	r7, sp, #0
 8012ad0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	681b      	ldr	r3, [r3, #0]
 8012ad6:	68da      	ldr	r2, [r3, #12]
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	681b      	ldr	r3, [r3, #0]
 8012adc:	f022 0201 	bic.w	r2, r2, #1
 8012ae0:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	681b      	ldr	r3, [r3, #0]
 8012ae6:	6a1a      	ldr	r2, [r3, #32]
 8012ae8:	f241 1311 	movw	r3, #4369	; 0x1111
 8012aec:	4013      	ands	r3, r2
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d10f      	bne.n	8012b12 <HAL_TIM_Base_Stop_IT+0x48>
 8012af2:	687b      	ldr	r3, [r7, #4]
 8012af4:	681b      	ldr	r3, [r3, #0]
 8012af6:	6a1a      	ldr	r2, [r3, #32]
 8012af8:	f240 4344 	movw	r3, #1092	; 0x444
 8012afc:	4013      	ands	r3, r2
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d107      	bne.n	8012b12 <HAL_TIM_Base_Stop_IT+0x48>
 8012b02:	687b      	ldr	r3, [r7, #4]
 8012b04:	681b      	ldr	r3, [r3, #0]
 8012b06:	681a      	ldr	r2, [r3, #0]
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	681b      	ldr	r3, [r3, #0]
 8012b0c:	f022 0201 	bic.w	r2, r2, #1
 8012b10:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8012b12:	2300      	movs	r3, #0
}
 8012b14:	4618      	mov	r0, r3
 8012b16:	370c      	adds	r7, #12
 8012b18:	46bd      	mov	sp, r7
 8012b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b1e:	4770      	bx	lr

08012b20 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8012b20:	b580      	push	{r7, lr}
 8012b22:	b082      	sub	sp, #8
 8012b24:	af00      	add	r7, sp, #0
 8012b26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d101      	bne.n	8012b32 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8012b2e:	2301      	movs	r3, #1
 8012b30:	e01d      	b.n	8012b6e <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012b38:	b2db      	uxtb	r3, r3
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	d106      	bne.n	8012b4c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	2200      	movs	r2, #0
 8012b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8012b46:	6878      	ldr	r0, [r7, #4]
 8012b48:	f000 f815 	bl	8012b76 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	2202      	movs	r2, #2
 8012b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	681a      	ldr	r2, [r3, #0]
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	3304      	adds	r3, #4
 8012b5c:	4619      	mov	r1, r3
 8012b5e:	4610      	mov	r0, r2
 8012b60:	f000 fe1c 	bl	801379c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	2201      	movs	r2, #1
 8012b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012b6c:	2300      	movs	r3, #0
}
 8012b6e:	4618      	mov	r0, r3
 8012b70:	3708      	adds	r7, #8
 8012b72:	46bd      	mov	sp, r7
 8012b74:	bd80      	pop	{r7, pc}

08012b76 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8012b76:	b480      	push	{r7}
 8012b78:	b083      	sub	sp, #12
 8012b7a:	af00      	add	r7, sp, #0
 8012b7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8012b7e:	bf00      	nop
 8012b80:	370c      	adds	r7, #12
 8012b82:	46bd      	mov	sp, r7
 8012b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b88:	4770      	bx	lr
	...

08012b8c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012b8c:	b580      	push	{r7, lr}
 8012b8e:	b084      	sub	sp, #16
 8012b90:	af00      	add	r7, sp, #0
 8012b92:	6078      	str	r0, [r7, #4]
 8012b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8012b96:	683b      	ldr	r3, [r7, #0]
 8012b98:	2b0c      	cmp	r3, #12
 8012b9a:	d841      	bhi.n	8012c20 <HAL_TIM_OC_Start_IT+0x94>
 8012b9c:	a201      	add	r2, pc, #4	; (adr r2, 8012ba4 <HAL_TIM_OC_Start_IT+0x18>)
 8012b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ba2:	bf00      	nop
 8012ba4:	08012bd9 	.word	0x08012bd9
 8012ba8:	08012c21 	.word	0x08012c21
 8012bac:	08012c21 	.word	0x08012c21
 8012bb0:	08012c21 	.word	0x08012c21
 8012bb4:	08012beb 	.word	0x08012beb
 8012bb8:	08012c21 	.word	0x08012c21
 8012bbc:	08012c21 	.word	0x08012c21
 8012bc0:	08012c21 	.word	0x08012c21
 8012bc4:	08012bfd 	.word	0x08012bfd
 8012bc8:	08012c21 	.word	0x08012c21
 8012bcc:	08012c21 	.word	0x08012c21
 8012bd0:	08012c21 	.word	0x08012c21
 8012bd4:	08012c0f 	.word	0x08012c0f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	68da      	ldr	r2, [r3, #12]
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	681b      	ldr	r3, [r3, #0]
 8012be2:	f042 0202 	orr.w	r2, r2, #2
 8012be6:	60da      	str	r2, [r3, #12]
      break;
 8012be8:	e01b      	b.n	8012c22 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8012bea:	687b      	ldr	r3, [r7, #4]
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	68da      	ldr	r2, [r3, #12]
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	f042 0204 	orr.w	r2, r2, #4
 8012bf8:	60da      	str	r2, [r3, #12]
      break;
 8012bfa:	e012      	b.n	8012c22 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8012bfc:	687b      	ldr	r3, [r7, #4]
 8012bfe:	681b      	ldr	r3, [r3, #0]
 8012c00:	68da      	ldr	r2, [r3, #12]
 8012c02:	687b      	ldr	r3, [r7, #4]
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	f042 0208 	orr.w	r2, r2, #8
 8012c0a:	60da      	str	r2, [r3, #12]
      break;
 8012c0c:	e009      	b.n	8012c22 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	681b      	ldr	r3, [r3, #0]
 8012c12:	68da      	ldr	r2, [r3, #12]
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	681b      	ldr	r3, [r3, #0]
 8012c18:	f042 0210 	orr.w	r2, r2, #16
 8012c1c:	60da      	str	r2, [r3, #12]
      break;
 8012c1e:	e000      	b.n	8012c22 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8012c20:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	681b      	ldr	r3, [r3, #0]
 8012c26:	2201      	movs	r2, #1
 8012c28:	6839      	ldr	r1, [r7, #0]
 8012c2a:	4618      	mov	r0, r3
 8012c2c:	f001 f8a0 	bl	8013d70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	4a15      	ldr	r2, [pc, #84]	; (8012c8c <HAL_TIM_OC_Start_IT+0x100>)
 8012c36:	4293      	cmp	r3, r2
 8012c38:	d004      	beq.n	8012c44 <HAL_TIM_OC_Start_IT+0xb8>
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	681b      	ldr	r3, [r3, #0]
 8012c3e:	4a14      	ldr	r2, [pc, #80]	; (8012c90 <HAL_TIM_OC_Start_IT+0x104>)
 8012c40:	4293      	cmp	r3, r2
 8012c42:	d101      	bne.n	8012c48 <HAL_TIM_OC_Start_IT+0xbc>
 8012c44:	2301      	movs	r3, #1
 8012c46:	e000      	b.n	8012c4a <HAL_TIM_OC_Start_IT+0xbe>
 8012c48:	2300      	movs	r3, #0
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d007      	beq.n	8012c5e <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8012c4e:	687b      	ldr	r3, [r7, #4]
 8012c50:	681b      	ldr	r3, [r3, #0]
 8012c52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012c54:	687b      	ldr	r3, [r7, #4]
 8012c56:	681b      	ldr	r3, [r3, #0]
 8012c58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8012c5c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	689b      	ldr	r3, [r3, #8]
 8012c64:	f003 0307 	and.w	r3, r3, #7
 8012c68:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	2b06      	cmp	r3, #6
 8012c6e:	d007      	beq.n	8012c80 <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8012c70:	687b      	ldr	r3, [r7, #4]
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	681a      	ldr	r2, [r3, #0]
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	681b      	ldr	r3, [r3, #0]
 8012c7a:	f042 0201 	orr.w	r2, r2, #1
 8012c7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012c80:	2300      	movs	r3, #0
}
 8012c82:	4618      	mov	r0, r3
 8012c84:	3710      	adds	r7, #16
 8012c86:	46bd      	mov	sp, r7
 8012c88:	bd80      	pop	{r7, pc}
 8012c8a:	bf00      	nop
 8012c8c:	40010000 	.word	0x40010000
 8012c90:	40010400 	.word	0x40010400

08012c94 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012c94:	b580      	push	{r7, lr}
 8012c96:	b082      	sub	sp, #8
 8012c98:	af00      	add	r7, sp, #0
 8012c9a:	6078      	str	r0, [r7, #4]
 8012c9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8012c9e:	683b      	ldr	r3, [r7, #0]
 8012ca0:	2b0c      	cmp	r3, #12
 8012ca2:	d841      	bhi.n	8012d28 <HAL_TIM_OC_Stop_IT+0x94>
 8012ca4:	a201      	add	r2, pc, #4	; (adr r2, 8012cac <HAL_TIM_OC_Stop_IT+0x18>)
 8012ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012caa:	bf00      	nop
 8012cac:	08012ce1 	.word	0x08012ce1
 8012cb0:	08012d29 	.word	0x08012d29
 8012cb4:	08012d29 	.word	0x08012d29
 8012cb8:	08012d29 	.word	0x08012d29
 8012cbc:	08012cf3 	.word	0x08012cf3
 8012cc0:	08012d29 	.word	0x08012d29
 8012cc4:	08012d29 	.word	0x08012d29
 8012cc8:	08012d29 	.word	0x08012d29
 8012ccc:	08012d05 	.word	0x08012d05
 8012cd0:	08012d29 	.word	0x08012d29
 8012cd4:	08012d29 	.word	0x08012d29
 8012cd8:	08012d29 	.word	0x08012d29
 8012cdc:	08012d17 	.word	0x08012d17
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8012ce0:	687b      	ldr	r3, [r7, #4]
 8012ce2:	681b      	ldr	r3, [r3, #0]
 8012ce4:	68da      	ldr	r2, [r3, #12]
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	681b      	ldr	r3, [r3, #0]
 8012cea:	f022 0202 	bic.w	r2, r2, #2
 8012cee:	60da      	str	r2, [r3, #12]
      break;
 8012cf0:	e01b      	b.n	8012d2a <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	68da      	ldr	r2, [r3, #12]
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	f022 0204 	bic.w	r2, r2, #4
 8012d00:	60da      	str	r2, [r3, #12]
      break;
 8012d02:	e012      	b.n	8012d2a <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	68da      	ldr	r2, [r3, #12]
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	681b      	ldr	r3, [r3, #0]
 8012d0e:	f022 0208 	bic.w	r2, r2, #8
 8012d12:	60da      	str	r2, [r3, #12]
      break;
 8012d14:	e009      	b.n	8012d2a <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	68da      	ldr	r2, [r3, #12]
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	f022 0210 	bic.w	r2, r2, #16
 8012d24:	60da      	str	r2, [r3, #12]
      break;
 8012d26:	e000      	b.n	8012d2a <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8012d28:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012d2a:	687b      	ldr	r3, [r7, #4]
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	2200      	movs	r2, #0
 8012d30:	6839      	ldr	r1, [r7, #0]
 8012d32:	4618      	mov	r0, r3
 8012d34:	f001 f81c 	bl	8013d70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	681b      	ldr	r3, [r3, #0]
 8012d3c:	4a20      	ldr	r2, [pc, #128]	; (8012dc0 <HAL_TIM_OC_Stop_IT+0x12c>)
 8012d3e:	4293      	cmp	r3, r2
 8012d40:	d004      	beq.n	8012d4c <HAL_TIM_OC_Stop_IT+0xb8>
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	681b      	ldr	r3, [r3, #0]
 8012d46:	4a1f      	ldr	r2, [pc, #124]	; (8012dc4 <HAL_TIM_OC_Stop_IT+0x130>)
 8012d48:	4293      	cmp	r3, r2
 8012d4a:	d101      	bne.n	8012d50 <HAL_TIM_OC_Stop_IT+0xbc>
 8012d4c:	2301      	movs	r3, #1
 8012d4e:	e000      	b.n	8012d52 <HAL_TIM_OC_Stop_IT+0xbe>
 8012d50:	2300      	movs	r3, #0
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d017      	beq.n	8012d86 <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	681b      	ldr	r3, [r3, #0]
 8012d5a:	6a1a      	ldr	r2, [r3, #32]
 8012d5c:	f241 1311 	movw	r3, #4369	; 0x1111
 8012d60:	4013      	ands	r3, r2
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	d10f      	bne.n	8012d86 <HAL_TIM_OC_Stop_IT+0xf2>
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	681b      	ldr	r3, [r3, #0]
 8012d6a:	6a1a      	ldr	r2, [r3, #32]
 8012d6c:	f240 4344 	movw	r3, #1092	; 0x444
 8012d70:	4013      	ands	r3, r2
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	d107      	bne.n	8012d86 <HAL_TIM_OC_Stop_IT+0xf2>
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	681b      	ldr	r3, [r3, #0]
 8012d80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8012d84:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	681b      	ldr	r3, [r3, #0]
 8012d8a:	6a1a      	ldr	r2, [r3, #32]
 8012d8c:	f241 1311 	movw	r3, #4369	; 0x1111
 8012d90:	4013      	ands	r3, r2
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d10f      	bne.n	8012db6 <HAL_TIM_OC_Stop_IT+0x122>
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	681b      	ldr	r3, [r3, #0]
 8012d9a:	6a1a      	ldr	r2, [r3, #32]
 8012d9c:	f240 4344 	movw	r3, #1092	; 0x444
 8012da0:	4013      	ands	r3, r2
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d107      	bne.n	8012db6 <HAL_TIM_OC_Stop_IT+0x122>
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	681b      	ldr	r3, [r3, #0]
 8012daa:	681a      	ldr	r2, [r3, #0]
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	f022 0201 	bic.w	r2, r2, #1
 8012db4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8012db6:	2300      	movs	r3, #0
}
 8012db8:	4618      	mov	r0, r3
 8012dba:	3708      	adds	r7, #8
 8012dbc:	46bd      	mov	sp, r7
 8012dbe:	bd80      	pop	{r7, pc}
 8012dc0:	40010000 	.word	0x40010000
 8012dc4:	40010400 	.word	0x40010400

08012dc8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8012dc8:	b580      	push	{r7, lr}
 8012dca:	b082      	sub	sp, #8
 8012dcc:	af00      	add	r7, sp, #0
 8012dce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	2b00      	cmp	r3, #0
 8012dd4:	d101      	bne.n	8012dda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8012dd6:	2301      	movs	r3, #1
 8012dd8:	e01d      	b.n	8012e16 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012de0:	b2db      	uxtb	r3, r3
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d106      	bne.n	8012df4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	2200      	movs	r2, #0
 8012dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8012dee:	6878      	ldr	r0, [r7, #4]
 8012df0:	f000 f815 	bl	8012e1e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	2202      	movs	r2, #2
 8012df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	681a      	ldr	r2, [r3, #0]
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	3304      	adds	r3, #4
 8012e04:	4619      	mov	r1, r3
 8012e06:	4610      	mov	r0, r2
 8012e08:	f000 fcc8 	bl	801379c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	2201      	movs	r2, #1
 8012e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8012e14:	2300      	movs	r3, #0
}
 8012e16:	4618      	mov	r0, r3
 8012e18:	3708      	adds	r7, #8
 8012e1a:	46bd      	mov	sp, r7
 8012e1c:	bd80      	pop	{r7, pc}

08012e1e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8012e1e:	b480      	push	{r7}
 8012e20:	b083      	sub	sp, #12
 8012e22:	af00      	add	r7, sp, #0
 8012e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8012e26:	bf00      	nop
 8012e28:	370c      	adds	r7, #12
 8012e2a:	46bd      	mov	sp, r7
 8012e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e30:	4770      	bx	lr
	...

08012e34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012e34:	b580      	push	{r7, lr}
 8012e36:	b084      	sub	sp, #16
 8012e38:	af00      	add	r7, sp, #0
 8012e3a:	6078      	str	r0, [r7, #4]
 8012e3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	681b      	ldr	r3, [r3, #0]
 8012e42:	2201      	movs	r2, #1
 8012e44:	6839      	ldr	r1, [r7, #0]
 8012e46:	4618      	mov	r0, r3
 8012e48:	f000 ff92 	bl	8013d70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	681b      	ldr	r3, [r3, #0]
 8012e50:	4a15      	ldr	r2, [pc, #84]	; (8012ea8 <HAL_TIM_PWM_Start+0x74>)
 8012e52:	4293      	cmp	r3, r2
 8012e54:	d004      	beq.n	8012e60 <HAL_TIM_PWM_Start+0x2c>
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	681b      	ldr	r3, [r3, #0]
 8012e5a:	4a14      	ldr	r2, [pc, #80]	; (8012eac <HAL_TIM_PWM_Start+0x78>)
 8012e5c:	4293      	cmp	r3, r2
 8012e5e:	d101      	bne.n	8012e64 <HAL_TIM_PWM_Start+0x30>
 8012e60:	2301      	movs	r3, #1
 8012e62:	e000      	b.n	8012e66 <HAL_TIM_PWM_Start+0x32>
 8012e64:	2300      	movs	r3, #0
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d007      	beq.n	8012e7a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	681b      	ldr	r3, [r3, #0]
 8012e6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	681b      	ldr	r3, [r3, #0]
 8012e74:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8012e78:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	689b      	ldr	r3, [r3, #8]
 8012e80:	f003 0307 	and.w	r3, r3, #7
 8012e84:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012e86:	68fb      	ldr	r3, [r7, #12]
 8012e88:	2b06      	cmp	r3, #6
 8012e8a:	d007      	beq.n	8012e9c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	681b      	ldr	r3, [r3, #0]
 8012e90:	681a      	ldr	r2, [r3, #0]
 8012e92:	687b      	ldr	r3, [r7, #4]
 8012e94:	681b      	ldr	r3, [r3, #0]
 8012e96:	f042 0201 	orr.w	r2, r2, #1
 8012e9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8012e9c:	2300      	movs	r3, #0
}
 8012e9e:	4618      	mov	r0, r3
 8012ea0:	3710      	adds	r7, #16
 8012ea2:	46bd      	mov	sp, r7
 8012ea4:	bd80      	pop	{r7, pc}
 8012ea6:	bf00      	nop
 8012ea8:	40010000 	.word	0x40010000
 8012eac:	40010400 	.word	0x40010400

08012eb0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8012eb0:	b580      	push	{r7, lr}
 8012eb2:	b082      	sub	sp, #8
 8012eb4:	af00      	add	r7, sp, #0
 8012eb6:	6078      	str	r0, [r7, #4]
 8012eb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	681b      	ldr	r3, [r3, #0]
 8012ebe:	2200      	movs	r2, #0
 8012ec0:	6839      	ldr	r1, [r7, #0]
 8012ec2:	4618      	mov	r0, r3
 8012ec4:	f000 ff54 	bl	8013d70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8012ec8:	687b      	ldr	r3, [r7, #4]
 8012eca:	681b      	ldr	r3, [r3, #0]
 8012ecc:	4a22      	ldr	r2, [pc, #136]	; (8012f58 <HAL_TIM_PWM_Stop+0xa8>)
 8012ece:	4293      	cmp	r3, r2
 8012ed0:	d004      	beq.n	8012edc <HAL_TIM_PWM_Stop+0x2c>
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	681b      	ldr	r3, [r3, #0]
 8012ed6:	4a21      	ldr	r2, [pc, #132]	; (8012f5c <HAL_TIM_PWM_Stop+0xac>)
 8012ed8:	4293      	cmp	r3, r2
 8012eda:	d101      	bne.n	8012ee0 <HAL_TIM_PWM_Stop+0x30>
 8012edc:	2301      	movs	r3, #1
 8012ede:	e000      	b.n	8012ee2 <HAL_TIM_PWM_Stop+0x32>
 8012ee0:	2300      	movs	r3, #0
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d017      	beq.n	8012f16 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	6a1a      	ldr	r2, [r3, #32]
 8012eec:	f241 1311 	movw	r3, #4369	; 0x1111
 8012ef0:	4013      	ands	r3, r2
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	d10f      	bne.n	8012f16 <HAL_TIM_PWM_Stop+0x66>
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	681b      	ldr	r3, [r3, #0]
 8012efa:	6a1a      	ldr	r2, [r3, #32]
 8012efc:	f240 4344 	movw	r3, #1092	; 0x444
 8012f00:	4013      	ands	r3, r2
 8012f02:	2b00      	cmp	r3, #0
 8012f04:	d107      	bne.n	8012f16 <HAL_TIM_PWM_Stop+0x66>
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	681b      	ldr	r3, [r3, #0]
 8012f0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	681b      	ldr	r3, [r3, #0]
 8012f10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8012f14:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	681b      	ldr	r3, [r3, #0]
 8012f1a:	6a1a      	ldr	r2, [r3, #32]
 8012f1c:	f241 1311 	movw	r3, #4369	; 0x1111
 8012f20:	4013      	ands	r3, r2
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	d10f      	bne.n	8012f46 <HAL_TIM_PWM_Stop+0x96>
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	6a1a      	ldr	r2, [r3, #32]
 8012f2c:	f240 4344 	movw	r3, #1092	; 0x444
 8012f30:	4013      	ands	r3, r2
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	d107      	bne.n	8012f46 <HAL_TIM_PWM_Stop+0x96>
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	681b      	ldr	r3, [r3, #0]
 8012f3a:	681a      	ldr	r2, [r3, #0]
 8012f3c:	687b      	ldr	r3, [r7, #4]
 8012f3e:	681b      	ldr	r3, [r3, #0]
 8012f40:	f022 0201 	bic.w	r2, r2, #1
 8012f44:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	2201      	movs	r2, #1
 8012f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8012f4e:	2300      	movs	r3, #0
}
 8012f50:	4618      	mov	r0, r3
 8012f52:	3708      	adds	r7, #8
 8012f54:	46bd      	mov	sp, r7
 8012f56:	bd80      	pop	{r7, pc}
 8012f58:	40010000 	.word	0x40010000
 8012f5c:	40010400 	.word	0x40010400

08012f60 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8012f60:	b580      	push	{r7, lr}
 8012f62:	b086      	sub	sp, #24
 8012f64:	af00      	add	r7, sp, #0
 8012f66:	6078      	str	r0, [r7, #4]
 8012f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d101      	bne.n	8012f74 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8012f70:	2301      	movs	r3, #1
 8012f72:	e083      	b.n	801307c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8012f7a:	b2db      	uxtb	r3, r3
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	d106      	bne.n	8012f8e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	2200      	movs	r2, #0
 8012f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8012f88:	6878      	ldr	r0, [r7, #4]
 8012f8a:	f7fb ff2b 	bl	800ede4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	2202      	movs	r2, #2
 8012f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	681b      	ldr	r3, [r3, #0]
 8012f9a:	689b      	ldr	r3, [r3, #8]
 8012f9c:	687a      	ldr	r2, [r7, #4]
 8012f9e:	6812      	ldr	r2, [r2, #0]
 8012fa0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8012fa4:	f023 0307 	bic.w	r3, r3, #7
 8012fa8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	681a      	ldr	r2, [r3, #0]
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	3304      	adds	r3, #4
 8012fb2:	4619      	mov	r1, r3
 8012fb4:	4610      	mov	r0, r2
 8012fb6:	f000 fbf1 	bl	801379c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	681b      	ldr	r3, [r3, #0]
 8012fbe:	689b      	ldr	r3, [r3, #8]
 8012fc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	681b      	ldr	r3, [r3, #0]
 8012fc6:	699b      	ldr	r3, [r3, #24]
 8012fc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	681b      	ldr	r3, [r3, #0]
 8012fce:	6a1b      	ldr	r3, [r3, #32]
 8012fd0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8012fd2:	683b      	ldr	r3, [r7, #0]
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	697a      	ldr	r2, [r7, #20]
 8012fd8:	4313      	orrs	r3, r2
 8012fda:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8012fdc:	693b      	ldr	r3, [r7, #16]
 8012fde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012fe2:	f023 0303 	bic.w	r3, r3, #3
 8012fe6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8012fe8:	683b      	ldr	r3, [r7, #0]
 8012fea:	689a      	ldr	r2, [r3, #8]
 8012fec:	683b      	ldr	r3, [r7, #0]
 8012fee:	699b      	ldr	r3, [r3, #24]
 8012ff0:	021b      	lsls	r3, r3, #8
 8012ff2:	4313      	orrs	r3, r2
 8012ff4:	693a      	ldr	r2, [r7, #16]
 8012ff6:	4313      	orrs	r3, r2
 8012ff8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8012ffa:	693b      	ldr	r3, [r7, #16]
 8012ffc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8013000:	f023 030c 	bic.w	r3, r3, #12
 8013004:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8013006:	693b      	ldr	r3, [r7, #16]
 8013008:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 801300c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8013010:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8013012:	683b      	ldr	r3, [r7, #0]
 8013014:	68da      	ldr	r2, [r3, #12]
 8013016:	683b      	ldr	r3, [r7, #0]
 8013018:	69db      	ldr	r3, [r3, #28]
 801301a:	021b      	lsls	r3, r3, #8
 801301c:	4313      	orrs	r3, r2
 801301e:	693a      	ldr	r2, [r7, #16]
 8013020:	4313      	orrs	r3, r2
 8013022:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8013024:	683b      	ldr	r3, [r7, #0]
 8013026:	691b      	ldr	r3, [r3, #16]
 8013028:	011a      	lsls	r2, r3, #4
 801302a:	683b      	ldr	r3, [r7, #0]
 801302c:	6a1b      	ldr	r3, [r3, #32]
 801302e:	031b      	lsls	r3, r3, #12
 8013030:	4313      	orrs	r3, r2
 8013032:	693a      	ldr	r2, [r7, #16]
 8013034:	4313      	orrs	r3, r2
 8013036:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8013038:	68fb      	ldr	r3, [r7, #12]
 801303a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 801303e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8013046:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8013048:	683b      	ldr	r3, [r7, #0]
 801304a:	685a      	ldr	r2, [r3, #4]
 801304c:	683b      	ldr	r3, [r7, #0]
 801304e:	695b      	ldr	r3, [r3, #20]
 8013050:	011b      	lsls	r3, r3, #4
 8013052:	4313      	orrs	r3, r2
 8013054:	68fa      	ldr	r2, [r7, #12]
 8013056:	4313      	orrs	r3, r2
 8013058:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	697a      	ldr	r2, [r7, #20]
 8013060:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	681b      	ldr	r3, [r3, #0]
 8013066:	693a      	ldr	r2, [r7, #16]
 8013068:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	681b      	ldr	r3, [r3, #0]
 801306e:	68fa      	ldr	r2, [r7, #12]
 8013070:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	2201      	movs	r2, #1
 8013076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801307a:	2300      	movs	r3, #0
}
 801307c:	4618      	mov	r0, r3
 801307e:	3718      	adds	r7, #24
 8013080:	46bd      	mov	sp, r7
 8013082:	bd80      	pop	{r7, pc}

08013084 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013084:	b580      	push	{r7, lr}
 8013086:	b082      	sub	sp, #8
 8013088:	af00      	add	r7, sp, #0
 801308a:	6078      	str	r0, [r7, #4]
 801308c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 801308e:	683b      	ldr	r3, [r7, #0]
 8013090:	2b00      	cmp	r3, #0
 8013092:	d002      	beq.n	801309a <HAL_TIM_Encoder_Start+0x16>
 8013094:	2b04      	cmp	r3, #4
 8013096:	d008      	beq.n	80130aa <HAL_TIM_Encoder_Start+0x26>
 8013098:	e00f      	b.n	80130ba <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	681b      	ldr	r3, [r3, #0]
 801309e:	2201      	movs	r2, #1
 80130a0:	2100      	movs	r1, #0
 80130a2:	4618      	mov	r0, r3
 80130a4:	f000 fe64 	bl	8013d70 <TIM_CCxChannelCmd>
      break;
 80130a8:	e016      	b.n	80130d8 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80130aa:	687b      	ldr	r3, [r7, #4]
 80130ac:	681b      	ldr	r3, [r3, #0]
 80130ae:	2201      	movs	r2, #1
 80130b0:	2104      	movs	r1, #4
 80130b2:	4618      	mov	r0, r3
 80130b4:	f000 fe5c 	bl	8013d70 <TIM_CCxChannelCmd>
      break;
 80130b8:	e00e      	b.n	80130d8 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	2201      	movs	r2, #1
 80130c0:	2100      	movs	r1, #0
 80130c2:	4618      	mov	r0, r3
 80130c4:	f000 fe54 	bl	8013d70 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	681b      	ldr	r3, [r3, #0]
 80130cc:	2201      	movs	r2, #1
 80130ce:	2104      	movs	r1, #4
 80130d0:	4618      	mov	r0, r3
 80130d2:	f000 fe4d 	bl	8013d70 <TIM_CCxChannelCmd>
      break;
 80130d6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	681b      	ldr	r3, [r3, #0]
 80130dc:	681a      	ldr	r2, [r3, #0]
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	681b      	ldr	r3, [r3, #0]
 80130e2:	f042 0201 	orr.w	r2, r2, #1
 80130e6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80130e8:	2300      	movs	r3, #0
}
 80130ea:	4618      	mov	r0, r3
 80130ec:	3708      	adds	r7, #8
 80130ee:	46bd      	mov	sp, r7
 80130f0:	bd80      	pop	{r7, pc}

080130f2 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80130f2:	b580      	push	{r7, lr}
 80130f4:	b082      	sub	sp, #8
 80130f6:	af00      	add	r7, sp, #0
 80130f8:	6078      	str	r0, [r7, #4]
 80130fa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 80130fc:	683b      	ldr	r3, [r7, #0]
 80130fe:	2b00      	cmp	r3, #0
 8013100:	d002      	beq.n	8013108 <HAL_TIM_Encoder_Stop+0x16>
 8013102:	2b04      	cmp	r3, #4
 8013104:	d008      	beq.n	8013118 <HAL_TIM_Encoder_Stop+0x26>
 8013106:	e00f      	b.n	8013128 <HAL_TIM_Encoder_Stop+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	681b      	ldr	r3, [r3, #0]
 801310c:	2200      	movs	r2, #0
 801310e:	2100      	movs	r1, #0
 8013110:	4618      	mov	r0, r3
 8013112:	f000 fe2d 	bl	8013d70 <TIM_CCxChannelCmd>
      break;
 8013116:	e016      	b.n	8013146 <HAL_TIM_Encoder_Stop+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	681b      	ldr	r3, [r3, #0]
 801311c:	2200      	movs	r2, #0
 801311e:	2104      	movs	r1, #4
 8013120:	4618      	mov	r0, r3
 8013122:	f000 fe25 	bl	8013d70 <TIM_CCxChannelCmd>
      break;
 8013126:	e00e      	b.n	8013146 <HAL_TIM_Encoder_Stop+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	2200      	movs	r2, #0
 801312e:	2100      	movs	r1, #0
 8013130:	4618      	mov	r0, r3
 8013132:	f000 fe1d 	bl	8013d70 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	2200      	movs	r2, #0
 801313c:	2104      	movs	r1, #4
 801313e:	4618      	mov	r0, r3
 8013140:	f000 fe16 	bl	8013d70 <TIM_CCxChannelCmd>
      break;
 8013144:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	681b      	ldr	r3, [r3, #0]
 801314a:	6a1a      	ldr	r2, [r3, #32]
 801314c:	f241 1311 	movw	r3, #4369	; 0x1111
 8013150:	4013      	ands	r3, r2
 8013152:	2b00      	cmp	r3, #0
 8013154:	d10f      	bne.n	8013176 <HAL_TIM_Encoder_Stop+0x84>
 8013156:	687b      	ldr	r3, [r7, #4]
 8013158:	681b      	ldr	r3, [r3, #0]
 801315a:	6a1a      	ldr	r2, [r3, #32]
 801315c:	f240 4344 	movw	r3, #1092	; 0x444
 8013160:	4013      	ands	r3, r2
 8013162:	2b00      	cmp	r3, #0
 8013164:	d107      	bne.n	8013176 <HAL_TIM_Encoder_Stop+0x84>
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	681a      	ldr	r2, [r3, #0]
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	f022 0201 	bic.w	r2, r2, #1
 8013174:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013176:	2300      	movs	r3, #0
}
 8013178:	4618      	mov	r0, r3
 801317a:	3708      	adds	r7, #8
 801317c:	46bd      	mov	sp, r7
 801317e:	bd80      	pop	{r7, pc}

08013180 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8013180:	b580      	push	{r7, lr}
 8013182:	b082      	sub	sp, #8
 8013184:	af00      	add	r7, sp, #0
 8013186:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	681b      	ldr	r3, [r3, #0]
 801318c:	691b      	ldr	r3, [r3, #16]
 801318e:	f003 0302 	and.w	r3, r3, #2
 8013192:	2b02      	cmp	r3, #2
 8013194:	d122      	bne.n	80131dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	68db      	ldr	r3, [r3, #12]
 801319c:	f003 0302 	and.w	r3, r3, #2
 80131a0:	2b02      	cmp	r3, #2
 80131a2:	d11b      	bne.n	80131dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	681b      	ldr	r3, [r3, #0]
 80131a8:	f06f 0202 	mvn.w	r2, #2
 80131ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	2201      	movs	r2, #1
 80131b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	699b      	ldr	r3, [r3, #24]
 80131ba:	f003 0303 	and.w	r3, r3, #3
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d003      	beq.n	80131ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80131c2:	6878      	ldr	r0, [r7, #4]
 80131c4:	f000 facb 	bl	801375e <HAL_TIM_IC_CaptureCallback>
 80131c8:	e005      	b.n	80131d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80131ca:	6878      	ldr	r0, [r7, #4]
 80131cc:	f000 fabd 	bl	801374a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80131d0:	6878      	ldr	r0, [r7, #4]
 80131d2:	f000 face 	bl	8013772 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	2200      	movs	r2, #0
 80131da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	681b      	ldr	r3, [r3, #0]
 80131e0:	691b      	ldr	r3, [r3, #16]
 80131e2:	f003 0304 	and.w	r3, r3, #4
 80131e6:	2b04      	cmp	r3, #4
 80131e8:	d122      	bne.n	8013230 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	68db      	ldr	r3, [r3, #12]
 80131f0:	f003 0304 	and.w	r3, r3, #4
 80131f4:	2b04      	cmp	r3, #4
 80131f6:	d11b      	bne.n	8013230 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	681b      	ldr	r3, [r3, #0]
 80131fc:	f06f 0204 	mvn.w	r2, #4
 8013200:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	2202      	movs	r2, #2
 8013206:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8013208:	687b      	ldr	r3, [r7, #4]
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	699b      	ldr	r3, [r3, #24]
 801320e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013212:	2b00      	cmp	r3, #0
 8013214:	d003      	beq.n	801321e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013216:	6878      	ldr	r0, [r7, #4]
 8013218:	f000 faa1 	bl	801375e <HAL_TIM_IC_CaptureCallback>
 801321c:	e005      	b.n	801322a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801321e:	6878      	ldr	r0, [r7, #4]
 8013220:	f000 fa93 	bl	801374a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013224:	6878      	ldr	r0, [r7, #4]
 8013226:	f000 faa4 	bl	8013772 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	2200      	movs	r2, #0
 801322e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8013230:	687b      	ldr	r3, [r7, #4]
 8013232:	681b      	ldr	r3, [r3, #0]
 8013234:	691b      	ldr	r3, [r3, #16]
 8013236:	f003 0308 	and.w	r3, r3, #8
 801323a:	2b08      	cmp	r3, #8
 801323c:	d122      	bne.n	8013284 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	681b      	ldr	r3, [r3, #0]
 8013242:	68db      	ldr	r3, [r3, #12]
 8013244:	f003 0308 	and.w	r3, r3, #8
 8013248:	2b08      	cmp	r3, #8
 801324a:	d11b      	bne.n	8013284 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	681b      	ldr	r3, [r3, #0]
 8013250:	f06f 0208 	mvn.w	r2, #8
 8013254:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	2204      	movs	r2, #4
 801325a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	69db      	ldr	r3, [r3, #28]
 8013262:	f003 0303 	and.w	r3, r3, #3
 8013266:	2b00      	cmp	r3, #0
 8013268:	d003      	beq.n	8013272 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801326a:	6878      	ldr	r0, [r7, #4]
 801326c:	f000 fa77 	bl	801375e <HAL_TIM_IC_CaptureCallback>
 8013270:	e005      	b.n	801327e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013272:	6878      	ldr	r0, [r7, #4]
 8013274:	f000 fa69 	bl	801374a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013278:	6878      	ldr	r0, [r7, #4]
 801327a:	f000 fa7a 	bl	8013772 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	2200      	movs	r2, #0
 8013282:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	681b      	ldr	r3, [r3, #0]
 8013288:	691b      	ldr	r3, [r3, #16]
 801328a:	f003 0310 	and.w	r3, r3, #16
 801328e:	2b10      	cmp	r3, #16
 8013290:	d122      	bne.n	80132d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8013292:	687b      	ldr	r3, [r7, #4]
 8013294:	681b      	ldr	r3, [r3, #0]
 8013296:	68db      	ldr	r3, [r3, #12]
 8013298:	f003 0310 	and.w	r3, r3, #16
 801329c:	2b10      	cmp	r3, #16
 801329e:	d11b      	bne.n	80132d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	f06f 0210 	mvn.w	r2, #16
 80132a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80132aa:	687b      	ldr	r3, [r7, #4]
 80132ac:	2208      	movs	r2, #8
 80132ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	681b      	ldr	r3, [r3, #0]
 80132b4:	69db      	ldr	r3, [r3, #28]
 80132b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d003      	beq.n	80132c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80132be:	6878      	ldr	r0, [r7, #4]
 80132c0:	f000 fa4d 	bl	801375e <HAL_TIM_IC_CaptureCallback>
 80132c4:	e005      	b.n	80132d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80132c6:	6878      	ldr	r0, [r7, #4]
 80132c8:	f000 fa3f 	bl	801374a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80132cc:	6878      	ldr	r0, [r7, #4]
 80132ce:	f000 fa50 	bl	8013772 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	2200      	movs	r2, #0
 80132d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80132d8:	687b      	ldr	r3, [r7, #4]
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	691b      	ldr	r3, [r3, #16]
 80132de:	f003 0301 	and.w	r3, r3, #1
 80132e2:	2b01      	cmp	r3, #1
 80132e4:	d10e      	bne.n	8013304 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	681b      	ldr	r3, [r3, #0]
 80132ea:	68db      	ldr	r3, [r3, #12]
 80132ec:	f003 0301 	and.w	r3, r3, #1
 80132f0:	2b01      	cmp	r3, #1
 80132f2:	d107      	bne.n	8013304 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	681b      	ldr	r3, [r3, #0]
 80132f8:	f06f 0201 	mvn.w	r2, #1
 80132fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80132fe:	6878      	ldr	r0, [r7, #4]
 8013300:	f7f7 fee6 	bl	800b0d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8013304:	687b      	ldr	r3, [r7, #4]
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	691b      	ldr	r3, [r3, #16]
 801330a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801330e:	2b80      	cmp	r3, #128	; 0x80
 8013310:	d10e      	bne.n	8013330 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	68db      	ldr	r3, [r3, #12]
 8013318:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801331c:	2b80      	cmp	r3, #128	; 0x80
 801331e:	d107      	bne.n	8013330 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	681b      	ldr	r3, [r3, #0]
 8013324:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8013328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801332a:	6878      	ldr	r0, [r7, #4]
 801332c:	f000 fee8 	bl	8014100 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	691b      	ldr	r3, [r3, #16]
 8013336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801333a:	2b40      	cmp	r3, #64	; 0x40
 801333c:	d10e      	bne.n	801335c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	68db      	ldr	r3, [r3, #12]
 8013344:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013348:	2b40      	cmp	r3, #64	; 0x40
 801334a:	d107      	bne.n	801335c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	681b      	ldr	r3, [r3, #0]
 8013350:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8013354:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8013356:	6878      	ldr	r0, [r7, #4]
 8013358:	f000 fa15 	bl	8013786 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	681b      	ldr	r3, [r3, #0]
 8013360:	691b      	ldr	r3, [r3, #16]
 8013362:	f003 0320 	and.w	r3, r3, #32
 8013366:	2b20      	cmp	r3, #32
 8013368:	d10e      	bne.n	8013388 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	681b      	ldr	r3, [r3, #0]
 801336e:	68db      	ldr	r3, [r3, #12]
 8013370:	f003 0320 	and.w	r3, r3, #32
 8013374:	2b20      	cmp	r3, #32
 8013376:	d107      	bne.n	8013388 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	681b      	ldr	r3, [r3, #0]
 801337c:	f06f 0220 	mvn.w	r2, #32
 8013380:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8013382:	6878      	ldr	r0, [r7, #4]
 8013384:	f000 feb2 	bl	80140ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8013388:	bf00      	nop
 801338a:	3708      	adds	r7, #8
 801338c:	46bd      	mov	sp, r7
 801338e:	bd80      	pop	{r7, pc}

08013390 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8013390:	b580      	push	{r7, lr}
 8013392:	b084      	sub	sp, #16
 8013394:	af00      	add	r7, sp, #0
 8013396:	60f8      	str	r0, [r7, #12]
 8013398:	60b9      	str	r1, [r7, #8]
 801339a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 801339c:	68fb      	ldr	r3, [r7, #12]
 801339e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80133a2:	2b01      	cmp	r3, #1
 80133a4:	d101      	bne.n	80133aa <HAL_TIM_OC_ConfigChannel+0x1a>
 80133a6:	2302      	movs	r3, #2
 80133a8:	e04e      	b.n	8013448 <HAL_TIM_OC_ConfigChannel+0xb8>
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	2201      	movs	r2, #1
 80133ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80133b2:	68fb      	ldr	r3, [r7, #12]
 80133b4:	2202      	movs	r2, #2
 80133b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	2b0c      	cmp	r3, #12
 80133be:	d839      	bhi.n	8013434 <HAL_TIM_OC_ConfigChannel+0xa4>
 80133c0:	a201      	add	r2, pc, #4	; (adr r2, 80133c8 <HAL_TIM_OC_ConfigChannel+0x38>)
 80133c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133c6:	bf00      	nop
 80133c8:	080133fd 	.word	0x080133fd
 80133cc:	08013435 	.word	0x08013435
 80133d0:	08013435 	.word	0x08013435
 80133d4:	08013435 	.word	0x08013435
 80133d8:	0801340b 	.word	0x0801340b
 80133dc:	08013435 	.word	0x08013435
 80133e0:	08013435 	.word	0x08013435
 80133e4:	08013435 	.word	0x08013435
 80133e8:	08013419 	.word	0x08013419
 80133ec:	08013435 	.word	0x08013435
 80133f0:	08013435 	.word	0x08013435
 80133f4:	08013435 	.word	0x08013435
 80133f8:	08013427 	.word	0x08013427
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80133fc:	68fb      	ldr	r3, [r7, #12]
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	68b9      	ldr	r1, [r7, #8]
 8013402:	4618      	mov	r0, r3
 8013404:	f000 fa6a 	bl	80138dc <TIM_OC1_SetConfig>
      break;
 8013408:	e015      	b.n	8013436 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 801340a:	68fb      	ldr	r3, [r7, #12]
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	68b9      	ldr	r1, [r7, #8]
 8013410:	4618      	mov	r0, r3
 8013412:	f000 fad3 	bl	80139bc <TIM_OC2_SetConfig>
      break;
 8013416:	e00e      	b.n	8013436 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8013418:	68fb      	ldr	r3, [r7, #12]
 801341a:	681b      	ldr	r3, [r3, #0]
 801341c:	68b9      	ldr	r1, [r7, #8]
 801341e:	4618      	mov	r0, r3
 8013420:	f000 fb42 	bl	8013aa8 <TIM_OC3_SetConfig>
      break;
 8013424:	e007      	b.n	8013436 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8013426:	68fb      	ldr	r3, [r7, #12]
 8013428:	681b      	ldr	r3, [r3, #0]
 801342a:	68b9      	ldr	r1, [r7, #8]
 801342c:	4618      	mov	r0, r3
 801342e:	f000 fbaf 	bl	8013b90 <TIM_OC4_SetConfig>
      break;
 8013432:	e000      	b.n	8013436 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8013434:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8013436:	68fb      	ldr	r3, [r7, #12]
 8013438:	2201      	movs	r2, #1
 801343a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 801343e:	68fb      	ldr	r3, [r7, #12]
 8013440:	2200      	movs	r2, #0
 8013442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013446:	2300      	movs	r3, #0
}
 8013448:	4618      	mov	r0, r3
 801344a:	3710      	adds	r7, #16
 801344c:	46bd      	mov	sp, r7
 801344e:	bd80      	pop	{r7, pc}

08013450 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8013450:	b580      	push	{r7, lr}
 8013452:	b084      	sub	sp, #16
 8013454:	af00      	add	r7, sp, #0
 8013456:	60f8      	str	r0, [r7, #12]
 8013458:	60b9      	str	r1, [r7, #8]
 801345a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 801345c:	68fb      	ldr	r3, [r7, #12]
 801345e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013462:	2b01      	cmp	r3, #1
 8013464:	d101      	bne.n	801346a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8013466:	2302      	movs	r3, #2
 8013468:	e0b4      	b.n	80135d4 <HAL_TIM_PWM_ConfigChannel+0x184>
 801346a:	68fb      	ldr	r3, [r7, #12]
 801346c:	2201      	movs	r2, #1
 801346e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013472:	68fb      	ldr	r3, [r7, #12]
 8013474:	2202      	movs	r2, #2
 8013476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	2b0c      	cmp	r3, #12
 801347e:	f200 809f 	bhi.w	80135c0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8013482:	a201      	add	r2, pc, #4	; (adr r2, 8013488 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8013484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013488:	080134bd 	.word	0x080134bd
 801348c:	080135c1 	.word	0x080135c1
 8013490:	080135c1 	.word	0x080135c1
 8013494:	080135c1 	.word	0x080135c1
 8013498:	080134fd 	.word	0x080134fd
 801349c:	080135c1 	.word	0x080135c1
 80134a0:	080135c1 	.word	0x080135c1
 80134a4:	080135c1 	.word	0x080135c1
 80134a8:	0801353f 	.word	0x0801353f
 80134ac:	080135c1 	.word	0x080135c1
 80134b0:	080135c1 	.word	0x080135c1
 80134b4:	080135c1 	.word	0x080135c1
 80134b8:	0801357f 	.word	0x0801357f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80134bc:	68fb      	ldr	r3, [r7, #12]
 80134be:	681b      	ldr	r3, [r3, #0]
 80134c0:	68b9      	ldr	r1, [r7, #8]
 80134c2:	4618      	mov	r0, r3
 80134c4:	f000 fa0a 	bl	80138dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80134c8:	68fb      	ldr	r3, [r7, #12]
 80134ca:	681b      	ldr	r3, [r3, #0]
 80134cc:	699a      	ldr	r2, [r3, #24]
 80134ce:	68fb      	ldr	r3, [r7, #12]
 80134d0:	681b      	ldr	r3, [r3, #0]
 80134d2:	f042 0208 	orr.w	r2, r2, #8
 80134d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80134d8:	68fb      	ldr	r3, [r7, #12]
 80134da:	681b      	ldr	r3, [r3, #0]
 80134dc:	699a      	ldr	r2, [r3, #24]
 80134de:	68fb      	ldr	r3, [r7, #12]
 80134e0:	681b      	ldr	r3, [r3, #0]
 80134e2:	f022 0204 	bic.w	r2, r2, #4
 80134e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80134e8:	68fb      	ldr	r3, [r7, #12]
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	6999      	ldr	r1, [r3, #24]
 80134ee:	68bb      	ldr	r3, [r7, #8]
 80134f0:	691a      	ldr	r2, [r3, #16]
 80134f2:	68fb      	ldr	r3, [r7, #12]
 80134f4:	681b      	ldr	r3, [r3, #0]
 80134f6:	430a      	orrs	r2, r1
 80134f8:	619a      	str	r2, [r3, #24]
      break;
 80134fa:	e062      	b.n	80135c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80134fc:	68fb      	ldr	r3, [r7, #12]
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	68b9      	ldr	r1, [r7, #8]
 8013502:	4618      	mov	r0, r3
 8013504:	f000 fa5a 	bl	80139bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8013508:	68fb      	ldr	r3, [r7, #12]
 801350a:	681b      	ldr	r3, [r3, #0]
 801350c:	699a      	ldr	r2, [r3, #24]
 801350e:	68fb      	ldr	r3, [r7, #12]
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013516:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8013518:	68fb      	ldr	r3, [r7, #12]
 801351a:	681b      	ldr	r3, [r3, #0]
 801351c:	699a      	ldr	r2, [r3, #24]
 801351e:	68fb      	ldr	r3, [r7, #12]
 8013520:	681b      	ldr	r3, [r3, #0]
 8013522:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8013526:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8013528:	68fb      	ldr	r3, [r7, #12]
 801352a:	681b      	ldr	r3, [r3, #0]
 801352c:	6999      	ldr	r1, [r3, #24]
 801352e:	68bb      	ldr	r3, [r7, #8]
 8013530:	691b      	ldr	r3, [r3, #16]
 8013532:	021a      	lsls	r2, r3, #8
 8013534:	68fb      	ldr	r3, [r7, #12]
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	430a      	orrs	r2, r1
 801353a:	619a      	str	r2, [r3, #24]
      break;
 801353c:	e041      	b.n	80135c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801353e:	68fb      	ldr	r3, [r7, #12]
 8013540:	681b      	ldr	r3, [r3, #0]
 8013542:	68b9      	ldr	r1, [r7, #8]
 8013544:	4618      	mov	r0, r3
 8013546:	f000 faaf 	bl	8013aa8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	681b      	ldr	r3, [r3, #0]
 801354e:	69da      	ldr	r2, [r3, #28]
 8013550:	68fb      	ldr	r3, [r7, #12]
 8013552:	681b      	ldr	r3, [r3, #0]
 8013554:	f042 0208 	orr.w	r2, r2, #8
 8013558:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801355a:	68fb      	ldr	r3, [r7, #12]
 801355c:	681b      	ldr	r3, [r3, #0]
 801355e:	69da      	ldr	r2, [r3, #28]
 8013560:	68fb      	ldr	r3, [r7, #12]
 8013562:	681b      	ldr	r3, [r3, #0]
 8013564:	f022 0204 	bic.w	r2, r2, #4
 8013568:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	681b      	ldr	r3, [r3, #0]
 801356e:	69d9      	ldr	r1, [r3, #28]
 8013570:	68bb      	ldr	r3, [r7, #8]
 8013572:	691a      	ldr	r2, [r3, #16]
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	430a      	orrs	r2, r1
 801357a:	61da      	str	r2, [r3, #28]
      break;
 801357c:	e021      	b.n	80135c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801357e:	68fb      	ldr	r3, [r7, #12]
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	68b9      	ldr	r1, [r7, #8]
 8013584:	4618      	mov	r0, r3
 8013586:	f000 fb03 	bl	8013b90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801358a:	68fb      	ldr	r3, [r7, #12]
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	69da      	ldr	r2, [r3, #28]
 8013590:	68fb      	ldr	r3, [r7, #12]
 8013592:	681b      	ldr	r3, [r3, #0]
 8013594:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013598:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801359a:	68fb      	ldr	r3, [r7, #12]
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	69da      	ldr	r2, [r3, #28]
 80135a0:	68fb      	ldr	r3, [r7, #12]
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80135a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80135aa:	68fb      	ldr	r3, [r7, #12]
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	69d9      	ldr	r1, [r3, #28]
 80135b0:	68bb      	ldr	r3, [r7, #8]
 80135b2:	691b      	ldr	r3, [r3, #16]
 80135b4:	021a      	lsls	r2, r3, #8
 80135b6:	68fb      	ldr	r3, [r7, #12]
 80135b8:	681b      	ldr	r3, [r3, #0]
 80135ba:	430a      	orrs	r2, r1
 80135bc:	61da      	str	r2, [r3, #28]
      break;
 80135be:	e000      	b.n	80135c2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80135c0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80135c2:	68fb      	ldr	r3, [r7, #12]
 80135c4:	2201      	movs	r2, #1
 80135c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80135ca:	68fb      	ldr	r3, [r7, #12]
 80135cc:	2200      	movs	r2, #0
 80135ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80135d2:	2300      	movs	r3, #0
}
 80135d4:	4618      	mov	r0, r3
 80135d6:	3710      	adds	r7, #16
 80135d8:	46bd      	mov	sp, r7
 80135da:	bd80      	pop	{r7, pc}

080135dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80135dc:	b580      	push	{r7, lr}
 80135de:	b084      	sub	sp, #16
 80135e0:	af00      	add	r7, sp, #0
 80135e2:	6078      	str	r0, [r7, #4]
 80135e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80135ec:	2b01      	cmp	r3, #1
 80135ee:	d101      	bne.n	80135f4 <HAL_TIM_ConfigClockSource+0x18>
 80135f0:	2302      	movs	r3, #2
 80135f2:	e0a6      	b.n	8013742 <HAL_TIM_ConfigClockSource+0x166>
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	2201      	movs	r2, #1
 80135f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	2202      	movs	r2, #2
 8013600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	681b      	ldr	r3, [r3, #0]
 8013608:	689b      	ldr	r3, [r3, #8]
 801360a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801360c:	68fb      	ldr	r3, [r7, #12]
 801360e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8013612:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013614:	68fb      	ldr	r3, [r7, #12]
 8013616:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801361a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	68fa      	ldr	r2, [r7, #12]
 8013622:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8013624:	683b      	ldr	r3, [r7, #0]
 8013626:	681b      	ldr	r3, [r3, #0]
 8013628:	2b40      	cmp	r3, #64	; 0x40
 801362a:	d067      	beq.n	80136fc <HAL_TIM_ConfigClockSource+0x120>
 801362c:	2b40      	cmp	r3, #64	; 0x40
 801362e:	d80b      	bhi.n	8013648 <HAL_TIM_ConfigClockSource+0x6c>
 8013630:	2b10      	cmp	r3, #16
 8013632:	d073      	beq.n	801371c <HAL_TIM_ConfigClockSource+0x140>
 8013634:	2b10      	cmp	r3, #16
 8013636:	d802      	bhi.n	801363e <HAL_TIM_ConfigClockSource+0x62>
 8013638:	2b00      	cmp	r3, #0
 801363a:	d06f      	beq.n	801371c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 801363c:	e078      	b.n	8013730 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 801363e:	2b20      	cmp	r3, #32
 8013640:	d06c      	beq.n	801371c <HAL_TIM_ConfigClockSource+0x140>
 8013642:	2b30      	cmp	r3, #48	; 0x30
 8013644:	d06a      	beq.n	801371c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8013646:	e073      	b.n	8013730 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8013648:	2b70      	cmp	r3, #112	; 0x70
 801364a:	d00d      	beq.n	8013668 <HAL_TIM_ConfigClockSource+0x8c>
 801364c:	2b70      	cmp	r3, #112	; 0x70
 801364e:	d804      	bhi.n	801365a <HAL_TIM_ConfigClockSource+0x7e>
 8013650:	2b50      	cmp	r3, #80	; 0x50
 8013652:	d033      	beq.n	80136bc <HAL_TIM_ConfigClockSource+0xe0>
 8013654:	2b60      	cmp	r3, #96	; 0x60
 8013656:	d041      	beq.n	80136dc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8013658:	e06a      	b.n	8013730 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 801365a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801365e:	d066      	beq.n	801372e <HAL_TIM_ConfigClockSource+0x152>
 8013660:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013664:	d017      	beq.n	8013696 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8013666:	e063      	b.n	8013730 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	6818      	ldr	r0, [r3, #0]
 801366c:	683b      	ldr	r3, [r7, #0]
 801366e:	6899      	ldr	r1, [r3, #8]
 8013670:	683b      	ldr	r3, [r7, #0]
 8013672:	685a      	ldr	r2, [r3, #4]
 8013674:	683b      	ldr	r3, [r7, #0]
 8013676:	68db      	ldr	r3, [r3, #12]
 8013678:	f000 fb5a 	bl	8013d30 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	681b      	ldr	r3, [r3, #0]
 8013680:	689b      	ldr	r3, [r3, #8]
 8013682:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8013684:	68fb      	ldr	r3, [r7, #12]
 8013686:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 801368a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	681b      	ldr	r3, [r3, #0]
 8013690:	68fa      	ldr	r2, [r7, #12]
 8013692:	609a      	str	r2, [r3, #8]
      break;
 8013694:	e04c      	b.n	8013730 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	6818      	ldr	r0, [r3, #0]
 801369a:	683b      	ldr	r3, [r7, #0]
 801369c:	6899      	ldr	r1, [r3, #8]
 801369e:	683b      	ldr	r3, [r7, #0]
 80136a0:	685a      	ldr	r2, [r3, #4]
 80136a2:	683b      	ldr	r3, [r7, #0]
 80136a4:	68db      	ldr	r3, [r3, #12]
 80136a6:	f000 fb43 	bl	8013d30 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80136aa:	687b      	ldr	r3, [r7, #4]
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	689a      	ldr	r2, [r3, #8]
 80136b0:	687b      	ldr	r3, [r7, #4]
 80136b2:	681b      	ldr	r3, [r3, #0]
 80136b4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80136b8:	609a      	str	r2, [r3, #8]
      break;
 80136ba:	e039      	b.n	8013730 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	6818      	ldr	r0, [r3, #0]
 80136c0:	683b      	ldr	r3, [r7, #0]
 80136c2:	6859      	ldr	r1, [r3, #4]
 80136c4:	683b      	ldr	r3, [r7, #0]
 80136c6:	68db      	ldr	r3, [r3, #12]
 80136c8:	461a      	mov	r2, r3
 80136ca:	f000 fab7 	bl	8013c3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80136ce:	687b      	ldr	r3, [r7, #4]
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	2150      	movs	r1, #80	; 0x50
 80136d4:	4618      	mov	r0, r3
 80136d6:	f000 fb10 	bl	8013cfa <TIM_ITRx_SetConfig>
      break;
 80136da:	e029      	b.n	8013730 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	6818      	ldr	r0, [r3, #0]
 80136e0:	683b      	ldr	r3, [r7, #0]
 80136e2:	6859      	ldr	r1, [r3, #4]
 80136e4:	683b      	ldr	r3, [r7, #0]
 80136e6:	68db      	ldr	r3, [r3, #12]
 80136e8:	461a      	mov	r2, r3
 80136ea:	f000 fad6 	bl	8013c9a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	681b      	ldr	r3, [r3, #0]
 80136f2:	2160      	movs	r1, #96	; 0x60
 80136f4:	4618      	mov	r0, r3
 80136f6:	f000 fb00 	bl	8013cfa <TIM_ITRx_SetConfig>
      break;
 80136fa:	e019      	b.n	8013730 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	6818      	ldr	r0, [r3, #0]
 8013700:	683b      	ldr	r3, [r7, #0]
 8013702:	6859      	ldr	r1, [r3, #4]
 8013704:	683b      	ldr	r3, [r7, #0]
 8013706:	68db      	ldr	r3, [r3, #12]
 8013708:	461a      	mov	r2, r3
 801370a:	f000 fa97 	bl	8013c3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 801370e:	687b      	ldr	r3, [r7, #4]
 8013710:	681b      	ldr	r3, [r3, #0]
 8013712:	2140      	movs	r1, #64	; 0x40
 8013714:	4618      	mov	r0, r3
 8013716:	f000 faf0 	bl	8013cfa <TIM_ITRx_SetConfig>
      break;
 801371a:	e009      	b.n	8013730 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	681a      	ldr	r2, [r3, #0]
 8013720:	683b      	ldr	r3, [r7, #0]
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	4619      	mov	r1, r3
 8013726:	4610      	mov	r0, r2
 8013728:	f000 fae7 	bl	8013cfa <TIM_ITRx_SetConfig>
      break;
 801372c:	e000      	b.n	8013730 <HAL_TIM_ConfigClockSource+0x154>
      break;
 801372e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	2201      	movs	r2, #1
 8013734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8013738:	687b      	ldr	r3, [r7, #4]
 801373a:	2200      	movs	r2, #0
 801373c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013740:	2300      	movs	r3, #0
}
 8013742:	4618      	mov	r0, r3
 8013744:	3710      	adds	r7, #16
 8013746:	46bd      	mov	sp, r7
 8013748:	bd80      	pop	{r7, pc}

0801374a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801374a:	b480      	push	{r7}
 801374c:	b083      	sub	sp, #12
 801374e:	af00      	add	r7, sp, #0
 8013750:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8013752:	bf00      	nop
 8013754:	370c      	adds	r7, #12
 8013756:	46bd      	mov	sp, r7
 8013758:	f85d 7b04 	ldr.w	r7, [sp], #4
 801375c:	4770      	bx	lr

0801375e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801375e:	b480      	push	{r7}
 8013760:	b083      	sub	sp, #12
 8013762:	af00      	add	r7, sp, #0
 8013764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8013766:	bf00      	nop
 8013768:	370c      	adds	r7, #12
 801376a:	46bd      	mov	sp, r7
 801376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013770:	4770      	bx	lr

08013772 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8013772:	b480      	push	{r7}
 8013774:	b083      	sub	sp, #12
 8013776:	af00      	add	r7, sp, #0
 8013778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801377a:	bf00      	nop
 801377c:	370c      	adds	r7, #12
 801377e:	46bd      	mov	sp, r7
 8013780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013784:	4770      	bx	lr

08013786 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8013786:	b480      	push	{r7}
 8013788:	b083      	sub	sp, #12
 801378a:	af00      	add	r7, sp, #0
 801378c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801378e:	bf00      	nop
 8013790:	370c      	adds	r7, #12
 8013792:	46bd      	mov	sp, r7
 8013794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013798:	4770      	bx	lr
	...

0801379c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 801379c:	b480      	push	{r7}
 801379e:	b085      	sub	sp, #20
 80137a0:	af00      	add	r7, sp, #0
 80137a2:	6078      	str	r0, [r7, #4]
 80137a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	4a40      	ldr	r2, [pc, #256]	; (80138b0 <TIM_Base_SetConfig+0x114>)
 80137b0:	4293      	cmp	r3, r2
 80137b2:	d013      	beq.n	80137dc <TIM_Base_SetConfig+0x40>
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80137ba:	d00f      	beq.n	80137dc <TIM_Base_SetConfig+0x40>
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	4a3d      	ldr	r2, [pc, #244]	; (80138b4 <TIM_Base_SetConfig+0x118>)
 80137c0:	4293      	cmp	r3, r2
 80137c2:	d00b      	beq.n	80137dc <TIM_Base_SetConfig+0x40>
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	4a3c      	ldr	r2, [pc, #240]	; (80138b8 <TIM_Base_SetConfig+0x11c>)
 80137c8:	4293      	cmp	r3, r2
 80137ca:	d007      	beq.n	80137dc <TIM_Base_SetConfig+0x40>
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	4a3b      	ldr	r2, [pc, #236]	; (80138bc <TIM_Base_SetConfig+0x120>)
 80137d0:	4293      	cmp	r3, r2
 80137d2:	d003      	beq.n	80137dc <TIM_Base_SetConfig+0x40>
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	4a3a      	ldr	r2, [pc, #232]	; (80138c0 <TIM_Base_SetConfig+0x124>)
 80137d8:	4293      	cmp	r3, r2
 80137da:	d108      	bne.n	80137ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80137e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80137e4:	683b      	ldr	r3, [r7, #0]
 80137e6:	685b      	ldr	r3, [r3, #4]
 80137e8:	68fa      	ldr	r2, [r7, #12]
 80137ea:	4313      	orrs	r3, r2
 80137ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	4a2f      	ldr	r2, [pc, #188]	; (80138b0 <TIM_Base_SetConfig+0x114>)
 80137f2:	4293      	cmp	r3, r2
 80137f4:	d02b      	beq.n	801384e <TIM_Base_SetConfig+0xb2>
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80137fc:	d027      	beq.n	801384e <TIM_Base_SetConfig+0xb2>
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	4a2c      	ldr	r2, [pc, #176]	; (80138b4 <TIM_Base_SetConfig+0x118>)
 8013802:	4293      	cmp	r3, r2
 8013804:	d023      	beq.n	801384e <TIM_Base_SetConfig+0xb2>
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	4a2b      	ldr	r2, [pc, #172]	; (80138b8 <TIM_Base_SetConfig+0x11c>)
 801380a:	4293      	cmp	r3, r2
 801380c:	d01f      	beq.n	801384e <TIM_Base_SetConfig+0xb2>
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	4a2a      	ldr	r2, [pc, #168]	; (80138bc <TIM_Base_SetConfig+0x120>)
 8013812:	4293      	cmp	r3, r2
 8013814:	d01b      	beq.n	801384e <TIM_Base_SetConfig+0xb2>
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	4a29      	ldr	r2, [pc, #164]	; (80138c0 <TIM_Base_SetConfig+0x124>)
 801381a:	4293      	cmp	r3, r2
 801381c:	d017      	beq.n	801384e <TIM_Base_SetConfig+0xb2>
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	4a28      	ldr	r2, [pc, #160]	; (80138c4 <TIM_Base_SetConfig+0x128>)
 8013822:	4293      	cmp	r3, r2
 8013824:	d013      	beq.n	801384e <TIM_Base_SetConfig+0xb2>
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	4a27      	ldr	r2, [pc, #156]	; (80138c8 <TIM_Base_SetConfig+0x12c>)
 801382a:	4293      	cmp	r3, r2
 801382c:	d00f      	beq.n	801384e <TIM_Base_SetConfig+0xb2>
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	4a26      	ldr	r2, [pc, #152]	; (80138cc <TIM_Base_SetConfig+0x130>)
 8013832:	4293      	cmp	r3, r2
 8013834:	d00b      	beq.n	801384e <TIM_Base_SetConfig+0xb2>
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	4a25      	ldr	r2, [pc, #148]	; (80138d0 <TIM_Base_SetConfig+0x134>)
 801383a:	4293      	cmp	r3, r2
 801383c:	d007      	beq.n	801384e <TIM_Base_SetConfig+0xb2>
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	4a24      	ldr	r2, [pc, #144]	; (80138d4 <TIM_Base_SetConfig+0x138>)
 8013842:	4293      	cmp	r3, r2
 8013844:	d003      	beq.n	801384e <TIM_Base_SetConfig+0xb2>
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	4a23      	ldr	r2, [pc, #140]	; (80138d8 <TIM_Base_SetConfig+0x13c>)
 801384a:	4293      	cmp	r3, r2
 801384c:	d108      	bne.n	8013860 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801384e:	68fb      	ldr	r3, [r7, #12]
 8013850:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013854:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8013856:	683b      	ldr	r3, [r7, #0]
 8013858:	68db      	ldr	r3, [r3, #12]
 801385a:	68fa      	ldr	r2, [r7, #12]
 801385c:	4313      	orrs	r3, r2
 801385e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8013866:	683b      	ldr	r3, [r7, #0]
 8013868:	695b      	ldr	r3, [r3, #20]
 801386a:	4313      	orrs	r3, r2
 801386c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	68fa      	ldr	r2, [r7, #12]
 8013872:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8013874:	683b      	ldr	r3, [r7, #0]
 8013876:	689a      	ldr	r2, [r3, #8]
 8013878:	687b      	ldr	r3, [r7, #4]
 801387a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801387c:	683b      	ldr	r3, [r7, #0]
 801387e:	681a      	ldr	r2, [r3, #0]
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	4a0a      	ldr	r2, [pc, #40]	; (80138b0 <TIM_Base_SetConfig+0x114>)
 8013888:	4293      	cmp	r3, r2
 801388a:	d003      	beq.n	8013894 <TIM_Base_SetConfig+0xf8>
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	4a0c      	ldr	r2, [pc, #48]	; (80138c0 <TIM_Base_SetConfig+0x124>)
 8013890:	4293      	cmp	r3, r2
 8013892:	d103      	bne.n	801389c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8013894:	683b      	ldr	r3, [r7, #0]
 8013896:	691a      	ldr	r2, [r3, #16]
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801389c:	687b      	ldr	r3, [r7, #4]
 801389e:	2201      	movs	r2, #1
 80138a0:	615a      	str	r2, [r3, #20]
}
 80138a2:	bf00      	nop
 80138a4:	3714      	adds	r7, #20
 80138a6:	46bd      	mov	sp, r7
 80138a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138ac:	4770      	bx	lr
 80138ae:	bf00      	nop
 80138b0:	40010000 	.word	0x40010000
 80138b4:	40000400 	.word	0x40000400
 80138b8:	40000800 	.word	0x40000800
 80138bc:	40000c00 	.word	0x40000c00
 80138c0:	40010400 	.word	0x40010400
 80138c4:	40014000 	.word	0x40014000
 80138c8:	40014400 	.word	0x40014400
 80138cc:	40014800 	.word	0x40014800
 80138d0:	40001800 	.word	0x40001800
 80138d4:	40001c00 	.word	0x40001c00
 80138d8:	40002000 	.word	0x40002000

080138dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80138dc:	b480      	push	{r7}
 80138de:	b087      	sub	sp, #28
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	6078      	str	r0, [r7, #4]
 80138e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	6a1b      	ldr	r3, [r3, #32]
 80138ea:	f023 0201 	bic.w	r2, r3, #1
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	6a1b      	ldr	r3, [r3, #32]
 80138f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	685b      	ldr	r3, [r3, #4]
 80138fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	699b      	ldr	r3, [r3, #24]
 8013902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8013904:	68fb      	ldr	r3, [r7, #12]
 8013906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801390a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801390c:	68fb      	ldr	r3, [r7, #12]
 801390e:	f023 0303 	bic.w	r3, r3, #3
 8013912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013914:	683b      	ldr	r3, [r7, #0]
 8013916:	681b      	ldr	r3, [r3, #0]
 8013918:	68fa      	ldr	r2, [r7, #12]
 801391a:	4313      	orrs	r3, r2
 801391c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801391e:	697b      	ldr	r3, [r7, #20]
 8013920:	f023 0302 	bic.w	r3, r3, #2
 8013924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8013926:	683b      	ldr	r3, [r7, #0]
 8013928:	689b      	ldr	r3, [r3, #8]
 801392a:	697a      	ldr	r2, [r7, #20]
 801392c:	4313      	orrs	r3, r2
 801392e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8013930:	687b      	ldr	r3, [r7, #4]
 8013932:	4a20      	ldr	r2, [pc, #128]	; (80139b4 <TIM_OC1_SetConfig+0xd8>)
 8013934:	4293      	cmp	r3, r2
 8013936:	d003      	beq.n	8013940 <TIM_OC1_SetConfig+0x64>
 8013938:	687b      	ldr	r3, [r7, #4]
 801393a:	4a1f      	ldr	r2, [pc, #124]	; (80139b8 <TIM_OC1_SetConfig+0xdc>)
 801393c:	4293      	cmp	r3, r2
 801393e:	d10c      	bne.n	801395a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8013940:	697b      	ldr	r3, [r7, #20]
 8013942:	f023 0308 	bic.w	r3, r3, #8
 8013946:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8013948:	683b      	ldr	r3, [r7, #0]
 801394a:	68db      	ldr	r3, [r3, #12]
 801394c:	697a      	ldr	r2, [r7, #20]
 801394e:	4313      	orrs	r3, r2
 8013950:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8013952:	697b      	ldr	r3, [r7, #20]
 8013954:	f023 0304 	bic.w	r3, r3, #4
 8013958:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	4a15      	ldr	r2, [pc, #84]	; (80139b4 <TIM_OC1_SetConfig+0xd8>)
 801395e:	4293      	cmp	r3, r2
 8013960:	d003      	beq.n	801396a <TIM_OC1_SetConfig+0x8e>
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	4a14      	ldr	r2, [pc, #80]	; (80139b8 <TIM_OC1_SetConfig+0xdc>)
 8013966:	4293      	cmp	r3, r2
 8013968:	d111      	bne.n	801398e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801396a:	693b      	ldr	r3, [r7, #16]
 801396c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013970:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8013972:	693b      	ldr	r3, [r7, #16]
 8013974:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013978:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801397a:	683b      	ldr	r3, [r7, #0]
 801397c:	695b      	ldr	r3, [r3, #20]
 801397e:	693a      	ldr	r2, [r7, #16]
 8013980:	4313      	orrs	r3, r2
 8013982:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8013984:	683b      	ldr	r3, [r7, #0]
 8013986:	699b      	ldr	r3, [r3, #24]
 8013988:	693a      	ldr	r2, [r7, #16]
 801398a:	4313      	orrs	r3, r2
 801398c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801398e:	687b      	ldr	r3, [r7, #4]
 8013990:	693a      	ldr	r2, [r7, #16]
 8013992:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	68fa      	ldr	r2, [r7, #12]
 8013998:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801399a:	683b      	ldr	r3, [r7, #0]
 801399c:	685a      	ldr	r2, [r3, #4]
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	697a      	ldr	r2, [r7, #20]
 80139a6:	621a      	str	r2, [r3, #32]
}
 80139a8:	bf00      	nop
 80139aa:	371c      	adds	r7, #28
 80139ac:	46bd      	mov	sp, r7
 80139ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139b2:	4770      	bx	lr
 80139b4:	40010000 	.word	0x40010000
 80139b8:	40010400 	.word	0x40010400

080139bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80139bc:	b480      	push	{r7}
 80139be:	b087      	sub	sp, #28
 80139c0:	af00      	add	r7, sp, #0
 80139c2:	6078      	str	r0, [r7, #4]
 80139c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	6a1b      	ldr	r3, [r3, #32]
 80139ca:	f023 0210 	bic.w	r2, r3, #16
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	6a1b      	ldr	r3, [r3, #32]
 80139d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	685b      	ldr	r3, [r3, #4]
 80139dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80139de:	687b      	ldr	r3, [r7, #4]
 80139e0:	699b      	ldr	r3, [r3, #24]
 80139e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80139e4:	68fb      	ldr	r3, [r7, #12]
 80139e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80139ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80139ec:	68fb      	ldr	r3, [r7, #12]
 80139ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80139f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80139f4:	683b      	ldr	r3, [r7, #0]
 80139f6:	681b      	ldr	r3, [r3, #0]
 80139f8:	021b      	lsls	r3, r3, #8
 80139fa:	68fa      	ldr	r2, [r7, #12]
 80139fc:	4313      	orrs	r3, r2
 80139fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8013a00:	697b      	ldr	r3, [r7, #20]
 8013a02:	f023 0320 	bic.w	r3, r3, #32
 8013a06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8013a08:	683b      	ldr	r3, [r7, #0]
 8013a0a:	689b      	ldr	r3, [r3, #8]
 8013a0c:	011b      	lsls	r3, r3, #4
 8013a0e:	697a      	ldr	r2, [r7, #20]
 8013a10:	4313      	orrs	r3, r2
 8013a12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	4a22      	ldr	r2, [pc, #136]	; (8013aa0 <TIM_OC2_SetConfig+0xe4>)
 8013a18:	4293      	cmp	r3, r2
 8013a1a:	d003      	beq.n	8013a24 <TIM_OC2_SetConfig+0x68>
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	4a21      	ldr	r2, [pc, #132]	; (8013aa4 <TIM_OC2_SetConfig+0xe8>)
 8013a20:	4293      	cmp	r3, r2
 8013a22:	d10d      	bne.n	8013a40 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8013a24:	697b      	ldr	r3, [r7, #20]
 8013a26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013a2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8013a2c:	683b      	ldr	r3, [r7, #0]
 8013a2e:	68db      	ldr	r3, [r3, #12]
 8013a30:	011b      	lsls	r3, r3, #4
 8013a32:	697a      	ldr	r2, [r7, #20]
 8013a34:	4313      	orrs	r3, r2
 8013a36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8013a38:	697b      	ldr	r3, [r7, #20]
 8013a3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013a3e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	4a17      	ldr	r2, [pc, #92]	; (8013aa0 <TIM_OC2_SetConfig+0xe4>)
 8013a44:	4293      	cmp	r3, r2
 8013a46:	d003      	beq.n	8013a50 <TIM_OC2_SetConfig+0x94>
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	4a16      	ldr	r2, [pc, #88]	; (8013aa4 <TIM_OC2_SetConfig+0xe8>)
 8013a4c:	4293      	cmp	r3, r2
 8013a4e:	d113      	bne.n	8013a78 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8013a50:	693b      	ldr	r3, [r7, #16]
 8013a52:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013a56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8013a58:	693b      	ldr	r3, [r7, #16]
 8013a5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013a5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8013a60:	683b      	ldr	r3, [r7, #0]
 8013a62:	695b      	ldr	r3, [r3, #20]
 8013a64:	009b      	lsls	r3, r3, #2
 8013a66:	693a      	ldr	r2, [r7, #16]
 8013a68:	4313      	orrs	r3, r2
 8013a6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8013a6c:	683b      	ldr	r3, [r7, #0]
 8013a6e:	699b      	ldr	r3, [r3, #24]
 8013a70:	009b      	lsls	r3, r3, #2
 8013a72:	693a      	ldr	r2, [r7, #16]
 8013a74:	4313      	orrs	r3, r2
 8013a76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	693a      	ldr	r2, [r7, #16]
 8013a7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	68fa      	ldr	r2, [r7, #12]
 8013a82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8013a84:	683b      	ldr	r3, [r7, #0]
 8013a86:	685a      	ldr	r2, [r3, #4]
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	697a      	ldr	r2, [r7, #20]
 8013a90:	621a      	str	r2, [r3, #32]
}
 8013a92:	bf00      	nop
 8013a94:	371c      	adds	r7, #28
 8013a96:	46bd      	mov	sp, r7
 8013a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a9c:	4770      	bx	lr
 8013a9e:	bf00      	nop
 8013aa0:	40010000 	.word	0x40010000
 8013aa4:	40010400 	.word	0x40010400

08013aa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013aa8:	b480      	push	{r7}
 8013aaa:	b087      	sub	sp, #28
 8013aac:	af00      	add	r7, sp, #0
 8013aae:	6078      	str	r0, [r7, #4]
 8013ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	6a1b      	ldr	r3, [r3, #32]
 8013ab6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	6a1b      	ldr	r3, [r3, #32]
 8013ac2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	685b      	ldr	r3, [r3, #4]
 8013ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	69db      	ldr	r3, [r3, #28]
 8013ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8013ad0:	68fb      	ldr	r3, [r7, #12]
 8013ad2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8013ad8:	68fb      	ldr	r3, [r7, #12]
 8013ada:	f023 0303 	bic.w	r3, r3, #3
 8013ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013ae0:	683b      	ldr	r3, [r7, #0]
 8013ae2:	681b      	ldr	r3, [r3, #0]
 8013ae4:	68fa      	ldr	r2, [r7, #12]
 8013ae6:	4313      	orrs	r3, r2
 8013ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8013aea:	697b      	ldr	r3, [r7, #20]
 8013aec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8013af2:	683b      	ldr	r3, [r7, #0]
 8013af4:	689b      	ldr	r3, [r3, #8]
 8013af6:	021b      	lsls	r3, r3, #8
 8013af8:	697a      	ldr	r2, [r7, #20]
 8013afa:	4313      	orrs	r3, r2
 8013afc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	4a21      	ldr	r2, [pc, #132]	; (8013b88 <TIM_OC3_SetConfig+0xe0>)
 8013b02:	4293      	cmp	r3, r2
 8013b04:	d003      	beq.n	8013b0e <TIM_OC3_SetConfig+0x66>
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	4a20      	ldr	r2, [pc, #128]	; (8013b8c <TIM_OC3_SetConfig+0xe4>)
 8013b0a:	4293      	cmp	r3, r2
 8013b0c:	d10d      	bne.n	8013b2a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8013b0e:	697b      	ldr	r3, [r7, #20]
 8013b10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013b14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8013b16:	683b      	ldr	r3, [r7, #0]
 8013b18:	68db      	ldr	r3, [r3, #12]
 8013b1a:	021b      	lsls	r3, r3, #8
 8013b1c:	697a      	ldr	r2, [r7, #20]
 8013b1e:	4313      	orrs	r3, r2
 8013b20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8013b22:	697b      	ldr	r3, [r7, #20]
 8013b24:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013b28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013b2a:	687b      	ldr	r3, [r7, #4]
 8013b2c:	4a16      	ldr	r2, [pc, #88]	; (8013b88 <TIM_OC3_SetConfig+0xe0>)
 8013b2e:	4293      	cmp	r3, r2
 8013b30:	d003      	beq.n	8013b3a <TIM_OC3_SetConfig+0x92>
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	4a15      	ldr	r2, [pc, #84]	; (8013b8c <TIM_OC3_SetConfig+0xe4>)
 8013b36:	4293      	cmp	r3, r2
 8013b38:	d113      	bne.n	8013b62 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8013b3a:	693b      	ldr	r3, [r7, #16]
 8013b3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013b40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8013b42:	693b      	ldr	r3, [r7, #16]
 8013b44:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013b48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8013b4a:	683b      	ldr	r3, [r7, #0]
 8013b4c:	695b      	ldr	r3, [r3, #20]
 8013b4e:	011b      	lsls	r3, r3, #4
 8013b50:	693a      	ldr	r2, [r7, #16]
 8013b52:	4313      	orrs	r3, r2
 8013b54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8013b56:	683b      	ldr	r3, [r7, #0]
 8013b58:	699b      	ldr	r3, [r3, #24]
 8013b5a:	011b      	lsls	r3, r3, #4
 8013b5c:	693a      	ldr	r2, [r7, #16]
 8013b5e:	4313      	orrs	r3, r2
 8013b60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013b62:	687b      	ldr	r3, [r7, #4]
 8013b64:	693a      	ldr	r2, [r7, #16]
 8013b66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013b68:	687b      	ldr	r3, [r7, #4]
 8013b6a:	68fa      	ldr	r2, [r7, #12]
 8013b6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8013b6e:	683b      	ldr	r3, [r7, #0]
 8013b70:	685a      	ldr	r2, [r3, #4]
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	697a      	ldr	r2, [r7, #20]
 8013b7a:	621a      	str	r2, [r3, #32]
}
 8013b7c:	bf00      	nop
 8013b7e:	371c      	adds	r7, #28
 8013b80:	46bd      	mov	sp, r7
 8013b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b86:	4770      	bx	lr
 8013b88:	40010000 	.word	0x40010000
 8013b8c:	40010400 	.word	0x40010400

08013b90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013b90:	b480      	push	{r7}
 8013b92:	b087      	sub	sp, #28
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	6078      	str	r0, [r7, #4]
 8013b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	6a1b      	ldr	r3, [r3, #32]
 8013b9e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8013ba2:	687b      	ldr	r3, [r7, #4]
 8013ba4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	6a1b      	ldr	r3, [r3, #32]
 8013baa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	685b      	ldr	r3, [r3, #4]
 8013bb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8013bb2:	687b      	ldr	r3, [r7, #4]
 8013bb4:	69db      	ldr	r3, [r3, #28]
 8013bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8013bb8:	68fb      	ldr	r3, [r7, #12]
 8013bba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8013bbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8013bc0:	68fb      	ldr	r3, [r7, #12]
 8013bc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013bc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013bc8:	683b      	ldr	r3, [r7, #0]
 8013bca:	681b      	ldr	r3, [r3, #0]
 8013bcc:	021b      	lsls	r3, r3, #8
 8013bce:	68fa      	ldr	r2, [r7, #12]
 8013bd0:	4313      	orrs	r3, r2
 8013bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8013bd4:	693b      	ldr	r3, [r7, #16]
 8013bd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8013bda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8013bdc:	683b      	ldr	r3, [r7, #0]
 8013bde:	689b      	ldr	r3, [r3, #8]
 8013be0:	031b      	lsls	r3, r3, #12
 8013be2:	693a      	ldr	r2, [r7, #16]
 8013be4:	4313      	orrs	r3, r2
 8013be6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	4a12      	ldr	r2, [pc, #72]	; (8013c34 <TIM_OC4_SetConfig+0xa4>)
 8013bec:	4293      	cmp	r3, r2
 8013bee:	d003      	beq.n	8013bf8 <TIM_OC4_SetConfig+0x68>
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	4a11      	ldr	r2, [pc, #68]	; (8013c38 <TIM_OC4_SetConfig+0xa8>)
 8013bf4:	4293      	cmp	r3, r2
 8013bf6:	d109      	bne.n	8013c0c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8013bf8:	697b      	ldr	r3, [r7, #20]
 8013bfa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013bfe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8013c00:	683b      	ldr	r3, [r7, #0]
 8013c02:	695b      	ldr	r3, [r3, #20]
 8013c04:	019b      	lsls	r3, r3, #6
 8013c06:	697a      	ldr	r2, [r7, #20]
 8013c08:	4313      	orrs	r3, r2
 8013c0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	697a      	ldr	r2, [r7, #20]
 8013c10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8013c12:	687b      	ldr	r3, [r7, #4]
 8013c14:	68fa      	ldr	r2, [r7, #12]
 8013c16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8013c18:	683b      	ldr	r3, [r7, #0]
 8013c1a:	685a      	ldr	r2, [r3, #4]
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	693a      	ldr	r2, [r7, #16]
 8013c24:	621a      	str	r2, [r3, #32]
}
 8013c26:	bf00      	nop
 8013c28:	371c      	adds	r7, #28
 8013c2a:	46bd      	mov	sp, r7
 8013c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c30:	4770      	bx	lr
 8013c32:	bf00      	nop
 8013c34:	40010000 	.word	0x40010000
 8013c38:	40010400 	.word	0x40010400

08013c3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013c3c:	b480      	push	{r7}
 8013c3e:	b087      	sub	sp, #28
 8013c40:	af00      	add	r7, sp, #0
 8013c42:	60f8      	str	r0, [r7, #12]
 8013c44:	60b9      	str	r1, [r7, #8]
 8013c46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8013c48:	68fb      	ldr	r3, [r7, #12]
 8013c4a:	6a1b      	ldr	r3, [r3, #32]
 8013c4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013c4e:	68fb      	ldr	r3, [r7, #12]
 8013c50:	6a1b      	ldr	r3, [r3, #32]
 8013c52:	f023 0201 	bic.w	r2, r3, #1
 8013c56:	68fb      	ldr	r3, [r7, #12]
 8013c58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	699b      	ldr	r3, [r3, #24]
 8013c5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8013c60:	693b      	ldr	r3, [r7, #16]
 8013c62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8013c66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	011b      	lsls	r3, r3, #4
 8013c6c:	693a      	ldr	r2, [r7, #16]
 8013c6e:	4313      	orrs	r3, r2
 8013c70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8013c72:	697b      	ldr	r3, [r7, #20]
 8013c74:	f023 030a 	bic.w	r3, r3, #10
 8013c78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8013c7a:	697a      	ldr	r2, [r7, #20]
 8013c7c:	68bb      	ldr	r3, [r7, #8]
 8013c7e:	4313      	orrs	r3, r2
 8013c80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	693a      	ldr	r2, [r7, #16]
 8013c86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013c88:	68fb      	ldr	r3, [r7, #12]
 8013c8a:	697a      	ldr	r2, [r7, #20]
 8013c8c:	621a      	str	r2, [r3, #32]
}
 8013c8e:	bf00      	nop
 8013c90:	371c      	adds	r7, #28
 8013c92:	46bd      	mov	sp, r7
 8013c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c98:	4770      	bx	lr

08013c9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013c9a:	b480      	push	{r7}
 8013c9c:	b087      	sub	sp, #28
 8013c9e:	af00      	add	r7, sp, #0
 8013ca0:	60f8      	str	r0, [r7, #12]
 8013ca2:	60b9      	str	r1, [r7, #8]
 8013ca4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013ca6:	68fb      	ldr	r3, [r7, #12]
 8013ca8:	6a1b      	ldr	r3, [r3, #32]
 8013caa:	f023 0210 	bic.w	r2, r3, #16
 8013cae:	68fb      	ldr	r3, [r7, #12]
 8013cb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013cb2:	68fb      	ldr	r3, [r7, #12]
 8013cb4:	699b      	ldr	r3, [r3, #24]
 8013cb6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8013cb8:	68fb      	ldr	r3, [r7, #12]
 8013cba:	6a1b      	ldr	r3, [r3, #32]
 8013cbc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8013cbe:	697b      	ldr	r3, [r7, #20]
 8013cc0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8013cc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	031b      	lsls	r3, r3, #12
 8013cca:	697a      	ldr	r2, [r7, #20]
 8013ccc:	4313      	orrs	r3, r2
 8013cce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8013cd0:	693b      	ldr	r3, [r7, #16]
 8013cd2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8013cd6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8013cd8:	68bb      	ldr	r3, [r7, #8]
 8013cda:	011b      	lsls	r3, r3, #4
 8013cdc:	693a      	ldr	r2, [r7, #16]
 8013cde:	4313      	orrs	r3, r2
 8013ce0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8013ce2:	68fb      	ldr	r3, [r7, #12]
 8013ce4:	697a      	ldr	r2, [r7, #20]
 8013ce6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013ce8:	68fb      	ldr	r3, [r7, #12]
 8013cea:	693a      	ldr	r2, [r7, #16]
 8013cec:	621a      	str	r2, [r3, #32]
}
 8013cee:	bf00      	nop
 8013cf0:	371c      	adds	r7, #28
 8013cf2:	46bd      	mov	sp, r7
 8013cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cf8:	4770      	bx	lr

08013cfa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8013cfa:	b480      	push	{r7}
 8013cfc:	b085      	sub	sp, #20
 8013cfe:	af00      	add	r7, sp, #0
 8013d00:	6078      	str	r0, [r7, #4]
 8013d02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8013d04:	687b      	ldr	r3, [r7, #4]
 8013d06:	689b      	ldr	r3, [r3, #8]
 8013d08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8013d0a:	68fb      	ldr	r3, [r7, #12]
 8013d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013d10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8013d12:	683a      	ldr	r2, [r7, #0]
 8013d14:	68fb      	ldr	r3, [r7, #12]
 8013d16:	4313      	orrs	r3, r2
 8013d18:	f043 0307 	orr.w	r3, r3, #7
 8013d1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	68fa      	ldr	r2, [r7, #12]
 8013d22:	609a      	str	r2, [r3, #8]
}
 8013d24:	bf00      	nop
 8013d26:	3714      	adds	r7, #20
 8013d28:	46bd      	mov	sp, r7
 8013d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d2e:	4770      	bx	lr

08013d30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8013d30:	b480      	push	{r7}
 8013d32:	b087      	sub	sp, #28
 8013d34:	af00      	add	r7, sp, #0
 8013d36:	60f8      	str	r0, [r7, #12]
 8013d38:	60b9      	str	r1, [r7, #8]
 8013d3a:	607a      	str	r2, [r7, #4]
 8013d3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8013d3e:	68fb      	ldr	r3, [r7, #12]
 8013d40:	689b      	ldr	r3, [r3, #8]
 8013d42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013d44:	697b      	ldr	r3, [r7, #20]
 8013d46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8013d4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8013d4c:	683b      	ldr	r3, [r7, #0]
 8013d4e:	021a      	lsls	r2, r3, #8
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	431a      	orrs	r2, r3
 8013d54:	68bb      	ldr	r3, [r7, #8]
 8013d56:	4313      	orrs	r3, r2
 8013d58:	697a      	ldr	r2, [r7, #20]
 8013d5a:	4313      	orrs	r3, r2
 8013d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013d5e:	68fb      	ldr	r3, [r7, #12]
 8013d60:	697a      	ldr	r2, [r7, #20]
 8013d62:	609a      	str	r2, [r3, #8]
}
 8013d64:	bf00      	nop
 8013d66:	371c      	adds	r7, #28
 8013d68:	46bd      	mov	sp, r7
 8013d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d6e:	4770      	bx	lr

08013d70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8013d70:	b480      	push	{r7}
 8013d72:	b087      	sub	sp, #28
 8013d74:	af00      	add	r7, sp, #0
 8013d76:	60f8      	str	r0, [r7, #12]
 8013d78:	60b9      	str	r1, [r7, #8]
 8013d7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8013d7c:	68bb      	ldr	r3, [r7, #8]
 8013d7e:	f003 031f 	and.w	r3, r3, #31
 8013d82:	2201      	movs	r2, #1
 8013d84:	fa02 f303 	lsl.w	r3, r2, r3
 8013d88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8013d8a:	68fb      	ldr	r3, [r7, #12]
 8013d8c:	6a1a      	ldr	r2, [r3, #32]
 8013d8e:	697b      	ldr	r3, [r7, #20]
 8013d90:	43db      	mvns	r3, r3
 8013d92:	401a      	ands	r2, r3
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	6a1a      	ldr	r2, [r3, #32]
 8013d9c:	68bb      	ldr	r3, [r7, #8]
 8013d9e:	f003 031f 	and.w	r3, r3, #31
 8013da2:	6879      	ldr	r1, [r7, #4]
 8013da4:	fa01 f303 	lsl.w	r3, r1, r3
 8013da8:	431a      	orrs	r2, r3
 8013daa:	68fb      	ldr	r3, [r7, #12]
 8013dac:	621a      	str	r2, [r3, #32]
}
 8013dae:	bf00      	nop
 8013db0:	371c      	adds	r7, #28
 8013db2:	46bd      	mov	sp, r7
 8013db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013db8:	4770      	bx	lr

08013dba <HAL_TIMEx_OCN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013dba:	b580      	push	{r7, lr}
 8013dbc:	b084      	sub	sp, #16
 8013dbe:	af00      	add	r7, sp, #0
 8013dc0:	6078      	str	r0, [r7, #4]
 8013dc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8013dc4:	683b      	ldr	r3, [r7, #0]
 8013dc6:	2b04      	cmp	r3, #4
 8013dc8:	d00d      	beq.n	8013de6 <HAL_TIMEx_OCN_Start_IT+0x2c>
 8013dca:	2b08      	cmp	r3, #8
 8013dcc:	d014      	beq.n	8013df8 <HAL_TIMEx_OCN_Start_IT+0x3e>
 8013dce:	2b00      	cmp	r3, #0
 8013dd0:	d000      	beq.n	8013dd4 <HAL_TIMEx_OCN_Start_IT+0x1a>
      break;
    }


    default:
      break;
 8013dd2:	e01a      	b.n	8013e0a <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	681b      	ldr	r3, [r3, #0]
 8013dd8:	68da      	ldr	r2, [r3, #12]
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	681b      	ldr	r3, [r3, #0]
 8013dde:	f042 0202 	orr.w	r2, r2, #2
 8013de2:	60da      	str	r2, [r3, #12]
      break;
 8013de4:	e011      	b.n	8013e0a <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	681b      	ldr	r3, [r3, #0]
 8013dea:	68da      	ldr	r2, [r3, #12]
 8013dec:	687b      	ldr	r3, [r7, #4]
 8013dee:	681b      	ldr	r3, [r3, #0]
 8013df0:	f042 0204 	orr.w	r2, r2, #4
 8013df4:	60da      	str	r2, [r3, #12]
      break;
 8013df6:	e008      	b.n	8013e0a <HAL_TIMEx_OCN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	681b      	ldr	r3, [r3, #0]
 8013dfc:	68da      	ldr	r2, [r3, #12]
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	681b      	ldr	r3, [r3, #0]
 8013e02:	f042 0208 	orr.w	r2, r2, #8
 8013e06:	60da      	str	r2, [r3, #12]
      break;
 8013e08:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	681b      	ldr	r3, [r3, #0]
 8013e0e:	68da      	ldr	r2, [r3, #12]
 8013e10:	687b      	ldr	r3, [r7, #4]
 8013e12:	681b      	ldr	r3, [r3, #0]
 8013e14:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8013e18:	60da      	str	r2, [r3, #12]

  /* Enable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	681b      	ldr	r3, [r3, #0]
 8013e1e:	2204      	movs	r2, #4
 8013e20:	6839      	ldr	r1, [r7, #0]
 8013e22:	4618      	mov	r0, r3
 8013e24:	f000 f976 	bl	8014114 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8013e28:	687b      	ldr	r3, [r7, #4]
 8013e2a:	681b      	ldr	r3, [r3, #0]
 8013e2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	681b      	ldr	r3, [r3, #0]
 8013e32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8013e36:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	681b      	ldr	r3, [r3, #0]
 8013e3c:	689b      	ldr	r3, [r3, #8]
 8013e3e:	f003 0307 	and.w	r3, r3, #7
 8013e42:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013e44:	68fb      	ldr	r3, [r7, #12]
 8013e46:	2b06      	cmp	r3, #6
 8013e48:	d007      	beq.n	8013e5a <HAL_TIMEx_OCN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	681b      	ldr	r3, [r3, #0]
 8013e4e:	681a      	ldr	r2, [r3, #0]
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	681b      	ldr	r3, [r3, #0]
 8013e54:	f042 0201 	orr.w	r2, r2, #1
 8013e58:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8013e5a:	2300      	movs	r3, #0
}
 8013e5c:	4618      	mov	r0, r3
 8013e5e:	3710      	adds	r7, #16
 8013e60:	46bd      	mov	sp, r7
 8013e62:	bd80      	pop	{r7, pc}

08013e64 <HAL_TIMEx_OCN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013e64:	b580      	push	{r7, lr}
 8013e66:	b084      	sub	sp, #16
 8013e68:	af00      	add	r7, sp, #0
 8013e6a:	6078      	str	r0, [r7, #4]
 8013e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8013e6e:	683b      	ldr	r3, [r7, #0]
 8013e70:	2b04      	cmp	r3, #4
 8013e72:	d00d      	beq.n	8013e90 <HAL_TIMEx_OCN_Stop_IT+0x2c>
 8013e74:	2b08      	cmp	r3, #8
 8013e76:	d014      	beq.n	8013ea2 <HAL_TIMEx_OCN_Stop_IT+0x3e>
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d000      	beq.n	8013e7e <HAL_TIMEx_OCN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 8013e7c:	e01a      	b.n	8013eb4 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8013e7e:	687b      	ldr	r3, [r7, #4]
 8013e80:	681b      	ldr	r3, [r3, #0]
 8013e82:	68da      	ldr	r2, [r3, #12]
 8013e84:	687b      	ldr	r3, [r7, #4]
 8013e86:	681b      	ldr	r3, [r3, #0]
 8013e88:	f022 0202 	bic.w	r2, r2, #2
 8013e8c:	60da      	str	r2, [r3, #12]
      break;
 8013e8e:	e011      	b.n	8013eb4 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	681b      	ldr	r3, [r3, #0]
 8013e94:	68da      	ldr	r2, [r3, #12]
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	681b      	ldr	r3, [r3, #0]
 8013e9a:	f022 0204 	bic.w	r2, r2, #4
 8013e9e:	60da      	str	r2, [r3, #12]
      break;
 8013ea0:	e008      	b.n	8013eb4 <HAL_TIMEx_OCN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	681b      	ldr	r3, [r3, #0]
 8013ea6:	68da      	ldr	r2, [r3, #12]
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	681b      	ldr	r3, [r3, #0]
 8013eac:	f022 0208 	bic.w	r2, r2, #8
 8013eb0:	60da      	str	r2, [r3, #12]
      break;
 8013eb2:	bf00      	nop
  }

  /* Disable the Capture compare channel N */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8013eb4:	687b      	ldr	r3, [r7, #4]
 8013eb6:	681b      	ldr	r3, [r3, #0]
 8013eb8:	2200      	movs	r2, #0
 8013eba:	6839      	ldr	r1, [r7, #0]
 8013ebc:	4618      	mov	r0, r3
 8013ebe:	f000 f929 	bl	8014114 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	681b      	ldr	r3, [r3, #0]
 8013ec6:	6a1b      	ldr	r3, [r3, #32]
 8013ec8:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 8013eca:	68fa      	ldr	r2, [r7, #12]
 8013ecc:	f240 4344 	movw	r3, #1092	; 0x444
 8013ed0:	4013      	ands	r3, r2
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	d107      	bne.n	8013ee6 <HAL_TIMEx_OCN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 8013ed6:	687b      	ldr	r3, [r7, #4]
 8013ed8:	681b      	ldr	r3, [r3, #0]
 8013eda:	68da      	ldr	r2, [r3, #12]
 8013edc:	687b      	ldr	r3, [r7, #4]
 8013ede:	681b      	ldr	r3, [r3, #0]
 8013ee0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8013ee4:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8013ee6:	687b      	ldr	r3, [r7, #4]
 8013ee8:	681b      	ldr	r3, [r3, #0]
 8013eea:	6a1a      	ldr	r2, [r3, #32]
 8013eec:	f241 1311 	movw	r3, #4369	; 0x1111
 8013ef0:	4013      	ands	r3, r2
 8013ef2:	2b00      	cmp	r3, #0
 8013ef4:	d10f      	bne.n	8013f16 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	681b      	ldr	r3, [r3, #0]
 8013efa:	6a1a      	ldr	r2, [r3, #32]
 8013efc:	f240 4344 	movw	r3, #1092	; 0x444
 8013f00:	4013      	ands	r3, r2
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	d107      	bne.n	8013f16 <HAL_TIMEx_OCN_Stop_IT+0xb2>
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	681b      	ldr	r3, [r3, #0]
 8013f0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	681b      	ldr	r3, [r3, #0]
 8013f10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8013f14:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8013f16:	687b      	ldr	r3, [r7, #4]
 8013f18:	681b      	ldr	r3, [r3, #0]
 8013f1a:	6a1a      	ldr	r2, [r3, #32]
 8013f1c:	f241 1311 	movw	r3, #4369	; 0x1111
 8013f20:	4013      	ands	r3, r2
 8013f22:	2b00      	cmp	r3, #0
 8013f24:	d10f      	bne.n	8013f46 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	681b      	ldr	r3, [r3, #0]
 8013f2a:	6a1a      	ldr	r2, [r3, #32]
 8013f2c:	f240 4344 	movw	r3, #1092	; 0x444
 8013f30:	4013      	ands	r3, r2
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d107      	bne.n	8013f46 <HAL_TIMEx_OCN_Stop_IT+0xe2>
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	681a      	ldr	r2, [r3, #0]
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	681b      	ldr	r3, [r3, #0]
 8013f40:	f022 0201 	bic.w	r2, r2, #1
 8013f44:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013f46:	2300      	movs	r3, #0
}
 8013f48:	4618      	mov	r0, r3
 8013f4a:	3710      	adds	r7, #16
 8013f4c:	46bd      	mov	sp, r7
 8013f4e:	bd80      	pop	{r7, pc}

08013f50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8013f50:	b480      	push	{r7}
 8013f52:	b085      	sub	sp, #20
 8013f54:	af00      	add	r7, sp, #0
 8013f56:	6078      	str	r0, [r7, #4]
 8013f58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8013f5a:	687b      	ldr	r3, [r7, #4]
 8013f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013f60:	2b01      	cmp	r3, #1
 8013f62:	d101      	bne.n	8013f68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013f64:	2302      	movs	r3, #2
 8013f66:	e05a      	b.n	801401e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	2201      	movs	r2, #1
 8013f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	2202      	movs	r2, #2
 8013f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	681b      	ldr	r3, [r3, #0]
 8013f7c:	685b      	ldr	r3, [r3, #4]
 8013f7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	681b      	ldr	r3, [r3, #0]
 8013f84:	689b      	ldr	r3, [r3, #8]
 8013f86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8013f88:	68fb      	ldr	r3, [r7, #12]
 8013f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013f8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8013f90:	683b      	ldr	r3, [r7, #0]
 8013f92:	681b      	ldr	r3, [r3, #0]
 8013f94:	68fa      	ldr	r2, [r7, #12]
 8013f96:	4313      	orrs	r3, r2
 8013f98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	681b      	ldr	r3, [r3, #0]
 8013f9e:	68fa      	ldr	r2, [r7, #12]
 8013fa0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	681b      	ldr	r3, [r3, #0]
 8013fa6:	4a21      	ldr	r2, [pc, #132]	; (801402c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8013fa8:	4293      	cmp	r3, r2
 8013faa:	d022      	beq.n	8013ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	681b      	ldr	r3, [r3, #0]
 8013fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013fb4:	d01d      	beq.n	8013ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	681b      	ldr	r3, [r3, #0]
 8013fba:	4a1d      	ldr	r2, [pc, #116]	; (8014030 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8013fbc:	4293      	cmp	r3, r2
 8013fbe:	d018      	beq.n	8013ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013fc0:	687b      	ldr	r3, [r7, #4]
 8013fc2:	681b      	ldr	r3, [r3, #0]
 8013fc4:	4a1b      	ldr	r2, [pc, #108]	; (8014034 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8013fc6:	4293      	cmp	r3, r2
 8013fc8:	d013      	beq.n	8013ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	681b      	ldr	r3, [r3, #0]
 8013fce:	4a1a      	ldr	r2, [pc, #104]	; (8014038 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8013fd0:	4293      	cmp	r3, r2
 8013fd2:	d00e      	beq.n	8013ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	681b      	ldr	r3, [r3, #0]
 8013fd8:	4a18      	ldr	r2, [pc, #96]	; (801403c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8013fda:	4293      	cmp	r3, r2
 8013fdc:	d009      	beq.n	8013ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	681b      	ldr	r3, [r3, #0]
 8013fe2:	4a17      	ldr	r2, [pc, #92]	; (8014040 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8013fe4:	4293      	cmp	r3, r2
 8013fe6:	d004      	beq.n	8013ff2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	681b      	ldr	r3, [r3, #0]
 8013fec:	4a15      	ldr	r2, [pc, #84]	; (8014044 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8013fee:	4293      	cmp	r3, r2
 8013ff0:	d10c      	bne.n	801400c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013ff2:	68bb      	ldr	r3, [r7, #8]
 8013ff4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013ff8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8013ffa:	683b      	ldr	r3, [r7, #0]
 8013ffc:	685b      	ldr	r3, [r3, #4]
 8013ffe:	68ba      	ldr	r2, [r7, #8]
 8014000:	4313      	orrs	r3, r2
 8014002:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	68ba      	ldr	r2, [r7, #8]
 801400a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	2201      	movs	r2, #1
 8014010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	2200      	movs	r2, #0
 8014018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801401c:	2300      	movs	r3, #0
}
 801401e:	4618      	mov	r0, r3
 8014020:	3714      	adds	r7, #20
 8014022:	46bd      	mov	sp, r7
 8014024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014028:	4770      	bx	lr
 801402a:	bf00      	nop
 801402c:	40010000 	.word	0x40010000
 8014030:	40000400 	.word	0x40000400
 8014034:	40000800 	.word	0x40000800
 8014038:	40000c00 	.word	0x40000c00
 801403c:	40010400 	.word	0x40010400
 8014040:	40014000 	.word	0x40014000
 8014044:	40001800 	.word	0x40001800

08014048 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8014048:	b480      	push	{r7}
 801404a:	b085      	sub	sp, #20
 801404c:	af00      	add	r7, sp, #0
 801404e:	6078      	str	r0, [r7, #4]
 8014050:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8014052:	2300      	movs	r3, #0
 8014054:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801405c:	2b01      	cmp	r3, #1
 801405e:	d101      	bne.n	8014064 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8014060:	2302      	movs	r3, #2
 8014062:	e03d      	b.n	80140e0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	2201      	movs	r2, #1
 8014068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 801406c:	68fb      	ldr	r3, [r7, #12]
 801406e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8014072:	683b      	ldr	r3, [r7, #0]
 8014074:	68db      	ldr	r3, [r3, #12]
 8014076:	4313      	orrs	r3, r2
 8014078:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 801407a:	68fb      	ldr	r3, [r7, #12]
 801407c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8014080:	683b      	ldr	r3, [r7, #0]
 8014082:	689b      	ldr	r3, [r3, #8]
 8014084:	4313      	orrs	r3, r2
 8014086:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8014088:	68fb      	ldr	r3, [r7, #12]
 801408a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 801408e:	683b      	ldr	r3, [r7, #0]
 8014090:	685b      	ldr	r3, [r3, #4]
 8014092:	4313      	orrs	r3, r2
 8014094:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8014096:	68fb      	ldr	r3, [r7, #12]
 8014098:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 801409c:	683b      	ldr	r3, [r7, #0]
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	4313      	orrs	r3, r2
 80140a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80140aa:	683b      	ldr	r3, [r7, #0]
 80140ac:	691b      	ldr	r3, [r3, #16]
 80140ae:	4313      	orrs	r3, r2
 80140b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80140b2:	68fb      	ldr	r3, [r7, #12]
 80140b4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80140b8:	683b      	ldr	r3, [r7, #0]
 80140ba:	695b      	ldr	r3, [r3, #20]
 80140bc:	4313      	orrs	r3, r2
 80140be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80140c0:	68fb      	ldr	r3, [r7, #12]
 80140c2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80140c6:	683b      	ldr	r3, [r7, #0]
 80140c8:	69db      	ldr	r3, [r3, #28]
 80140ca:	4313      	orrs	r3, r2
 80140cc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	681b      	ldr	r3, [r3, #0]
 80140d2:	68fa      	ldr	r2, [r7, #12]
 80140d4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	2200      	movs	r2, #0
 80140da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80140de:	2300      	movs	r3, #0
}
 80140e0:	4618      	mov	r0, r3
 80140e2:	3714      	adds	r7, #20
 80140e4:	46bd      	mov	sp, r7
 80140e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140ea:	4770      	bx	lr

080140ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80140ec:	b480      	push	{r7}
 80140ee:	b083      	sub	sp, #12
 80140f0:	af00      	add	r7, sp, #0
 80140f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80140f4:	bf00      	nop
 80140f6:	370c      	adds	r7, #12
 80140f8:	46bd      	mov	sp, r7
 80140fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140fe:	4770      	bx	lr

08014100 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8014100:	b480      	push	{r7}
 8014102:	b083      	sub	sp, #12
 8014104:	af00      	add	r7, sp, #0
 8014106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8014108:	bf00      	nop
 801410a:	370c      	adds	r7, #12
 801410c:	46bd      	mov	sp, r7
 801410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014112:	4770      	bx	lr

08014114 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8014114:	b480      	push	{r7}
 8014116:	b087      	sub	sp, #28
 8014118:	af00      	add	r7, sp, #0
 801411a:	60f8      	str	r0, [r7, #12]
 801411c:	60b9      	str	r1, [r7, #8]
 801411e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8014120:	68bb      	ldr	r3, [r7, #8]
 8014122:	f003 031f 	and.w	r3, r3, #31
 8014126:	2204      	movs	r2, #4
 8014128:	fa02 f303 	lsl.w	r3, r2, r3
 801412c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 801412e:	68fb      	ldr	r3, [r7, #12]
 8014130:	6a1a      	ldr	r2, [r3, #32]
 8014132:	697b      	ldr	r3, [r7, #20]
 8014134:	43db      	mvns	r3, r3
 8014136:	401a      	ands	r2, r3
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 801413c:	68fb      	ldr	r3, [r7, #12]
 801413e:	6a1a      	ldr	r2, [r3, #32]
 8014140:	68bb      	ldr	r3, [r7, #8]
 8014142:	f003 031f 	and.w	r3, r3, #31
 8014146:	6879      	ldr	r1, [r7, #4]
 8014148:	fa01 f303 	lsl.w	r3, r1, r3
 801414c:	431a      	orrs	r2, r3
 801414e:	68fb      	ldr	r3, [r7, #12]
 8014150:	621a      	str	r2, [r3, #32]
}
 8014152:	bf00      	nop
 8014154:	371c      	adds	r7, #28
 8014156:	46bd      	mov	sp, r7
 8014158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801415c:	4770      	bx	lr

0801415e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801415e:	b580      	push	{r7, lr}
 8014160:	b082      	sub	sp, #8
 8014162:	af00      	add	r7, sp, #0
 8014164:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8014166:	687b      	ldr	r3, [r7, #4]
 8014168:	2b00      	cmp	r3, #0
 801416a:	d101      	bne.n	8014170 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801416c:	2301      	movs	r3, #1
 801416e:	e03f      	b.n	80141f0 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8014176:	b2db      	uxtb	r3, r3
 8014178:	2b00      	cmp	r3, #0
 801417a:	d106      	bne.n	801418a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	2200      	movs	r2, #0
 8014180:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8014184:	6878      	ldr	r0, [r7, #4]
 8014186:	f7fa ff4f 	bl	800f028 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	2224      	movs	r2, #36	; 0x24
 801418e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	681b      	ldr	r3, [r3, #0]
 8014196:	68da      	ldr	r2, [r3, #12]
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	681b      	ldr	r3, [r3, #0]
 801419c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80141a0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80141a2:	6878      	ldr	r0, [r7, #4]
 80141a4:	f000 f9b2 	bl	801450c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	681b      	ldr	r3, [r3, #0]
 80141ac:	691a      	ldr	r2, [r3, #16]
 80141ae:	687b      	ldr	r3, [r7, #4]
 80141b0:	681b      	ldr	r3, [r3, #0]
 80141b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80141b6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	681b      	ldr	r3, [r3, #0]
 80141bc:	695a      	ldr	r2, [r3, #20]
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80141c6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	681b      	ldr	r3, [r3, #0]
 80141cc:	68da      	ldr	r2, [r3, #12]
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	681b      	ldr	r3, [r3, #0]
 80141d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80141d6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	2200      	movs	r2, #0
 80141dc:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	2220      	movs	r2, #32
 80141e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	2220      	movs	r2, #32
 80141ea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80141ee:	2300      	movs	r3, #0
}
 80141f0:	4618      	mov	r0, r3
 80141f2:	3708      	adds	r7, #8
 80141f4:	46bd      	mov	sp, r7
 80141f6:	bd80      	pop	{r7, pc}

080141f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80141f8:	b580      	push	{r7, lr}
 80141fa:	b088      	sub	sp, #32
 80141fc:	af02      	add	r7, sp, #8
 80141fe:	60f8      	str	r0, [r7, #12]
 8014200:	60b9      	str	r1, [r7, #8]
 8014202:	603b      	str	r3, [r7, #0]
 8014204:	4613      	mov	r3, r2
 8014206:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8014208:	2300      	movs	r3, #0
 801420a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801420c:	68fb      	ldr	r3, [r7, #12]
 801420e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8014212:	b2db      	uxtb	r3, r3
 8014214:	2b20      	cmp	r3, #32
 8014216:	f040 8083 	bne.w	8014320 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 801421a:	68bb      	ldr	r3, [r7, #8]
 801421c:	2b00      	cmp	r3, #0
 801421e:	d002      	beq.n	8014226 <HAL_UART_Transmit+0x2e>
 8014220:	88fb      	ldrh	r3, [r7, #6]
 8014222:	2b00      	cmp	r3, #0
 8014224:	d101      	bne.n	801422a <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8014226:	2301      	movs	r3, #1
 8014228:	e07b      	b.n	8014322 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 801422a:	68fb      	ldr	r3, [r7, #12]
 801422c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8014230:	2b01      	cmp	r3, #1
 8014232:	d101      	bne.n	8014238 <HAL_UART_Transmit+0x40>
 8014234:	2302      	movs	r3, #2
 8014236:	e074      	b.n	8014322 <HAL_UART_Transmit+0x12a>
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	2201      	movs	r2, #1
 801423c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014240:	68fb      	ldr	r3, [r7, #12]
 8014242:	2200      	movs	r2, #0
 8014244:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8014246:	68fb      	ldr	r3, [r7, #12]
 8014248:	2221      	movs	r2, #33	; 0x21
 801424a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 801424e:	f7fb fd3d 	bl	800fccc <HAL_GetTick>
 8014252:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8014254:	68fb      	ldr	r3, [r7, #12]
 8014256:	88fa      	ldrh	r2, [r7, #6]
 8014258:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 801425a:	68fb      	ldr	r3, [r7, #12]
 801425c:	88fa      	ldrh	r2, [r7, #6]
 801425e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8014260:	68fb      	ldr	r3, [r7, #12]
 8014262:	2200      	movs	r2, #0
 8014264:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8014268:	e042      	b.n	80142f0 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 801426a:	68fb      	ldr	r3, [r7, #12]
 801426c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801426e:	b29b      	uxth	r3, r3
 8014270:	3b01      	subs	r3, #1
 8014272:	b29a      	uxth	r2, r3
 8014274:	68fb      	ldr	r3, [r7, #12]
 8014276:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8014278:	68fb      	ldr	r3, [r7, #12]
 801427a:	689b      	ldr	r3, [r3, #8]
 801427c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014280:	d122      	bne.n	80142c8 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8014282:	683b      	ldr	r3, [r7, #0]
 8014284:	9300      	str	r3, [sp, #0]
 8014286:	697b      	ldr	r3, [r7, #20]
 8014288:	2200      	movs	r2, #0
 801428a:	2180      	movs	r1, #128	; 0x80
 801428c:	68f8      	ldr	r0, [r7, #12]
 801428e:	f000 f8f2 	bl	8014476 <UART_WaitOnFlagUntilTimeout>
 8014292:	4603      	mov	r3, r0
 8014294:	2b00      	cmp	r3, #0
 8014296:	d001      	beq.n	801429c <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8014298:	2303      	movs	r3, #3
 801429a:	e042      	b.n	8014322 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 801429c:	68bb      	ldr	r3, [r7, #8]
 801429e:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80142a0:	693b      	ldr	r3, [r7, #16]
 80142a2:	881b      	ldrh	r3, [r3, #0]
 80142a4:	461a      	mov	r2, r3
 80142a6:	68fb      	ldr	r3, [r7, #12]
 80142a8:	681b      	ldr	r3, [r3, #0]
 80142aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80142ae:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80142b0:	68fb      	ldr	r3, [r7, #12]
 80142b2:	691b      	ldr	r3, [r3, #16]
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d103      	bne.n	80142c0 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80142b8:	68bb      	ldr	r3, [r7, #8]
 80142ba:	3302      	adds	r3, #2
 80142bc:	60bb      	str	r3, [r7, #8]
 80142be:	e017      	b.n	80142f0 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80142c0:	68bb      	ldr	r3, [r7, #8]
 80142c2:	3301      	adds	r3, #1
 80142c4:	60bb      	str	r3, [r7, #8]
 80142c6:	e013      	b.n	80142f0 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80142c8:	683b      	ldr	r3, [r7, #0]
 80142ca:	9300      	str	r3, [sp, #0]
 80142cc:	697b      	ldr	r3, [r7, #20]
 80142ce:	2200      	movs	r2, #0
 80142d0:	2180      	movs	r1, #128	; 0x80
 80142d2:	68f8      	ldr	r0, [r7, #12]
 80142d4:	f000 f8cf 	bl	8014476 <UART_WaitOnFlagUntilTimeout>
 80142d8:	4603      	mov	r3, r0
 80142da:	2b00      	cmp	r3, #0
 80142dc:	d001      	beq.n	80142e2 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80142de:	2303      	movs	r3, #3
 80142e0:	e01f      	b.n	8014322 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80142e2:	68bb      	ldr	r3, [r7, #8]
 80142e4:	1c5a      	adds	r2, r3, #1
 80142e6:	60ba      	str	r2, [r7, #8]
 80142e8:	781a      	ldrb	r2, [r3, #0]
 80142ea:	68fb      	ldr	r3, [r7, #12]
 80142ec:	681b      	ldr	r3, [r3, #0]
 80142ee:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80142f0:	68fb      	ldr	r3, [r7, #12]
 80142f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80142f4:	b29b      	uxth	r3, r3
 80142f6:	2b00      	cmp	r3, #0
 80142f8:	d1b7      	bne.n	801426a <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80142fa:	683b      	ldr	r3, [r7, #0]
 80142fc:	9300      	str	r3, [sp, #0]
 80142fe:	697b      	ldr	r3, [r7, #20]
 8014300:	2200      	movs	r2, #0
 8014302:	2140      	movs	r1, #64	; 0x40
 8014304:	68f8      	ldr	r0, [r7, #12]
 8014306:	f000 f8b6 	bl	8014476 <UART_WaitOnFlagUntilTimeout>
 801430a:	4603      	mov	r3, r0
 801430c:	2b00      	cmp	r3, #0
 801430e:	d001      	beq.n	8014314 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8014310:	2303      	movs	r3, #3
 8014312:	e006      	b.n	8014322 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8014314:	68fb      	ldr	r3, [r7, #12]
 8014316:	2220      	movs	r2, #32
 8014318:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 801431c:	2300      	movs	r3, #0
 801431e:	e000      	b.n	8014322 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8014320:	2302      	movs	r3, #2
  }
}
 8014322:	4618      	mov	r0, r3
 8014324:	3718      	adds	r7, #24
 8014326:	46bd      	mov	sp, r7
 8014328:	bd80      	pop	{r7, pc}

0801432a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801432a:	b580      	push	{r7, lr}
 801432c:	b088      	sub	sp, #32
 801432e:	af02      	add	r7, sp, #8
 8014330:	60f8      	str	r0, [r7, #12]
 8014332:	60b9      	str	r1, [r7, #8]
 8014334:	603b      	str	r3, [r7, #0]
 8014336:	4613      	mov	r3, r2
 8014338:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 801433a:	2300      	movs	r3, #0
 801433c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801433e:	68fb      	ldr	r3, [r7, #12]
 8014340:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8014344:	b2db      	uxtb	r3, r3
 8014346:	2b20      	cmp	r3, #32
 8014348:	f040 8090 	bne.w	801446c <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 801434c:	68bb      	ldr	r3, [r7, #8]
 801434e:	2b00      	cmp	r3, #0
 8014350:	d002      	beq.n	8014358 <HAL_UART_Receive+0x2e>
 8014352:	88fb      	ldrh	r3, [r7, #6]
 8014354:	2b00      	cmp	r3, #0
 8014356:	d101      	bne.n	801435c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8014358:	2301      	movs	r3, #1
 801435a:	e088      	b.n	801446e <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8014362:	2b01      	cmp	r3, #1
 8014364:	d101      	bne.n	801436a <HAL_UART_Receive+0x40>
 8014366:	2302      	movs	r3, #2
 8014368:	e081      	b.n	801446e <HAL_UART_Receive+0x144>
 801436a:	68fb      	ldr	r3, [r7, #12]
 801436c:	2201      	movs	r2, #1
 801436e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014372:	68fb      	ldr	r3, [r7, #12]
 8014374:	2200      	movs	r2, #0
 8014376:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014378:	68fb      	ldr	r3, [r7, #12]
 801437a:	2222      	movs	r2, #34	; 0x22
 801437c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8014380:	f7fb fca4 	bl	800fccc <HAL_GetTick>
 8014384:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8014386:	68fb      	ldr	r3, [r7, #12]
 8014388:	88fa      	ldrh	r2, [r7, #6]
 801438a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 801438c:	68fb      	ldr	r3, [r7, #12]
 801438e:	88fa      	ldrh	r2, [r7, #6]
 8014390:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8014392:	68fb      	ldr	r3, [r7, #12]
 8014394:	2200      	movs	r2, #0
 8014396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 801439a:	e05c      	b.n	8014456 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 801439c:	68fb      	ldr	r3, [r7, #12]
 801439e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80143a0:	b29b      	uxth	r3, r3
 80143a2:	3b01      	subs	r3, #1
 80143a4:	b29a      	uxth	r2, r3
 80143a6:	68fb      	ldr	r3, [r7, #12]
 80143a8:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80143aa:	68fb      	ldr	r3, [r7, #12]
 80143ac:	689b      	ldr	r3, [r3, #8]
 80143ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80143b2:	d12b      	bne.n	801440c <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80143b4:	683b      	ldr	r3, [r7, #0]
 80143b6:	9300      	str	r3, [sp, #0]
 80143b8:	697b      	ldr	r3, [r7, #20]
 80143ba:	2200      	movs	r2, #0
 80143bc:	2120      	movs	r1, #32
 80143be:	68f8      	ldr	r0, [r7, #12]
 80143c0:	f000 f859 	bl	8014476 <UART_WaitOnFlagUntilTimeout>
 80143c4:	4603      	mov	r3, r0
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	d001      	beq.n	80143ce <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 80143ca:	2303      	movs	r3, #3
 80143cc:	e04f      	b.n	801446e <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 80143ce:	68bb      	ldr	r3, [r7, #8]
 80143d0:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80143d2:	68fb      	ldr	r3, [r7, #12]
 80143d4:	691b      	ldr	r3, [r3, #16]
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d10c      	bne.n	80143f4 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80143da:	68fb      	ldr	r3, [r7, #12]
 80143dc:	681b      	ldr	r3, [r3, #0]
 80143de:	685b      	ldr	r3, [r3, #4]
 80143e0:	b29b      	uxth	r3, r3
 80143e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80143e6:	b29a      	uxth	r2, r3
 80143e8:	693b      	ldr	r3, [r7, #16]
 80143ea:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 80143ec:	68bb      	ldr	r3, [r7, #8]
 80143ee:	3302      	adds	r3, #2
 80143f0:	60bb      	str	r3, [r7, #8]
 80143f2:	e030      	b.n	8014456 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80143f4:	68fb      	ldr	r3, [r7, #12]
 80143f6:	681b      	ldr	r3, [r3, #0]
 80143f8:	685b      	ldr	r3, [r3, #4]
 80143fa:	b29b      	uxth	r3, r3
 80143fc:	b2db      	uxtb	r3, r3
 80143fe:	b29a      	uxth	r2, r3
 8014400:	693b      	ldr	r3, [r7, #16]
 8014402:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8014404:	68bb      	ldr	r3, [r7, #8]
 8014406:	3301      	adds	r3, #1
 8014408:	60bb      	str	r3, [r7, #8]
 801440a:	e024      	b.n	8014456 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 801440c:	683b      	ldr	r3, [r7, #0]
 801440e:	9300      	str	r3, [sp, #0]
 8014410:	697b      	ldr	r3, [r7, #20]
 8014412:	2200      	movs	r2, #0
 8014414:	2120      	movs	r1, #32
 8014416:	68f8      	ldr	r0, [r7, #12]
 8014418:	f000 f82d 	bl	8014476 <UART_WaitOnFlagUntilTimeout>
 801441c:	4603      	mov	r3, r0
 801441e:	2b00      	cmp	r3, #0
 8014420:	d001      	beq.n	8014426 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8014422:	2303      	movs	r3, #3
 8014424:	e023      	b.n	801446e <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8014426:	68fb      	ldr	r3, [r7, #12]
 8014428:	691b      	ldr	r3, [r3, #16]
 801442a:	2b00      	cmp	r3, #0
 801442c:	d108      	bne.n	8014440 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 801442e:	68fb      	ldr	r3, [r7, #12]
 8014430:	681b      	ldr	r3, [r3, #0]
 8014432:	6859      	ldr	r1, [r3, #4]
 8014434:	68bb      	ldr	r3, [r7, #8]
 8014436:	1c5a      	adds	r2, r3, #1
 8014438:	60ba      	str	r2, [r7, #8]
 801443a:	b2ca      	uxtb	r2, r1
 801443c:	701a      	strb	r2, [r3, #0]
 801443e:	e00a      	b.n	8014456 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8014440:	68fb      	ldr	r3, [r7, #12]
 8014442:	681b      	ldr	r3, [r3, #0]
 8014444:	685b      	ldr	r3, [r3, #4]
 8014446:	b2da      	uxtb	r2, r3
 8014448:	68bb      	ldr	r3, [r7, #8]
 801444a:	1c59      	adds	r1, r3, #1
 801444c:	60b9      	str	r1, [r7, #8]
 801444e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8014452:	b2d2      	uxtb	r2, r2
 8014454:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8014456:	68fb      	ldr	r3, [r7, #12]
 8014458:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 801445a:	b29b      	uxth	r3, r3
 801445c:	2b00      	cmp	r3, #0
 801445e:	d19d      	bne.n	801439c <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8014460:	68fb      	ldr	r3, [r7, #12]
 8014462:	2220      	movs	r2, #32
 8014464:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8014468:	2300      	movs	r3, #0
 801446a:	e000      	b.n	801446e <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 801446c:	2302      	movs	r3, #2
  }
}
 801446e:	4618      	mov	r0, r3
 8014470:	3718      	adds	r7, #24
 8014472:	46bd      	mov	sp, r7
 8014474:	bd80      	pop	{r7, pc}

08014476 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8014476:	b580      	push	{r7, lr}
 8014478:	b084      	sub	sp, #16
 801447a:	af00      	add	r7, sp, #0
 801447c:	60f8      	str	r0, [r7, #12]
 801447e:	60b9      	str	r1, [r7, #8]
 8014480:	603b      	str	r3, [r7, #0]
 8014482:	4613      	mov	r3, r2
 8014484:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014486:	e02c      	b.n	80144e2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014488:	69bb      	ldr	r3, [r7, #24]
 801448a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801448e:	d028      	beq.n	80144e2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8014490:	69bb      	ldr	r3, [r7, #24]
 8014492:	2b00      	cmp	r3, #0
 8014494:	d007      	beq.n	80144a6 <UART_WaitOnFlagUntilTimeout+0x30>
 8014496:	f7fb fc19 	bl	800fccc <HAL_GetTick>
 801449a:	4602      	mov	r2, r0
 801449c:	683b      	ldr	r3, [r7, #0]
 801449e:	1ad3      	subs	r3, r2, r3
 80144a0:	69ba      	ldr	r2, [r7, #24]
 80144a2:	429a      	cmp	r2, r3
 80144a4:	d21d      	bcs.n	80144e2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80144a6:	68fb      	ldr	r3, [r7, #12]
 80144a8:	681b      	ldr	r3, [r3, #0]
 80144aa:	68da      	ldr	r2, [r3, #12]
 80144ac:	68fb      	ldr	r3, [r7, #12]
 80144ae:	681b      	ldr	r3, [r3, #0]
 80144b0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80144b4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80144b6:	68fb      	ldr	r3, [r7, #12]
 80144b8:	681b      	ldr	r3, [r3, #0]
 80144ba:	695a      	ldr	r2, [r3, #20]
 80144bc:	68fb      	ldr	r3, [r7, #12]
 80144be:	681b      	ldr	r3, [r3, #0]
 80144c0:	f022 0201 	bic.w	r2, r2, #1
 80144c4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80144c6:	68fb      	ldr	r3, [r7, #12]
 80144c8:	2220      	movs	r2, #32
 80144ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80144ce:	68fb      	ldr	r3, [r7, #12]
 80144d0:	2220      	movs	r2, #32
 80144d2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80144d6:	68fb      	ldr	r3, [r7, #12]
 80144d8:	2200      	movs	r2, #0
 80144da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80144de:	2303      	movs	r3, #3
 80144e0:	e00f      	b.n	8014502 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80144e2:	68fb      	ldr	r3, [r7, #12]
 80144e4:	681b      	ldr	r3, [r3, #0]
 80144e6:	681a      	ldr	r2, [r3, #0]
 80144e8:	68bb      	ldr	r3, [r7, #8]
 80144ea:	4013      	ands	r3, r2
 80144ec:	68ba      	ldr	r2, [r7, #8]
 80144ee:	429a      	cmp	r2, r3
 80144f0:	bf0c      	ite	eq
 80144f2:	2301      	moveq	r3, #1
 80144f4:	2300      	movne	r3, #0
 80144f6:	b2db      	uxtb	r3, r3
 80144f8:	461a      	mov	r2, r3
 80144fa:	79fb      	ldrb	r3, [r7, #7]
 80144fc:	429a      	cmp	r2, r3
 80144fe:	d0c3      	beq.n	8014488 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8014500:	2300      	movs	r3, #0
}
 8014502:	4618      	mov	r0, r3
 8014504:	3710      	adds	r7, #16
 8014506:	46bd      	mov	sp, r7
 8014508:	bd80      	pop	{r7, pc}
	...

0801450c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 801450c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014510:	b085      	sub	sp, #20
 8014512:	af00      	add	r7, sp, #0
 8014514:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8014516:	687b      	ldr	r3, [r7, #4]
 8014518:	681b      	ldr	r3, [r3, #0]
 801451a:	691b      	ldr	r3, [r3, #16]
 801451c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8014520:	687b      	ldr	r3, [r7, #4]
 8014522:	68da      	ldr	r2, [r3, #12]
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	681b      	ldr	r3, [r3, #0]
 8014528:	430a      	orrs	r2, r1
 801452a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 801452c:	687b      	ldr	r3, [r7, #4]
 801452e:	689a      	ldr	r2, [r3, #8]
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	691b      	ldr	r3, [r3, #16]
 8014534:	431a      	orrs	r2, r3
 8014536:	687b      	ldr	r3, [r7, #4]
 8014538:	695b      	ldr	r3, [r3, #20]
 801453a:	431a      	orrs	r2, r3
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	69db      	ldr	r3, [r3, #28]
 8014540:	4313      	orrs	r3, r2
 8014542:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8014544:	687b      	ldr	r3, [r7, #4]
 8014546:	681b      	ldr	r3, [r3, #0]
 8014548:	68db      	ldr	r3, [r3, #12]
 801454a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 801454e:	f023 030c 	bic.w	r3, r3, #12
 8014552:	687a      	ldr	r2, [r7, #4]
 8014554:	6812      	ldr	r2, [r2, #0]
 8014556:	68f9      	ldr	r1, [r7, #12]
 8014558:	430b      	orrs	r3, r1
 801455a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 801455c:	687b      	ldr	r3, [r7, #4]
 801455e:	681b      	ldr	r3, [r3, #0]
 8014560:	695b      	ldr	r3, [r3, #20]
 8014562:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	699a      	ldr	r2, [r3, #24]
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	681b      	ldr	r3, [r3, #0]
 801456e:	430a      	orrs	r2, r1
 8014570:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8014572:	687b      	ldr	r3, [r7, #4]
 8014574:	69db      	ldr	r3, [r3, #28]
 8014576:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801457a:	f040 818b 	bne.w	8014894 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	681b      	ldr	r3, [r3, #0]
 8014582:	4ac1      	ldr	r2, [pc, #772]	; (8014888 <UART_SetConfig+0x37c>)
 8014584:	4293      	cmp	r3, r2
 8014586:	d005      	beq.n	8014594 <UART_SetConfig+0x88>
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	681b      	ldr	r3, [r3, #0]
 801458c:	4abf      	ldr	r2, [pc, #764]	; (801488c <UART_SetConfig+0x380>)
 801458e:	4293      	cmp	r3, r2
 8014590:	f040 80bd 	bne.w	801470e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8014594:	f7fd fce2 	bl	8011f5c <HAL_RCC_GetPCLK2Freq>
 8014598:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 801459a:	68bb      	ldr	r3, [r7, #8]
 801459c:	461d      	mov	r5, r3
 801459e:	f04f 0600 	mov.w	r6, #0
 80145a2:	46a8      	mov	r8, r5
 80145a4:	46b1      	mov	r9, r6
 80145a6:	eb18 0308 	adds.w	r3, r8, r8
 80145aa:	eb49 0409 	adc.w	r4, r9, r9
 80145ae:	4698      	mov	r8, r3
 80145b0:	46a1      	mov	r9, r4
 80145b2:	eb18 0805 	adds.w	r8, r8, r5
 80145b6:	eb49 0906 	adc.w	r9, r9, r6
 80145ba:	f04f 0100 	mov.w	r1, #0
 80145be:	f04f 0200 	mov.w	r2, #0
 80145c2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80145c6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80145ca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80145ce:	4688      	mov	r8, r1
 80145d0:	4691      	mov	r9, r2
 80145d2:	eb18 0005 	adds.w	r0, r8, r5
 80145d6:	eb49 0106 	adc.w	r1, r9, r6
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	685b      	ldr	r3, [r3, #4]
 80145de:	461d      	mov	r5, r3
 80145e0:	f04f 0600 	mov.w	r6, #0
 80145e4:	196b      	adds	r3, r5, r5
 80145e6:	eb46 0406 	adc.w	r4, r6, r6
 80145ea:	461a      	mov	r2, r3
 80145ec:	4623      	mov	r3, r4
 80145ee:	f7f4 fa83 	bl	8008af8 <__aeabi_uldivmod>
 80145f2:	4603      	mov	r3, r0
 80145f4:	460c      	mov	r4, r1
 80145f6:	461a      	mov	r2, r3
 80145f8:	4ba5      	ldr	r3, [pc, #660]	; (8014890 <UART_SetConfig+0x384>)
 80145fa:	fba3 2302 	umull	r2, r3, r3, r2
 80145fe:	095b      	lsrs	r3, r3, #5
 8014600:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014604:	68bb      	ldr	r3, [r7, #8]
 8014606:	461d      	mov	r5, r3
 8014608:	f04f 0600 	mov.w	r6, #0
 801460c:	46a9      	mov	r9, r5
 801460e:	46b2      	mov	sl, r6
 8014610:	eb19 0309 	adds.w	r3, r9, r9
 8014614:	eb4a 040a 	adc.w	r4, sl, sl
 8014618:	4699      	mov	r9, r3
 801461a:	46a2      	mov	sl, r4
 801461c:	eb19 0905 	adds.w	r9, r9, r5
 8014620:	eb4a 0a06 	adc.w	sl, sl, r6
 8014624:	f04f 0100 	mov.w	r1, #0
 8014628:	f04f 0200 	mov.w	r2, #0
 801462c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014630:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014634:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014638:	4689      	mov	r9, r1
 801463a:	4692      	mov	sl, r2
 801463c:	eb19 0005 	adds.w	r0, r9, r5
 8014640:	eb4a 0106 	adc.w	r1, sl, r6
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	685b      	ldr	r3, [r3, #4]
 8014648:	461d      	mov	r5, r3
 801464a:	f04f 0600 	mov.w	r6, #0
 801464e:	196b      	adds	r3, r5, r5
 8014650:	eb46 0406 	adc.w	r4, r6, r6
 8014654:	461a      	mov	r2, r3
 8014656:	4623      	mov	r3, r4
 8014658:	f7f4 fa4e 	bl	8008af8 <__aeabi_uldivmod>
 801465c:	4603      	mov	r3, r0
 801465e:	460c      	mov	r4, r1
 8014660:	461a      	mov	r2, r3
 8014662:	4b8b      	ldr	r3, [pc, #556]	; (8014890 <UART_SetConfig+0x384>)
 8014664:	fba3 1302 	umull	r1, r3, r3, r2
 8014668:	095b      	lsrs	r3, r3, #5
 801466a:	2164      	movs	r1, #100	; 0x64
 801466c:	fb01 f303 	mul.w	r3, r1, r3
 8014670:	1ad3      	subs	r3, r2, r3
 8014672:	00db      	lsls	r3, r3, #3
 8014674:	3332      	adds	r3, #50	; 0x32
 8014676:	4a86      	ldr	r2, [pc, #536]	; (8014890 <UART_SetConfig+0x384>)
 8014678:	fba2 2303 	umull	r2, r3, r2, r3
 801467c:	095b      	lsrs	r3, r3, #5
 801467e:	005b      	lsls	r3, r3, #1
 8014680:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8014684:	4498      	add	r8, r3
 8014686:	68bb      	ldr	r3, [r7, #8]
 8014688:	461d      	mov	r5, r3
 801468a:	f04f 0600 	mov.w	r6, #0
 801468e:	46a9      	mov	r9, r5
 8014690:	46b2      	mov	sl, r6
 8014692:	eb19 0309 	adds.w	r3, r9, r9
 8014696:	eb4a 040a 	adc.w	r4, sl, sl
 801469a:	4699      	mov	r9, r3
 801469c:	46a2      	mov	sl, r4
 801469e:	eb19 0905 	adds.w	r9, r9, r5
 80146a2:	eb4a 0a06 	adc.w	sl, sl, r6
 80146a6:	f04f 0100 	mov.w	r1, #0
 80146aa:	f04f 0200 	mov.w	r2, #0
 80146ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80146b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80146b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80146ba:	4689      	mov	r9, r1
 80146bc:	4692      	mov	sl, r2
 80146be:	eb19 0005 	adds.w	r0, r9, r5
 80146c2:	eb4a 0106 	adc.w	r1, sl, r6
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	685b      	ldr	r3, [r3, #4]
 80146ca:	461d      	mov	r5, r3
 80146cc:	f04f 0600 	mov.w	r6, #0
 80146d0:	196b      	adds	r3, r5, r5
 80146d2:	eb46 0406 	adc.w	r4, r6, r6
 80146d6:	461a      	mov	r2, r3
 80146d8:	4623      	mov	r3, r4
 80146da:	f7f4 fa0d 	bl	8008af8 <__aeabi_uldivmod>
 80146de:	4603      	mov	r3, r0
 80146e0:	460c      	mov	r4, r1
 80146e2:	461a      	mov	r2, r3
 80146e4:	4b6a      	ldr	r3, [pc, #424]	; (8014890 <UART_SetConfig+0x384>)
 80146e6:	fba3 1302 	umull	r1, r3, r3, r2
 80146ea:	095b      	lsrs	r3, r3, #5
 80146ec:	2164      	movs	r1, #100	; 0x64
 80146ee:	fb01 f303 	mul.w	r3, r1, r3
 80146f2:	1ad3      	subs	r3, r2, r3
 80146f4:	00db      	lsls	r3, r3, #3
 80146f6:	3332      	adds	r3, #50	; 0x32
 80146f8:	4a65      	ldr	r2, [pc, #404]	; (8014890 <UART_SetConfig+0x384>)
 80146fa:	fba2 2303 	umull	r2, r3, r2, r3
 80146fe:	095b      	lsrs	r3, r3, #5
 8014700:	f003 0207 	and.w	r2, r3, #7
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	681b      	ldr	r3, [r3, #0]
 8014708:	4442      	add	r2, r8
 801470a:	609a      	str	r2, [r3, #8]
 801470c:	e26f      	b.n	8014bee <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 801470e:	f7fd fc11 	bl	8011f34 <HAL_RCC_GetPCLK1Freq>
 8014712:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8014714:	68bb      	ldr	r3, [r7, #8]
 8014716:	461d      	mov	r5, r3
 8014718:	f04f 0600 	mov.w	r6, #0
 801471c:	46a8      	mov	r8, r5
 801471e:	46b1      	mov	r9, r6
 8014720:	eb18 0308 	adds.w	r3, r8, r8
 8014724:	eb49 0409 	adc.w	r4, r9, r9
 8014728:	4698      	mov	r8, r3
 801472a:	46a1      	mov	r9, r4
 801472c:	eb18 0805 	adds.w	r8, r8, r5
 8014730:	eb49 0906 	adc.w	r9, r9, r6
 8014734:	f04f 0100 	mov.w	r1, #0
 8014738:	f04f 0200 	mov.w	r2, #0
 801473c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014740:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8014744:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8014748:	4688      	mov	r8, r1
 801474a:	4691      	mov	r9, r2
 801474c:	eb18 0005 	adds.w	r0, r8, r5
 8014750:	eb49 0106 	adc.w	r1, r9, r6
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	685b      	ldr	r3, [r3, #4]
 8014758:	461d      	mov	r5, r3
 801475a:	f04f 0600 	mov.w	r6, #0
 801475e:	196b      	adds	r3, r5, r5
 8014760:	eb46 0406 	adc.w	r4, r6, r6
 8014764:	461a      	mov	r2, r3
 8014766:	4623      	mov	r3, r4
 8014768:	f7f4 f9c6 	bl	8008af8 <__aeabi_uldivmod>
 801476c:	4603      	mov	r3, r0
 801476e:	460c      	mov	r4, r1
 8014770:	461a      	mov	r2, r3
 8014772:	4b47      	ldr	r3, [pc, #284]	; (8014890 <UART_SetConfig+0x384>)
 8014774:	fba3 2302 	umull	r2, r3, r3, r2
 8014778:	095b      	lsrs	r3, r3, #5
 801477a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 801477e:	68bb      	ldr	r3, [r7, #8]
 8014780:	461d      	mov	r5, r3
 8014782:	f04f 0600 	mov.w	r6, #0
 8014786:	46a9      	mov	r9, r5
 8014788:	46b2      	mov	sl, r6
 801478a:	eb19 0309 	adds.w	r3, r9, r9
 801478e:	eb4a 040a 	adc.w	r4, sl, sl
 8014792:	4699      	mov	r9, r3
 8014794:	46a2      	mov	sl, r4
 8014796:	eb19 0905 	adds.w	r9, r9, r5
 801479a:	eb4a 0a06 	adc.w	sl, sl, r6
 801479e:	f04f 0100 	mov.w	r1, #0
 80147a2:	f04f 0200 	mov.w	r2, #0
 80147a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80147aa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80147ae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80147b2:	4689      	mov	r9, r1
 80147b4:	4692      	mov	sl, r2
 80147b6:	eb19 0005 	adds.w	r0, r9, r5
 80147ba:	eb4a 0106 	adc.w	r1, sl, r6
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	685b      	ldr	r3, [r3, #4]
 80147c2:	461d      	mov	r5, r3
 80147c4:	f04f 0600 	mov.w	r6, #0
 80147c8:	196b      	adds	r3, r5, r5
 80147ca:	eb46 0406 	adc.w	r4, r6, r6
 80147ce:	461a      	mov	r2, r3
 80147d0:	4623      	mov	r3, r4
 80147d2:	f7f4 f991 	bl	8008af8 <__aeabi_uldivmod>
 80147d6:	4603      	mov	r3, r0
 80147d8:	460c      	mov	r4, r1
 80147da:	461a      	mov	r2, r3
 80147dc:	4b2c      	ldr	r3, [pc, #176]	; (8014890 <UART_SetConfig+0x384>)
 80147de:	fba3 1302 	umull	r1, r3, r3, r2
 80147e2:	095b      	lsrs	r3, r3, #5
 80147e4:	2164      	movs	r1, #100	; 0x64
 80147e6:	fb01 f303 	mul.w	r3, r1, r3
 80147ea:	1ad3      	subs	r3, r2, r3
 80147ec:	00db      	lsls	r3, r3, #3
 80147ee:	3332      	adds	r3, #50	; 0x32
 80147f0:	4a27      	ldr	r2, [pc, #156]	; (8014890 <UART_SetConfig+0x384>)
 80147f2:	fba2 2303 	umull	r2, r3, r2, r3
 80147f6:	095b      	lsrs	r3, r3, #5
 80147f8:	005b      	lsls	r3, r3, #1
 80147fa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80147fe:	4498      	add	r8, r3
 8014800:	68bb      	ldr	r3, [r7, #8]
 8014802:	461d      	mov	r5, r3
 8014804:	f04f 0600 	mov.w	r6, #0
 8014808:	46a9      	mov	r9, r5
 801480a:	46b2      	mov	sl, r6
 801480c:	eb19 0309 	adds.w	r3, r9, r9
 8014810:	eb4a 040a 	adc.w	r4, sl, sl
 8014814:	4699      	mov	r9, r3
 8014816:	46a2      	mov	sl, r4
 8014818:	eb19 0905 	adds.w	r9, r9, r5
 801481c:	eb4a 0a06 	adc.w	sl, sl, r6
 8014820:	f04f 0100 	mov.w	r1, #0
 8014824:	f04f 0200 	mov.w	r2, #0
 8014828:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 801482c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014830:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014834:	4689      	mov	r9, r1
 8014836:	4692      	mov	sl, r2
 8014838:	eb19 0005 	adds.w	r0, r9, r5
 801483c:	eb4a 0106 	adc.w	r1, sl, r6
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	685b      	ldr	r3, [r3, #4]
 8014844:	461d      	mov	r5, r3
 8014846:	f04f 0600 	mov.w	r6, #0
 801484a:	196b      	adds	r3, r5, r5
 801484c:	eb46 0406 	adc.w	r4, r6, r6
 8014850:	461a      	mov	r2, r3
 8014852:	4623      	mov	r3, r4
 8014854:	f7f4 f950 	bl	8008af8 <__aeabi_uldivmod>
 8014858:	4603      	mov	r3, r0
 801485a:	460c      	mov	r4, r1
 801485c:	461a      	mov	r2, r3
 801485e:	4b0c      	ldr	r3, [pc, #48]	; (8014890 <UART_SetConfig+0x384>)
 8014860:	fba3 1302 	umull	r1, r3, r3, r2
 8014864:	095b      	lsrs	r3, r3, #5
 8014866:	2164      	movs	r1, #100	; 0x64
 8014868:	fb01 f303 	mul.w	r3, r1, r3
 801486c:	1ad3      	subs	r3, r2, r3
 801486e:	00db      	lsls	r3, r3, #3
 8014870:	3332      	adds	r3, #50	; 0x32
 8014872:	4a07      	ldr	r2, [pc, #28]	; (8014890 <UART_SetConfig+0x384>)
 8014874:	fba2 2303 	umull	r2, r3, r2, r3
 8014878:	095b      	lsrs	r3, r3, #5
 801487a:	f003 0207 	and.w	r2, r3, #7
 801487e:	687b      	ldr	r3, [r7, #4]
 8014880:	681b      	ldr	r3, [r3, #0]
 8014882:	4442      	add	r2, r8
 8014884:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8014886:	e1b2      	b.n	8014bee <UART_SetConfig+0x6e2>
 8014888:	40011000 	.word	0x40011000
 801488c:	40011400 	.word	0x40011400
 8014890:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	681b      	ldr	r3, [r3, #0]
 8014898:	4ad7      	ldr	r2, [pc, #860]	; (8014bf8 <UART_SetConfig+0x6ec>)
 801489a:	4293      	cmp	r3, r2
 801489c:	d005      	beq.n	80148aa <UART_SetConfig+0x39e>
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	4ad6      	ldr	r2, [pc, #856]	; (8014bfc <UART_SetConfig+0x6f0>)
 80148a4:	4293      	cmp	r3, r2
 80148a6:	f040 80d1 	bne.w	8014a4c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80148aa:	f7fd fb57 	bl	8011f5c <HAL_RCC_GetPCLK2Freq>
 80148ae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80148b0:	68bb      	ldr	r3, [r7, #8]
 80148b2:	469a      	mov	sl, r3
 80148b4:	f04f 0b00 	mov.w	fp, #0
 80148b8:	46d0      	mov	r8, sl
 80148ba:	46d9      	mov	r9, fp
 80148bc:	eb18 0308 	adds.w	r3, r8, r8
 80148c0:	eb49 0409 	adc.w	r4, r9, r9
 80148c4:	4698      	mov	r8, r3
 80148c6:	46a1      	mov	r9, r4
 80148c8:	eb18 080a 	adds.w	r8, r8, sl
 80148cc:	eb49 090b 	adc.w	r9, r9, fp
 80148d0:	f04f 0100 	mov.w	r1, #0
 80148d4:	f04f 0200 	mov.w	r2, #0
 80148d8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80148dc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80148e0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80148e4:	4688      	mov	r8, r1
 80148e6:	4691      	mov	r9, r2
 80148e8:	eb1a 0508 	adds.w	r5, sl, r8
 80148ec:	eb4b 0609 	adc.w	r6, fp, r9
 80148f0:	687b      	ldr	r3, [r7, #4]
 80148f2:	685b      	ldr	r3, [r3, #4]
 80148f4:	4619      	mov	r1, r3
 80148f6:	f04f 0200 	mov.w	r2, #0
 80148fa:	f04f 0300 	mov.w	r3, #0
 80148fe:	f04f 0400 	mov.w	r4, #0
 8014902:	0094      	lsls	r4, r2, #2
 8014904:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014908:	008b      	lsls	r3, r1, #2
 801490a:	461a      	mov	r2, r3
 801490c:	4623      	mov	r3, r4
 801490e:	4628      	mov	r0, r5
 8014910:	4631      	mov	r1, r6
 8014912:	f7f4 f8f1 	bl	8008af8 <__aeabi_uldivmod>
 8014916:	4603      	mov	r3, r0
 8014918:	460c      	mov	r4, r1
 801491a:	461a      	mov	r2, r3
 801491c:	4bb8      	ldr	r3, [pc, #736]	; (8014c00 <UART_SetConfig+0x6f4>)
 801491e:	fba3 2302 	umull	r2, r3, r3, r2
 8014922:	095b      	lsrs	r3, r3, #5
 8014924:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014928:	68bb      	ldr	r3, [r7, #8]
 801492a:	469b      	mov	fp, r3
 801492c:	f04f 0c00 	mov.w	ip, #0
 8014930:	46d9      	mov	r9, fp
 8014932:	46e2      	mov	sl, ip
 8014934:	eb19 0309 	adds.w	r3, r9, r9
 8014938:	eb4a 040a 	adc.w	r4, sl, sl
 801493c:	4699      	mov	r9, r3
 801493e:	46a2      	mov	sl, r4
 8014940:	eb19 090b 	adds.w	r9, r9, fp
 8014944:	eb4a 0a0c 	adc.w	sl, sl, ip
 8014948:	f04f 0100 	mov.w	r1, #0
 801494c:	f04f 0200 	mov.w	r2, #0
 8014950:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014954:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014958:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 801495c:	4689      	mov	r9, r1
 801495e:	4692      	mov	sl, r2
 8014960:	eb1b 0509 	adds.w	r5, fp, r9
 8014964:	eb4c 060a 	adc.w	r6, ip, sl
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	685b      	ldr	r3, [r3, #4]
 801496c:	4619      	mov	r1, r3
 801496e:	f04f 0200 	mov.w	r2, #0
 8014972:	f04f 0300 	mov.w	r3, #0
 8014976:	f04f 0400 	mov.w	r4, #0
 801497a:	0094      	lsls	r4, r2, #2
 801497c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014980:	008b      	lsls	r3, r1, #2
 8014982:	461a      	mov	r2, r3
 8014984:	4623      	mov	r3, r4
 8014986:	4628      	mov	r0, r5
 8014988:	4631      	mov	r1, r6
 801498a:	f7f4 f8b5 	bl	8008af8 <__aeabi_uldivmod>
 801498e:	4603      	mov	r3, r0
 8014990:	460c      	mov	r4, r1
 8014992:	461a      	mov	r2, r3
 8014994:	4b9a      	ldr	r3, [pc, #616]	; (8014c00 <UART_SetConfig+0x6f4>)
 8014996:	fba3 1302 	umull	r1, r3, r3, r2
 801499a:	095b      	lsrs	r3, r3, #5
 801499c:	2164      	movs	r1, #100	; 0x64
 801499e:	fb01 f303 	mul.w	r3, r1, r3
 80149a2:	1ad3      	subs	r3, r2, r3
 80149a4:	011b      	lsls	r3, r3, #4
 80149a6:	3332      	adds	r3, #50	; 0x32
 80149a8:	4a95      	ldr	r2, [pc, #596]	; (8014c00 <UART_SetConfig+0x6f4>)
 80149aa:	fba2 2303 	umull	r2, r3, r2, r3
 80149ae:	095b      	lsrs	r3, r3, #5
 80149b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80149b4:	4498      	add	r8, r3
 80149b6:	68bb      	ldr	r3, [r7, #8]
 80149b8:	469b      	mov	fp, r3
 80149ba:	f04f 0c00 	mov.w	ip, #0
 80149be:	46d9      	mov	r9, fp
 80149c0:	46e2      	mov	sl, ip
 80149c2:	eb19 0309 	adds.w	r3, r9, r9
 80149c6:	eb4a 040a 	adc.w	r4, sl, sl
 80149ca:	4699      	mov	r9, r3
 80149cc:	46a2      	mov	sl, r4
 80149ce:	eb19 090b 	adds.w	r9, r9, fp
 80149d2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80149d6:	f04f 0100 	mov.w	r1, #0
 80149da:	f04f 0200 	mov.w	r2, #0
 80149de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80149e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80149e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80149ea:	4689      	mov	r9, r1
 80149ec:	4692      	mov	sl, r2
 80149ee:	eb1b 0509 	adds.w	r5, fp, r9
 80149f2:	eb4c 060a 	adc.w	r6, ip, sl
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	685b      	ldr	r3, [r3, #4]
 80149fa:	4619      	mov	r1, r3
 80149fc:	f04f 0200 	mov.w	r2, #0
 8014a00:	f04f 0300 	mov.w	r3, #0
 8014a04:	f04f 0400 	mov.w	r4, #0
 8014a08:	0094      	lsls	r4, r2, #2
 8014a0a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014a0e:	008b      	lsls	r3, r1, #2
 8014a10:	461a      	mov	r2, r3
 8014a12:	4623      	mov	r3, r4
 8014a14:	4628      	mov	r0, r5
 8014a16:	4631      	mov	r1, r6
 8014a18:	f7f4 f86e 	bl	8008af8 <__aeabi_uldivmod>
 8014a1c:	4603      	mov	r3, r0
 8014a1e:	460c      	mov	r4, r1
 8014a20:	461a      	mov	r2, r3
 8014a22:	4b77      	ldr	r3, [pc, #476]	; (8014c00 <UART_SetConfig+0x6f4>)
 8014a24:	fba3 1302 	umull	r1, r3, r3, r2
 8014a28:	095b      	lsrs	r3, r3, #5
 8014a2a:	2164      	movs	r1, #100	; 0x64
 8014a2c:	fb01 f303 	mul.w	r3, r1, r3
 8014a30:	1ad3      	subs	r3, r2, r3
 8014a32:	011b      	lsls	r3, r3, #4
 8014a34:	3332      	adds	r3, #50	; 0x32
 8014a36:	4a72      	ldr	r2, [pc, #456]	; (8014c00 <UART_SetConfig+0x6f4>)
 8014a38:	fba2 2303 	umull	r2, r3, r2, r3
 8014a3c:	095b      	lsrs	r3, r3, #5
 8014a3e:	f003 020f 	and.w	r2, r3, #15
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	681b      	ldr	r3, [r3, #0]
 8014a46:	4442      	add	r2, r8
 8014a48:	609a      	str	r2, [r3, #8]
 8014a4a:	e0d0      	b.n	8014bee <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8014a4c:	f7fd fa72 	bl	8011f34 <HAL_RCC_GetPCLK1Freq>
 8014a50:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8014a52:	68bb      	ldr	r3, [r7, #8]
 8014a54:	469a      	mov	sl, r3
 8014a56:	f04f 0b00 	mov.w	fp, #0
 8014a5a:	46d0      	mov	r8, sl
 8014a5c:	46d9      	mov	r9, fp
 8014a5e:	eb18 0308 	adds.w	r3, r8, r8
 8014a62:	eb49 0409 	adc.w	r4, r9, r9
 8014a66:	4698      	mov	r8, r3
 8014a68:	46a1      	mov	r9, r4
 8014a6a:	eb18 080a 	adds.w	r8, r8, sl
 8014a6e:	eb49 090b 	adc.w	r9, r9, fp
 8014a72:	f04f 0100 	mov.w	r1, #0
 8014a76:	f04f 0200 	mov.w	r2, #0
 8014a7a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8014a7e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8014a82:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8014a86:	4688      	mov	r8, r1
 8014a88:	4691      	mov	r9, r2
 8014a8a:	eb1a 0508 	adds.w	r5, sl, r8
 8014a8e:	eb4b 0609 	adc.w	r6, fp, r9
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	685b      	ldr	r3, [r3, #4]
 8014a96:	4619      	mov	r1, r3
 8014a98:	f04f 0200 	mov.w	r2, #0
 8014a9c:	f04f 0300 	mov.w	r3, #0
 8014aa0:	f04f 0400 	mov.w	r4, #0
 8014aa4:	0094      	lsls	r4, r2, #2
 8014aa6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014aaa:	008b      	lsls	r3, r1, #2
 8014aac:	461a      	mov	r2, r3
 8014aae:	4623      	mov	r3, r4
 8014ab0:	4628      	mov	r0, r5
 8014ab2:	4631      	mov	r1, r6
 8014ab4:	f7f4 f820 	bl	8008af8 <__aeabi_uldivmod>
 8014ab8:	4603      	mov	r3, r0
 8014aba:	460c      	mov	r4, r1
 8014abc:	461a      	mov	r2, r3
 8014abe:	4b50      	ldr	r3, [pc, #320]	; (8014c00 <UART_SetConfig+0x6f4>)
 8014ac0:	fba3 2302 	umull	r2, r3, r3, r2
 8014ac4:	095b      	lsrs	r3, r3, #5
 8014ac6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8014aca:	68bb      	ldr	r3, [r7, #8]
 8014acc:	469b      	mov	fp, r3
 8014ace:	f04f 0c00 	mov.w	ip, #0
 8014ad2:	46d9      	mov	r9, fp
 8014ad4:	46e2      	mov	sl, ip
 8014ad6:	eb19 0309 	adds.w	r3, r9, r9
 8014ada:	eb4a 040a 	adc.w	r4, sl, sl
 8014ade:	4699      	mov	r9, r3
 8014ae0:	46a2      	mov	sl, r4
 8014ae2:	eb19 090b 	adds.w	r9, r9, fp
 8014ae6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8014aea:	f04f 0100 	mov.w	r1, #0
 8014aee:	f04f 0200 	mov.w	r2, #0
 8014af2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014af6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014afa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014afe:	4689      	mov	r9, r1
 8014b00:	4692      	mov	sl, r2
 8014b02:	eb1b 0509 	adds.w	r5, fp, r9
 8014b06:	eb4c 060a 	adc.w	r6, ip, sl
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	685b      	ldr	r3, [r3, #4]
 8014b0e:	4619      	mov	r1, r3
 8014b10:	f04f 0200 	mov.w	r2, #0
 8014b14:	f04f 0300 	mov.w	r3, #0
 8014b18:	f04f 0400 	mov.w	r4, #0
 8014b1c:	0094      	lsls	r4, r2, #2
 8014b1e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014b22:	008b      	lsls	r3, r1, #2
 8014b24:	461a      	mov	r2, r3
 8014b26:	4623      	mov	r3, r4
 8014b28:	4628      	mov	r0, r5
 8014b2a:	4631      	mov	r1, r6
 8014b2c:	f7f3 ffe4 	bl	8008af8 <__aeabi_uldivmod>
 8014b30:	4603      	mov	r3, r0
 8014b32:	460c      	mov	r4, r1
 8014b34:	461a      	mov	r2, r3
 8014b36:	4b32      	ldr	r3, [pc, #200]	; (8014c00 <UART_SetConfig+0x6f4>)
 8014b38:	fba3 1302 	umull	r1, r3, r3, r2
 8014b3c:	095b      	lsrs	r3, r3, #5
 8014b3e:	2164      	movs	r1, #100	; 0x64
 8014b40:	fb01 f303 	mul.w	r3, r1, r3
 8014b44:	1ad3      	subs	r3, r2, r3
 8014b46:	011b      	lsls	r3, r3, #4
 8014b48:	3332      	adds	r3, #50	; 0x32
 8014b4a:	4a2d      	ldr	r2, [pc, #180]	; (8014c00 <UART_SetConfig+0x6f4>)
 8014b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8014b50:	095b      	lsrs	r3, r3, #5
 8014b52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014b56:	4498      	add	r8, r3
 8014b58:	68bb      	ldr	r3, [r7, #8]
 8014b5a:	469b      	mov	fp, r3
 8014b5c:	f04f 0c00 	mov.w	ip, #0
 8014b60:	46d9      	mov	r9, fp
 8014b62:	46e2      	mov	sl, ip
 8014b64:	eb19 0309 	adds.w	r3, r9, r9
 8014b68:	eb4a 040a 	adc.w	r4, sl, sl
 8014b6c:	4699      	mov	r9, r3
 8014b6e:	46a2      	mov	sl, r4
 8014b70:	eb19 090b 	adds.w	r9, r9, fp
 8014b74:	eb4a 0a0c 	adc.w	sl, sl, ip
 8014b78:	f04f 0100 	mov.w	r1, #0
 8014b7c:	f04f 0200 	mov.w	r2, #0
 8014b80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8014b84:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8014b88:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8014b8c:	4689      	mov	r9, r1
 8014b8e:	4692      	mov	sl, r2
 8014b90:	eb1b 0509 	adds.w	r5, fp, r9
 8014b94:	eb4c 060a 	adc.w	r6, ip, sl
 8014b98:	687b      	ldr	r3, [r7, #4]
 8014b9a:	685b      	ldr	r3, [r3, #4]
 8014b9c:	4619      	mov	r1, r3
 8014b9e:	f04f 0200 	mov.w	r2, #0
 8014ba2:	f04f 0300 	mov.w	r3, #0
 8014ba6:	f04f 0400 	mov.w	r4, #0
 8014baa:	0094      	lsls	r4, r2, #2
 8014bac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8014bb0:	008b      	lsls	r3, r1, #2
 8014bb2:	461a      	mov	r2, r3
 8014bb4:	4623      	mov	r3, r4
 8014bb6:	4628      	mov	r0, r5
 8014bb8:	4631      	mov	r1, r6
 8014bba:	f7f3 ff9d 	bl	8008af8 <__aeabi_uldivmod>
 8014bbe:	4603      	mov	r3, r0
 8014bc0:	460c      	mov	r4, r1
 8014bc2:	461a      	mov	r2, r3
 8014bc4:	4b0e      	ldr	r3, [pc, #56]	; (8014c00 <UART_SetConfig+0x6f4>)
 8014bc6:	fba3 1302 	umull	r1, r3, r3, r2
 8014bca:	095b      	lsrs	r3, r3, #5
 8014bcc:	2164      	movs	r1, #100	; 0x64
 8014bce:	fb01 f303 	mul.w	r3, r1, r3
 8014bd2:	1ad3      	subs	r3, r2, r3
 8014bd4:	011b      	lsls	r3, r3, #4
 8014bd6:	3332      	adds	r3, #50	; 0x32
 8014bd8:	4a09      	ldr	r2, [pc, #36]	; (8014c00 <UART_SetConfig+0x6f4>)
 8014bda:	fba2 2303 	umull	r2, r3, r2, r3
 8014bde:	095b      	lsrs	r3, r3, #5
 8014be0:	f003 020f 	and.w	r2, r3, #15
 8014be4:	687b      	ldr	r3, [r7, #4]
 8014be6:	681b      	ldr	r3, [r3, #0]
 8014be8:	4442      	add	r2, r8
 8014bea:	609a      	str	r2, [r3, #8]
}
 8014bec:	e7ff      	b.n	8014bee <UART_SetConfig+0x6e2>
 8014bee:	bf00      	nop
 8014bf0:	3714      	adds	r7, #20
 8014bf2:	46bd      	mov	sp, r7
 8014bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bf8:	40011000 	.word	0x40011000
 8014bfc:	40011400 	.word	0x40011400
 8014c00:	51eb851f 	.word	0x51eb851f

08014c04 <round>:
 8014c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c06:	ec57 6b10 	vmov	r6, r7, d0
 8014c0a:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8014c0e:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8014c12:	2c13      	cmp	r4, #19
 8014c14:	463b      	mov	r3, r7
 8014c16:	463d      	mov	r5, r7
 8014c18:	dc17      	bgt.n	8014c4a <round+0x46>
 8014c1a:	2c00      	cmp	r4, #0
 8014c1c:	da09      	bge.n	8014c32 <round+0x2e>
 8014c1e:	3401      	adds	r4, #1
 8014c20:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8014c24:	d103      	bne.n	8014c2e <round+0x2a>
 8014c26:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8014c2a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8014c2e:	2100      	movs	r1, #0
 8014c30:	e02c      	b.n	8014c8c <round+0x88>
 8014c32:	4a18      	ldr	r2, [pc, #96]	; (8014c94 <round+0x90>)
 8014c34:	4122      	asrs	r2, r4
 8014c36:	4217      	tst	r7, r2
 8014c38:	d100      	bne.n	8014c3c <round+0x38>
 8014c3a:	b19e      	cbz	r6, 8014c64 <round+0x60>
 8014c3c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8014c40:	4123      	asrs	r3, r4
 8014c42:	442b      	add	r3, r5
 8014c44:	ea23 0302 	bic.w	r3, r3, r2
 8014c48:	e7f1      	b.n	8014c2e <round+0x2a>
 8014c4a:	2c33      	cmp	r4, #51	; 0x33
 8014c4c:	dd0d      	ble.n	8014c6a <round+0x66>
 8014c4e:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8014c52:	d107      	bne.n	8014c64 <round+0x60>
 8014c54:	4630      	mov	r0, r6
 8014c56:	4639      	mov	r1, r7
 8014c58:	ee10 2a10 	vmov	r2, s0
 8014c5c:	f7f3 fa4e 	bl	80080fc <__adddf3>
 8014c60:	4606      	mov	r6, r0
 8014c62:	460f      	mov	r7, r1
 8014c64:	ec47 6b10 	vmov	d0, r6, r7
 8014c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014c6a:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8014c6e:	f04f 30ff 	mov.w	r0, #4294967295
 8014c72:	40d0      	lsrs	r0, r2
 8014c74:	4206      	tst	r6, r0
 8014c76:	d0f5      	beq.n	8014c64 <round+0x60>
 8014c78:	2201      	movs	r2, #1
 8014c7a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8014c7e:	fa02 f404 	lsl.w	r4, r2, r4
 8014c82:	1931      	adds	r1, r6, r4
 8014c84:	bf28      	it	cs
 8014c86:	189b      	addcs	r3, r3, r2
 8014c88:	ea21 0100 	bic.w	r1, r1, r0
 8014c8c:	461f      	mov	r7, r3
 8014c8e:	460e      	mov	r6, r1
 8014c90:	e7e8      	b.n	8014c64 <round+0x60>
 8014c92:	bf00      	nop
 8014c94:	000fffff 	.word	0x000fffff

08014c98 <__errno>:
 8014c98:	4b01      	ldr	r3, [pc, #4]	; (8014ca0 <__errno+0x8>)
 8014c9a:	6818      	ldr	r0, [r3, #0]
 8014c9c:	4770      	bx	lr
 8014c9e:	bf00      	nop
 8014ca0:	20000028 	.word	0x20000028

08014ca4 <__libc_init_array>:
 8014ca4:	b570      	push	{r4, r5, r6, lr}
 8014ca6:	4e0d      	ldr	r6, [pc, #52]	; (8014cdc <__libc_init_array+0x38>)
 8014ca8:	4c0d      	ldr	r4, [pc, #52]	; (8014ce0 <__libc_init_array+0x3c>)
 8014caa:	1ba4      	subs	r4, r4, r6
 8014cac:	10a4      	asrs	r4, r4, #2
 8014cae:	2500      	movs	r5, #0
 8014cb0:	42a5      	cmp	r5, r4
 8014cb2:	d109      	bne.n	8014cc8 <__libc_init_array+0x24>
 8014cb4:	4e0b      	ldr	r6, [pc, #44]	; (8014ce4 <__libc_init_array+0x40>)
 8014cb6:	4c0c      	ldr	r4, [pc, #48]	; (8014ce8 <__libc_init_array+0x44>)
 8014cb8:	f005 f83a 	bl	8019d30 <_init>
 8014cbc:	1ba4      	subs	r4, r4, r6
 8014cbe:	10a4      	asrs	r4, r4, #2
 8014cc0:	2500      	movs	r5, #0
 8014cc2:	42a5      	cmp	r5, r4
 8014cc4:	d105      	bne.n	8014cd2 <__libc_init_array+0x2e>
 8014cc6:	bd70      	pop	{r4, r5, r6, pc}
 8014cc8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014ccc:	4798      	blx	r3
 8014cce:	3501      	adds	r5, #1
 8014cd0:	e7ee      	b.n	8014cb0 <__libc_init_array+0xc>
 8014cd2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8014cd6:	4798      	blx	r3
 8014cd8:	3501      	adds	r5, #1
 8014cda:	e7f2      	b.n	8014cc2 <__libc_init_array+0x1e>
 8014cdc:	0801a394 	.word	0x0801a394
 8014ce0:	0801a394 	.word	0x0801a394
 8014ce4:	0801a394 	.word	0x0801a394
 8014ce8:	0801a398 	.word	0x0801a398

08014cec <memcpy>:
 8014cec:	b510      	push	{r4, lr}
 8014cee:	1e43      	subs	r3, r0, #1
 8014cf0:	440a      	add	r2, r1
 8014cf2:	4291      	cmp	r1, r2
 8014cf4:	d100      	bne.n	8014cf8 <memcpy+0xc>
 8014cf6:	bd10      	pop	{r4, pc}
 8014cf8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014cfc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014d00:	e7f7      	b.n	8014cf2 <memcpy+0x6>

08014d02 <memset>:
 8014d02:	4402      	add	r2, r0
 8014d04:	4603      	mov	r3, r0
 8014d06:	4293      	cmp	r3, r2
 8014d08:	d100      	bne.n	8014d0c <memset+0xa>
 8014d0a:	4770      	bx	lr
 8014d0c:	f803 1b01 	strb.w	r1, [r3], #1
 8014d10:	e7f9      	b.n	8014d06 <memset+0x4>

08014d12 <__cvt>:
 8014d12:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014d16:	ec55 4b10 	vmov	r4, r5, d0
 8014d1a:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8014d1c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8014d20:	2d00      	cmp	r5, #0
 8014d22:	460e      	mov	r6, r1
 8014d24:	4691      	mov	r9, r2
 8014d26:	4619      	mov	r1, r3
 8014d28:	bfb8      	it	lt
 8014d2a:	4622      	movlt	r2, r4
 8014d2c:	462b      	mov	r3, r5
 8014d2e:	f027 0720 	bic.w	r7, r7, #32
 8014d32:	bfbb      	ittet	lt
 8014d34:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8014d38:	461d      	movlt	r5, r3
 8014d3a:	2300      	movge	r3, #0
 8014d3c:	232d      	movlt	r3, #45	; 0x2d
 8014d3e:	bfb8      	it	lt
 8014d40:	4614      	movlt	r4, r2
 8014d42:	2f46      	cmp	r7, #70	; 0x46
 8014d44:	700b      	strb	r3, [r1, #0]
 8014d46:	d004      	beq.n	8014d52 <__cvt+0x40>
 8014d48:	2f45      	cmp	r7, #69	; 0x45
 8014d4a:	d100      	bne.n	8014d4e <__cvt+0x3c>
 8014d4c:	3601      	adds	r6, #1
 8014d4e:	2102      	movs	r1, #2
 8014d50:	e000      	b.n	8014d54 <__cvt+0x42>
 8014d52:	2103      	movs	r1, #3
 8014d54:	ab03      	add	r3, sp, #12
 8014d56:	9301      	str	r3, [sp, #4]
 8014d58:	ab02      	add	r3, sp, #8
 8014d5a:	9300      	str	r3, [sp, #0]
 8014d5c:	4632      	mov	r2, r6
 8014d5e:	4653      	mov	r3, sl
 8014d60:	ec45 4b10 	vmov	d0, r4, r5
 8014d64:	f001 ff80 	bl	8016c68 <_dtoa_r>
 8014d68:	2f47      	cmp	r7, #71	; 0x47
 8014d6a:	4680      	mov	r8, r0
 8014d6c:	d102      	bne.n	8014d74 <__cvt+0x62>
 8014d6e:	f019 0f01 	tst.w	r9, #1
 8014d72:	d026      	beq.n	8014dc2 <__cvt+0xb0>
 8014d74:	2f46      	cmp	r7, #70	; 0x46
 8014d76:	eb08 0906 	add.w	r9, r8, r6
 8014d7a:	d111      	bne.n	8014da0 <__cvt+0x8e>
 8014d7c:	f898 3000 	ldrb.w	r3, [r8]
 8014d80:	2b30      	cmp	r3, #48	; 0x30
 8014d82:	d10a      	bne.n	8014d9a <__cvt+0x88>
 8014d84:	2200      	movs	r2, #0
 8014d86:	2300      	movs	r3, #0
 8014d88:	4620      	mov	r0, r4
 8014d8a:	4629      	mov	r1, r5
 8014d8c:	f7f3 fdd4 	bl	8008938 <__aeabi_dcmpeq>
 8014d90:	b918      	cbnz	r0, 8014d9a <__cvt+0x88>
 8014d92:	f1c6 0601 	rsb	r6, r6, #1
 8014d96:	f8ca 6000 	str.w	r6, [sl]
 8014d9a:	f8da 3000 	ldr.w	r3, [sl]
 8014d9e:	4499      	add	r9, r3
 8014da0:	2200      	movs	r2, #0
 8014da2:	2300      	movs	r3, #0
 8014da4:	4620      	mov	r0, r4
 8014da6:	4629      	mov	r1, r5
 8014da8:	f7f3 fdc6 	bl	8008938 <__aeabi_dcmpeq>
 8014dac:	b938      	cbnz	r0, 8014dbe <__cvt+0xac>
 8014dae:	2230      	movs	r2, #48	; 0x30
 8014db0:	9b03      	ldr	r3, [sp, #12]
 8014db2:	454b      	cmp	r3, r9
 8014db4:	d205      	bcs.n	8014dc2 <__cvt+0xb0>
 8014db6:	1c59      	adds	r1, r3, #1
 8014db8:	9103      	str	r1, [sp, #12]
 8014dba:	701a      	strb	r2, [r3, #0]
 8014dbc:	e7f8      	b.n	8014db0 <__cvt+0x9e>
 8014dbe:	f8cd 900c 	str.w	r9, [sp, #12]
 8014dc2:	9b03      	ldr	r3, [sp, #12]
 8014dc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014dc6:	eba3 0308 	sub.w	r3, r3, r8
 8014dca:	4640      	mov	r0, r8
 8014dcc:	6013      	str	r3, [r2, #0]
 8014dce:	b004      	add	sp, #16
 8014dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08014dd4 <__exponent>:
 8014dd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014dd6:	2900      	cmp	r1, #0
 8014dd8:	4604      	mov	r4, r0
 8014dda:	bfba      	itte	lt
 8014ddc:	4249      	neglt	r1, r1
 8014dde:	232d      	movlt	r3, #45	; 0x2d
 8014de0:	232b      	movge	r3, #43	; 0x2b
 8014de2:	2909      	cmp	r1, #9
 8014de4:	f804 2b02 	strb.w	r2, [r4], #2
 8014de8:	7043      	strb	r3, [r0, #1]
 8014dea:	dd20      	ble.n	8014e2e <__exponent+0x5a>
 8014dec:	f10d 0307 	add.w	r3, sp, #7
 8014df0:	461f      	mov	r7, r3
 8014df2:	260a      	movs	r6, #10
 8014df4:	fb91 f5f6 	sdiv	r5, r1, r6
 8014df8:	fb06 1115 	mls	r1, r6, r5, r1
 8014dfc:	3130      	adds	r1, #48	; 0x30
 8014dfe:	2d09      	cmp	r5, #9
 8014e00:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014e04:	f103 32ff 	add.w	r2, r3, #4294967295
 8014e08:	4629      	mov	r1, r5
 8014e0a:	dc09      	bgt.n	8014e20 <__exponent+0x4c>
 8014e0c:	3130      	adds	r1, #48	; 0x30
 8014e0e:	3b02      	subs	r3, #2
 8014e10:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014e14:	42bb      	cmp	r3, r7
 8014e16:	4622      	mov	r2, r4
 8014e18:	d304      	bcc.n	8014e24 <__exponent+0x50>
 8014e1a:	1a10      	subs	r0, r2, r0
 8014e1c:	b003      	add	sp, #12
 8014e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014e20:	4613      	mov	r3, r2
 8014e22:	e7e7      	b.n	8014df4 <__exponent+0x20>
 8014e24:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014e28:	f804 2b01 	strb.w	r2, [r4], #1
 8014e2c:	e7f2      	b.n	8014e14 <__exponent+0x40>
 8014e2e:	2330      	movs	r3, #48	; 0x30
 8014e30:	4419      	add	r1, r3
 8014e32:	7083      	strb	r3, [r0, #2]
 8014e34:	1d02      	adds	r2, r0, #4
 8014e36:	70c1      	strb	r1, [r0, #3]
 8014e38:	e7ef      	b.n	8014e1a <__exponent+0x46>
	...

08014e3c <_printf_float>:
 8014e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e40:	b08d      	sub	sp, #52	; 0x34
 8014e42:	460c      	mov	r4, r1
 8014e44:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8014e48:	4616      	mov	r6, r2
 8014e4a:	461f      	mov	r7, r3
 8014e4c:	4605      	mov	r5, r0
 8014e4e:	f003 f9a5 	bl	801819c <_localeconv_r>
 8014e52:	6803      	ldr	r3, [r0, #0]
 8014e54:	9304      	str	r3, [sp, #16]
 8014e56:	4618      	mov	r0, r3
 8014e58:	f7f3 f8f2 	bl	8008040 <strlen>
 8014e5c:	2300      	movs	r3, #0
 8014e5e:	930a      	str	r3, [sp, #40]	; 0x28
 8014e60:	f8d8 3000 	ldr.w	r3, [r8]
 8014e64:	9005      	str	r0, [sp, #20]
 8014e66:	3307      	adds	r3, #7
 8014e68:	f023 0307 	bic.w	r3, r3, #7
 8014e6c:	f103 0208 	add.w	r2, r3, #8
 8014e70:	f894 a018 	ldrb.w	sl, [r4, #24]
 8014e74:	f8d4 b000 	ldr.w	fp, [r4]
 8014e78:	f8c8 2000 	str.w	r2, [r8]
 8014e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e80:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8014e84:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8014e88:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8014e8c:	9307      	str	r3, [sp, #28]
 8014e8e:	f8cd 8018 	str.w	r8, [sp, #24]
 8014e92:	f04f 32ff 	mov.w	r2, #4294967295
 8014e96:	4ba7      	ldr	r3, [pc, #668]	; (8015134 <_printf_float+0x2f8>)
 8014e98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014e9c:	f7f3 fd7e 	bl	800899c <__aeabi_dcmpun>
 8014ea0:	bb70      	cbnz	r0, 8014f00 <_printf_float+0xc4>
 8014ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8014ea6:	4ba3      	ldr	r3, [pc, #652]	; (8015134 <_printf_float+0x2f8>)
 8014ea8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014eac:	f7f3 fd58 	bl	8008960 <__aeabi_dcmple>
 8014eb0:	bb30      	cbnz	r0, 8014f00 <_printf_float+0xc4>
 8014eb2:	2200      	movs	r2, #0
 8014eb4:	2300      	movs	r3, #0
 8014eb6:	4640      	mov	r0, r8
 8014eb8:	4649      	mov	r1, r9
 8014eba:	f7f3 fd47 	bl	800894c <__aeabi_dcmplt>
 8014ebe:	b110      	cbz	r0, 8014ec6 <_printf_float+0x8a>
 8014ec0:	232d      	movs	r3, #45	; 0x2d
 8014ec2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014ec6:	4a9c      	ldr	r2, [pc, #624]	; (8015138 <_printf_float+0x2fc>)
 8014ec8:	4b9c      	ldr	r3, [pc, #624]	; (801513c <_printf_float+0x300>)
 8014eca:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8014ece:	bf8c      	ite	hi
 8014ed0:	4690      	movhi	r8, r2
 8014ed2:	4698      	movls	r8, r3
 8014ed4:	2303      	movs	r3, #3
 8014ed6:	f02b 0204 	bic.w	r2, fp, #4
 8014eda:	6123      	str	r3, [r4, #16]
 8014edc:	6022      	str	r2, [r4, #0]
 8014ede:	f04f 0900 	mov.w	r9, #0
 8014ee2:	9700      	str	r7, [sp, #0]
 8014ee4:	4633      	mov	r3, r6
 8014ee6:	aa0b      	add	r2, sp, #44	; 0x2c
 8014ee8:	4621      	mov	r1, r4
 8014eea:	4628      	mov	r0, r5
 8014eec:	f000 f9e6 	bl	80152bc <_printf_common>
 8014ef0:	3001      	adds	r0, #1
 8014ef2:	f040 808d 	bne.w	8015010 <_printf_float+0x1d4>
 8014ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8014efa:	b00d      	add	sp, #52	; 0x34
 8014efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f00:	4642      	mov	r2, r8
 8014f02:	464b      	mov	r3, r9
 8014f04:	4640      	mov	r0, r8
 8014f06:	4649      	mov	r1, r9
 8014f08:	f7f3 fd48 	bl	800899c <__aeabi_dcmpun>
 8014f0c:	b110      	cbz	r0, 8014f14 <_printf_float+0xd8>
 8014f0e:	4a8c      	ldr	r2, [pc, #560]	; (8015140 <_printf_float+0x304>)
 8014f10:	4b8c      	ldr	r3, [pc, #560]	; (8015144 <_printf_float+0x308>)
 8014f12:	e7da      	b.n	8014eca <_printf_float+0x8e>
 8014f14:	6861      	ldr	r1, [r4, #4]
 8014f16:	1c4b      	adds	r3, r1, #1
 8014f18:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8014f1c:	a80a      	add	r0, sp, #40	; 0x28
 8014f1e:	d13e      	bne.n	8014f9e <_printf_float+0x162>
 8014f20:	2306      	movs	r3, #6
 8014f22:	6063      	str	r3, [r4, #4]
 8014f24:	2300      	movs	r3, #0
 8014f26:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8014f2a:	ab09      	add	r3, sp, #36	; 0x24
 8014f2c:	9300      	str	r3, [sp, #0]
 8014f2e:	ec49 8b10 	vmov	d0, r8, r9
 8014f32:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8014f36:	6022      	str	r2, [r4, #0]
 8014f38:	f8cd a004 	str.w	sl, [sp, #4]
 8014f3c:	6861      	ldr	r1, [r4, #4]
 8014f3e:	4628      	mov	r0, r5
 8014f40:	f7ff fee7 	bl	8014d12 <__cvt>
 8014f44:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8014f48:	2b47      	cmp	r3, #71	; 0x47
 8014f4a:	4680      	mov	r8, r0
 8014f4c:	d109      	bne.n	8014f62 <_printf_float+0x126>
 8014f4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f50:	1cd8      	adds	r0, r3, #3
 8014f52:	db02      	blt.n	8014f5a <_printf_float+0x11e>
 8014f54:	6862      	ldr	r2, [r4, #4]
 8014f56:	4293      	cmp	r3, r2
 8014f58:	dd47      	ble.n	8014fea <_printf_float+0x1ae>
 8014f5a:	f1aa 0a02 	sub.w	sl, sl, #2
 8014f5e:	fa5f fa8a 	uxtb.w	sl, sl
 8014f62:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8014f66:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014f68:	d824      	bhi.n	8014fb4 <_printf_float+0x178>
 8014f6a:	3901      	subs	r1, #1
 8014f6c:	4652      	mov	r2, sl
 8014f6e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8014f72:	9109      	str	r1, [sp, #36]	; 0x24
 8014f74:	f7ff ff2e 	bl	8014dd4 <__exponent>
 8014f78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014f7a:	1813      	adds	r3, r2, r0
 8014f7c:	2a01      	cmp	r2, #1
 8014f7e:	4681      	mov	r9, r0
 8014f80:	6123      	str	r3, [r4, #16]
 8014f82:	dc02      	bgt.n	8014f8a <_printf_float+0x14e>
 8014f84:	6822      	ldr	r2, [r4, #0]
 8014f86:	07d1      	lsls	r1, r2, #31
 8014f88:	d501      	bpl.n	8014f8e <_printf_float+0x152>
 8014f8a:	3301      	adds	r3, #1
 8014f8c:	6123      	str	r3, [r4, #16]
 8014f8e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	d0a5      	beq.n	8014ee2 <_printf_float+0xa6>
 8014f96:	232d      	movs	r3, #45	; 0x2d
 8014f98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014f9c:	e7a1      	b.n	8014ee2 <_printf_float+0xa6>
 8014f9e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8014fa2:	f000 8177 	beq.w	8015294 <_printf_float+0x458>
 8014fa6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8014faa:	d1bb      	bne.n	8014f24 <_printf_float+0xe8>
 8014fac:	2900      	cmp	r1, #0
 8014fae:	d1b9      	bne.n	8014f24 <_printf_float+0xe8>
 8014fb0:	2301      	movs	r3, #1
 8014fb2:	e7b6      	b.n	8014f22 <_printf_float+0xe6>
 8014fb4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8014fb8:	d119      	bne.n	8014fee <_printf_float+0x1b2>
 8014fba:	2900      	cmp	r1, #0
 8014fbc:	6863      	ldr	r3, [r4, #4]
 8014fbe:	dd0c      	ble.n	8014fda <_printf_float+0x19e>
 8014fc0:	6121      	str	r1, [r4, #16]
 8014fc2:	b913      	cbnz	r3, 8014fca <_printf_float+0x18e>
 8014fc4:	6822      	ldr	r2, [r4, #0]
 8014fc6:	07d2      	lsls	r2, r2, #31
 8014fc8:	d502      	bpl.n	8014fd0 <_printf_float+0x194>
 8014fca:	3301      	adds	r3, #1
 8014fcc:	440b      	add	r3, r1
 8014fce:	6123      	str	r3, [r4, #16]
 8014fd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014fd2:	65a3      	str	r3, [r4, #88]	; 0x58
 8014fd4:	f04f 0900 	mov.w	r9, #0
 8014fd8:	e7d9      	b.n	8014f8e <_printf_float+0x152>
 8014fda:	b913      	cbnz	r3, 8014fe2 <_printf_float+0x1a6>
 8014fdc:	6822      	ldr	r2, [r4, #0]
 8014fde:	07d0      	lsls	r0, r2, #31
 8014fe0:	d501      	bpl.n	8014fe6 <_printf_float+0x1aa>
 8014fe2:	3302      	adds	r3, #2
 8014fe4:	e7f3      	b.n	8014fce <_printf_float+0x192>
 8014fe6:	2301      	movs	r3, #1
 8014fe8:	e7f1      	b.n	8014fce <_printf_float+0x192>
 8014fea:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8014fee:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8014ff2:	4293      	cmp	r3, r2
 8014ff4:	db05      	blt.n	8015002 <_printf_float+0x1c6>
 8014ff6:	6822      	ldr	r2, [r4, #0]
 8014ff8:	6123      	str	r3, [r4, #16]
 8014ffa:	07d1      	lsls	r1, r2, #31
 8014ffc:	d5e8      	bpl.n	8014fd0 <_printf_float+0x194>
 8014ffe:	3301      	adds	r3, #1
 8015000:	e7e5      	b.n	8014fce <_printf_float+0x192>
 8015002:	2b00      	cmp	r3, #0
 8015004:	bfd4      	ite	le
 8015006:	f1c3 0302 	rsble	r3, r3, #2
 801500a:	2301      	movgt	r3, #1
 801500c:	4413      	add	r3, r2
 801500e:	e7de      	b.n	8014fce <_printf_float+0x192>
 8015010:	6823      	ldr	r3, [r4, #0]
 8015012:	055a      	lsls	r2, r3, #21
 8015014:	d407      	bmi.n	8015026 <_printf_float+0x1ea>
 8015016:	6923      	ldr	r3, [r4, #16]
 8015018:	4642      	mov	r2, r8
 801501a:	4631      	mov	r1, r6
 801501c:	4628      	mov	r0, r5
 801501e:	47b8      	blx	r7
 8015020:	3001      	adds	r0, #1
 8015022:	d12b      	bne.n	801507c <_printf_float+0x240>
 8015024:	e767      	b.n	8014ef6 <_printf_float+0xba>
 8015026:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801502a:	f240 80dc 	bls.w	80151e6 <_printf_float+0x3aa>
 801502e:	2200      	movs	r2, #0
 8015030:	2300      	movs	r3, #0
 8015032:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015036:	f7f3 fc7f 	bl	8008938 <__aeabi_dcmpeq>
 801503a:	2800      	cmp	r0, #0
 801503c:	d033      	beq.n	80150a6 <_printf_float+0x26a>
 801503e:	2301      	movs	r3, #1
 8015040:	4a41      	ldr	r2, [pc, #260]	; (8015148 <_printf_float+0x30c>)
 8015042:	4631      	mov	r1, r6
 8015044:	4628      	mov	r0, r5
 8015046:	47b8      	blx	r7
 8015048:	3001      	adds	r0, #1
 801504a:	f43f af54 	beq.w	8014ef6 <_printf_float+0xba>
 801504e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015052:	429a      	cmp	r2, r3
 8015054:	db02      	blt.n	801505c <_printf_float+0x220>
 8015056:	6823      	ldr	r3, [r4, #0]
 8015058:	07d8      	lsls	r0, r3, #31
 801505a:	d50f      	bpl.n	801507c <_printf_float+0x240>
 801505c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015060:	4631      	mov	r1, r6
 8015062:	4628      	mov	r0, r5
 8015064:	47b8      	blx	r7
 8015066:	3001      	adds	r0, #1
 8015068:	f43f af45 	beq.w	8014ef6 <_printf_float+0xba>
 801506c:	f04f 0800 	mov.w	r8, #0
 8015070:	f104 091a 	add.w	r9, r4, #26
 8015074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015076:	3b01      	subs	r3, #1
 8015078:	4543      	cmp	r3, r8
 801507a:	dc09      	bgt.n	8015090 <_printf_float+0x254>
 801507c:	6823      	ldr	r3, [r4, #0]
 801507e:	079b      	lsls	r3, r3, #30
 8015080:	f100 8103 	bmi.w	801528a <_printf_float+0x44e>
 8015084:	68e0      	ldr	r0, [r4, #12]
 8015086:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015088:	4298      	cmp	r0, r3
 801508a:	bfb8      	it	lt
 801508c:	4618      	movlt	r0, r3
 801508e:	e734      	b.n	8014efa <_printf_float+0xbe>
 8015090:	2301      	movs	r3, #1
 8015092:	464a      	mov	r2, r9
 8015094:	4631      	mov	r1, r6
 8015096:	4628      	mov	r0, r5
 8015098:	47b8      	blx	r7
 801509a:	3001      	adds	r0, #1
 801509c:	f43f af2b 	beq.w	8014ef6 <_printf_float+0xba>
 80150a0:	f108 0801 	add.w	r8, r8, #1
 80150a4:	e7e6      	b.n	8015074 <_printf_float+0x238>
 80150a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	dc2b      	bgt.n	8015104 <_printf_float+0x2c8>
 80150ac:	2301      	movs	r3, #1
 80150ae:	4a26      	ldr	r2, [pc, #152]	; (8015148 <_printf_float+0x30c>)
 80150b0:	4631      	mov	r1, r6
 80150b2:	4628      	mov	r0, r5
 80150b4:	47b8      	blx	r7
 80150b6:	3001      	adds	r0, #1
 80150b8:	f43f af1d 	beq.w	8014ef6 <_printf_float+0xba>
 80150bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80150be:	b923      	cbnz	r3, 80150ca <_printf_float+0x28e>
 80150c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80150c2:	b913      	cbnz	r3, 80150ca <_printf_float+0x28e>
 80150c4:	6823      	ldr	r3, [r4, #0]
 80150c6:	07d9      	lsls	r1, r3, #31
 80150c8:	d5d8      	bpl.n	801507c <_printf_float+0x240>
 80150ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80150ce:	4631      	mov	r1, r6
 80150d0:	4628      	mov	r0, r5
 80150d2:	47b8      	blx	r7
 80150d4:	3001      	adds	r0, #1
 80150d6:	f43f af0e 	beq.w	8014ef6 <_printf_float+0xba>
 80150da:	f04f 0900 	mov.w	r9, #0
 80150de:	f104 0a1a 	add.w	sl, r4, #26
 80150e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80150e4:	425b      	negs	r3, r3
 80150e6:	454b      	cmp	r3, r9
 80150e8:	dc01      	bgt.n	80150ee <_printf_float+0x2b2>
 80150ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80150ec:	e794      	b.n	8015018 <_printf_float+0x1dc>
 80150ee:	2301      	movs	r3, #1
 80150f0:	4652      	mov	r2, sl
 80150f2:	4631      	mov	r1, r6
 80150f4:	4628      	mov	r0, r5
 80150f6:	47b8      	blx	r7
 80150f8:	3001      	adds	r0, #1
 80150fa:	f43f aefc 	beq.w	8014ef6 <_printf_float+0xba>
 80150fe:	f109 0901 	add.w	r9, r9, #1
 8015102:	e7ee      	b.n	80150e2 <_printf_float+0x2a6>
 8015104:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015106:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015108:	429a      	cmp	r2, r3
 801510a:	bfa8      	it	ge
 801510c:	461a      	movge	r2, r3
 801510e:	2a00      	cmp	r2, #0
 8015110:	4691      	mov	r9, r2
 8015112:	dd07      	ble.n	8015124 <_printf_float+0x2e8>
 8015114:	4613      	mov	r3, r2
 8015116:	4631      	mov	r1, r6
 8015118:	4642      	mov	r2, r8
 801511a:	4628      	mov	r0, r5
 801511c:	47b8      	blx	r7
 801511e:	3001      	adds	r0, #1
 8015120:	f43f aee9 	beq.w	8014ef6 <_printf_float+0xba>
 8015124:	f104 031a 	add.w	r3, r4, #26
 8015128:	f04f 0b00 	mov.w	fp, #0
 801512c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015130:	9306      	str	r3, [sp, #24]
 8015132:	e015      	b.n	8015160 <_printf_float+0x324>
 8015134:	7fefffff 	.word	0x7fefffff
 8015138:	0801a058 	.word	0x0801a058
 801513c:	0801a054 	.word	0x0801a054
 8015140:	0801a060 	.word	0x0801a060
 8015144:	0801a05c 	.word	0x0801a05c
 8015148:	0801a283 	.word	0x0801a283
 801514c:	2301      	movs	r3, #1
 801514e:	9a06      	ldr	r2, [sp, #24]
 8015150:	4631      	mov	r1, r6
 8015152:	4628      	mov	r0, r5
 8015154:	47b8      	blx	r7
 8015156:	3001      	adds	r0, #1
 8015158:	f43f aecd 	beq.w	8014ef6 <_printf_float+0xba>
 801515c:	f10b 0b01 	add.w	fp, fp, #1
 8015160:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8015164:	ebaa 0309 	sub.w	r3, sl, r9
 8015168:	455b      	cmp	r3, fp
 801516a:	dcef      	bgt.n	801514c <_printf_float+0x310>
 801516c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015170:	429a      	cmp	r2, r3
 8015172:	44d0      	add	r8, sl
 8015174:	db15      	blt.n	80151a2 <_printf_float+0x366>
 8015176:	6823      	ldr	r3, [r4, #0]
 8015178:	07da      	lsls	r2, r3, #31
 801517a:	d412      	bmi.n	80151a2 <_printf_float+0x366>
 801517c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801517e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015180:	eba3 020a 	sub.w	r2, r3, sl
 8015184:	eba3 0a01 	sub.w	sl, r3, r1
 8015188:	4592      	cmp	sl, r2
 801518a:	bfa8      	it	ge
 801518c:	4692      	movge	sl, r2
 801518e:	f1ba 0f00 	cmp.w	sl, #0
 8015192:	dc0e      	bgt.n	80151b2 <_printf_float+0x376>
 8015194:	f04f 0800 	mov.w	r8, #0
 8015198:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801519c:	f104 091a 	add.w	r9, r4, #26
 80151a0:	e019      	b.n	80151d6 <_printf_float+0x39a>
 80151a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80151a6:	4631      	mov	r1, r6
 80151a8:	4628      	mov	r0, r5
 80151aa:	47b8      	blx	r7
 80151ac:	3001      	adds	r0, #1
 80151ae:	d1e5      	bne.n	801517c <_printf_float+0x340>
 80151b0:	e6a1      	b.n	8014ef6 <_printf_float+0xba>
 80151b2:	4653      	mov	r3, sl
 80151b4:	4642      	mov	r2, r8
 80151b6:	4631      	mov	r1, r6
 80151b8:	4628      	mov	r0, r5
 80151ba:	47b8      	blx	r7
 80151bc:	3001      	adds	r0, #1
 80151be:	d1e9      	bne.n	8015194 <_printf_float+0x358>
 80151c0:	e699      	b.n	8014ef6 <_printf_float+0xba>
 80151c2:	2301      	movs	r3, #1
 80151c4:	464a      	mov	r2, r9
 80151c6:	4631      	mov	r1, r6
 80151c8:	4628      	mov	r0, r5
 80151ca:	47b8      	blx	r7
 80151cc:	3001      	adds	r0, #1
 80151ce:	f43f ae92 	beq.w	8014ef6 <_printf_float+0xba>
 80151d2:	f108 0801 	add.w	r8, r8, #1
 80151d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80151da:	1a9b      	subs	r3, r3, r2
 80151dc:	eba3 030a 	sub.w	r3, r3, sl
 80151e0:	4543      	cmp	r3, r8
 80151e2:	dcee      	bgt.n	80151c2 <_printf_float+0x386>
 80151e4:	e74a      	b.n	801507c <_printf_float+0x240>
 80151e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80151e8:	2a01      	cmp	r2, #1
 80151ea:	dc01      	bgt.n	80151f0 <_printf_float+0x3b4>
 80151ec:	07db      	lsls	r3, r3, #31
 80151ee:	d53a      	bpl.n	8015266 <_printf_float+0x42a>
 80151f0:	2301      	movs	r3, #1
 80151f2:	4642      	mov	r2, r8
 80151f4:	4631      	mov	r1, r6
 80151f6:	4628      	mov	r0, r5
 80151f8:	47b8      	blx	r7
 80151fa:	3001      	adds	r0, #1
 80151fc:	f43f ae7b 	beq.w	8014ef6 <_printf_float+0xba>
 8015200:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015204:	4631      	mov	r1, r6
 8015206:	4628      	mov	r0, r5
 8015208:	47b8      	blx	r7
 801520a:	3001      	adds	r0, #1
 801520c:	f108 0801 	add.w	r8, r8, #1
 8015210:	f43f ae71 	beq.w	8014ef6 <_printf_float+0xba>
 8015214:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015216:	2200      	movs	r2, #0
 8015218:	f103 3aff 	add.w	sl, r3, #4294967295
 801521c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015220:	2300      	movs	r3, #0
 8015222:	f7f3 fb89 	bl	8008938 <__aeabi_dcmpeq>
 8015226:	b9c8      	cbnz	r0, 801525c <_printf_float+0x420>
 8015228:	4653      	mov	r3, sl
 801522a:	4642      	mov	r2, r8
 801522c:	4631      	mov	r1, r6
 801522e:	4628      	mov	r0, r5
 8015230:	47b8      	blx	r7
 8015232:	3001      	adds	r0, #1
 8015234:	d10e      	bne.n	8015254 <_printf_float+0x418>
 8015236:	e65e      	b.n	8014ef6 <_printf_float+0xba>
 8015238:	2301      	movs	r3, #1
 801523a:	4652      	mov	r2, sl
 801523c:	4631      	mov	r1, r6
 801523e:	4628      	mov	r0, r5
 8015240:	47b8      	blx	r7
 8015242:	3001      	adds	r0, #1
 8015244:	f43f ae57 	beq.w	8014ef6 <_printf_float+0xba>
 8015248:	f108 0801 	add.w	r8, r8, #1
 801524c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801524e:	3b01      	subs	r3, #1
 8015250:	4543      	cmp	r3, r8
 8015252:	dcf1      	bgt.n	8015238 <_printf_float+0x3fc>
 8015254:	464b      	mov	r3, r9
 8015256:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801525a:	e6de      	b.n	801501a <_printf_float+0x1de>
 801525c:	f04f 0800 	mov.w	r8, #0
 8015260:	f104 0a1a 	add.w	sl, r4, #26
 8015264:	e7f2      	b.n	801524c <_printf_float+0x410>
 8015266:	2301      	movs	r3, #1
 8015268:	e7df      	b.n	801522a <_printf_float+0x3ee>
 801526a:	2301      	movs	r3, #1
 801526c:	464a      	mov	r2, r9
 801526e:	4631      	mov	r1, r6
 8015270:	4628      	mov	r0, r5
 8015272:	47b8      	blx	r7
 8015274:	3001      	adds	r0, #1
 8015276:	f43f ae3e 	beq.w	8014ef6 <_printf_float+0xba>
 801527a:	f108 0801 	add.w	r8, r8, #1
 801527e:	68e3      	ldr	r3, [r4, #12]
 8015280:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8015282:	1a9b      	subs	r3, r3, r2
 8015284:	4543      	cmp	r3, r8
 8015286:	dcf0      	bgt.n	801526a <_printf_float+0x42e>
 8015288:	e6fc      	b.n	8015084 <_printf_float+0x248>
 801528a:	f04f 0800 	mov.w	r8, #0
 801528e:	f104 0919 	add.w	r9, r4, #25
 8015292:	e7f4      	b.n	801527e <_printf_float+0x442>
 8015294:	2900      	cmp	r1, #0
 8015296:	f43f ae8b 	beq.w	8014fb0 <_printf_float+0x174>
 801529a:	2300      	movs	r3, #0
 801529c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80152a0:	ab09      	add	r3, sp, #36	; 0x24
 80152a2:	9300      	str	r3, [sp, #0]
 80152a4:	ec49 8b10 	vmov	d0, r8, r9
 80152a8:	6022      	str	r2, [r4, #0]
 80152aa:	f8cd a004 	str.w	sl, [sp, #4]
 80152ae:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80152b2:	4628      	mov	r0, r5
 80152b4:	f7ff fd2d 	bl	8014d12 <__cvt>
 80152b8:	4680      	mov	r8, r0
 80152ba:	e648      	b.n	8014f4e <_printf_float+0x112>

080152bc <_printf_common>:
 80152bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80152c0:	4691      	mov	r9, r2
 80152c2:	461f      	mov	r7, r3
 80152c4:	688a      	ldr	r2, [r1, #8]
 80152c6:	690b      	ldr	r3, [r1, #16]
 80152c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80152cc:	4293      	cmp	r3, r2
 80152ce:	bfb8      	it	lt
 80152d0:	4613      	movlt	r3, r2
 80152d2:	f8c9 3000 	str.w	r3, [r9]
 80152d6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80152da:	4606      	mov	r6, r0
 80152dc:	460c      	mov	r4, r1
 80152de:	b112      	cbz	r2, 80152e6 <_printf_common+0x2a>
 80152e0:	3301      	adds	r3, #1
 80152e2:	f8c9 3000 	str.w	r3, [r9]
 80152e6:	6823      	ldr	r3, [r4, #0]
 80152e8:	0699      	lsls	r1, r3, #26
 80152ea:	bf42      	ittt	mi
 80152ec:	f8d9 3000 	ldrmi.w	r3, [r9]
 80152f0:	3302      	addmi	r3, #2
 80152f2:	f8c9 3000 	strmi.w	r3, [r9]
 80152f6:	6825      	ldr	r5, [r4, #0]
 80152f8:	f015 0506 	ands.w	r5, r5, #6
 80152fc:	d107      	bne.n	801530e <_printf_common+0x52>
 80152fe:	f104 0a19 	add.w	sl, r4, #25
 8015302:	68e3      	ldr	r3, [r4, #12]
 8015304:	f8d9 2000 	ldr.w	r2, [r9]
 8015308:	1a9b      	subs	r3, r3, r2
 801530a:	42ab      	cmp	r3, r5
 801530c:	dc28      	bgt.n	8015360 <_printf_common+0xa4>
 801530e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8015312:	6822      	ldr	r2, [r4, #0]
 8015314:	3300      	adds	r3, #0
 8015316:	bf18      	it	ne
 8015318:	2301      	movne	r3, #1
 801531a:	0692      	lsls	r2, r2, #26
 801531c:	d42d      	bmi.n	801537a <_printf_common+0xbe>
 801531e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015322:	4639      	mov	r1, r7
 8015324:	4630      	mov	r0, r6
 8015326:	47c0      	blx	r8
 8015328:	3001      	adds	r0, #1
 801532a:	d020      	beq.n	801536e <_printf_common+0xb2>
 801532c:	6823      	ldr	r3, [r4, #0]
 801532e:	68e5      	ldr	r5, [r4, #12]
 8015330:	f8d9 2000 	ldr.w	r2, [r9]
 8015334:	f003 0306 	and.w	r3, r3, #6
 8015338:	2b04      	cmp	r3, #4
 801533a:	bf08      	it	eq
 801533c:	1aad      	subeq	r5, r5, r2
 801533e:	68a3      	ldr	r3, [r4, #8]
 8015340:	6922      	ldr	r2, [r4, #16]
 8015342:	bf0c      	ite	eq
 8015344:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015348:	2500      	movne	r5, #0
 801534a:	4293      	cmp	r3, r2
 801534c:	bfc4      	itt	gt
 801534e:	1a9b      	subgt	r3, r3, r2
 8015350:	18ed      	addgt	r5, r5, r3
 8015352:	f04f 0900 	mov.w	r9, #0
 8015356:	341a      	adds	r4, #26
 8015358:	454d      	cmp	r5, r9
 801535a:	d11a      	bne.n	8015392 <_printf_common+0xd6>
 801535c:	2000      	movs	r0, #0
 801535e:	e008      	b.n	8015372 <_printf_common+0xb6>
 8015360:	2301      	movs	r3, #1
 8015362:	4652      	mov	r2, sl
 8015364:	4639      	mov	r1, r7
 8015366:	4630      	mov	r0, r6
 8015368:	47c0      	blx	r8
 801536a:	3001      	adds	r0, #1
 801536c:	d103      	bne.n	8015376 <_printf_common+0xba>
 801536e:	f04f 30ff 	mov.w	r0, #4294967295
 8015372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015376:	3501      	adds	r5, #1
 8015378:	e7c3      	b.n	8015302 <_printf_common+0x46>
 801537a:	18e1      	adds	r1, r4, r3
 801537c:	1c5a      	adds	r2, r3, #1
 801537e:	2030      	movs	r0, #48	; 0x30
 8015380:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015384:	4422      	add	r2, r4
 8015386:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801538a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801538e:	3302      	adds	r3, #2
 8015390:	e7c5      	b.n	801531e <_printf_common+0x62>
 8015392:	2301      	movs	r3, #1
 8015394:	4622      	mov	r2, r4
 8015396:	4639      	mov	r1, r7
 8015398:	4630      	mov	r0, r6
 801539a:	47c0      	blx	r8
 801539c:	3001      	adds	r0, #1
 801539e:	d0e6      	beq.n	801536e <_printf_common+0xb2>
 80153a0:	f109 0901 	add.w	r9, r9, #1
 80153a4:	e7d8      	b.n	8015358 <_printf_common+0x9c>
	...

080153a8 <_printf_i>:
 80153a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80153ac:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80153b0:	460c      	mov	r4, r1
 80153b2:	7e09      	ldrb	r1, [r1, #24]
 80153b4:	b085      	sub	sp, #20
 80153b6:	296e      	cmp	r1, #110	; 0x6e
 80153b8:	4617      	mov	r7, r2
 80153ba:	4606      	mov	r6, r0
 80153bc:	4698      	mov	r8, r3
 80153be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80153c0:	f000 80b3 	beq.w	801552a <_printf_i+0x182>
 80153c4:	d822      	bhi.n	801540c <_printf_i+0x64>
 80153c6:	2963      	cmp	r1, #99	; 0x63
 80153c8:	d036      	beq.n	8015438 <_printf_i+0x90>
 80153ca:	d80a      	bhi.n	80153e2 <_printf_i+0x3a>
 80153cc:	2900      	cmp	r1, #0
 80153ce:	f000 80b9 	beq.w	8015544 <_printf_i+0x19c>
 80153d2:	2958      	cmp	r1, #88	; 0x58
 80153d4:	f000 8083 	beq.w	80154de <_printf_i+0x136>
 80153d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80153dc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80153e0:	e032      	b.n	8015448 <_printf_i+0xa0>
 80153e2:	2964      	cmp	r1, #100	; 0x64
 80153e4:	d001      	beq.n	80153ea <_printf_i+0x42>
 80153e6:	2969      	cmp	r1, #105	; 0x69
 80153e8:	d1f6      	bne.n	80153d8 <_printf_i+0x30>
 80153ea:	6820      	ldr	r0, [r4, #0]
 80153ec:	6813      	ldr	r3, [r2, #0]
 80153ee:	0605      	lsls	r5, r0, #24
 80153f0:	f103 0104 	add.w	r1, r3, #4
 80153f4:	d52a      	bpl.n	801544c <_printf_i+0xa4>
 80153f6:	681b      	ldr	r3, [r3, #0]
 80153f8:	6011      	str	r1, [r2, #0]
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	da03      	bge.n	8015406 <_printf_i+0x5e>
 80153fe:	222d      	movs	r2, #45	; 0x2d
 8015400:	425b      	negs	r3, r3
 8015402:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8015406:	486f      	ldr	r0, [pc, #444]	; (80155c4 <_printf_i+0x21c>)
 8015408:	220a      	movs	r2, #10
 801540a:	e039      	b.n	8015480 <_printf_i+0xd8>
 801540c:	2973      	cmp	r1, #115	; 0x73
 801540e:	f000 809d 	beq.w	801554c <_printf_i+0x1a4>
 8015412:	d808      	bhi.n	8015426 <_printf_i+0x7e>
 8015414:	296f      	cmp	r1, #111	; 0x6f
 8015416:	d020      	beq.n	801545a <_printf_i+0xb2>
 8015418:	2970      	cmp	r1, #112	; 0x70
 801541a:	d1dd      	bne.n	80153d8 <_printf_i+0x30>
 801541c:	6823      	ldr	r3, [r4, #0]
 801541e:	f043 0320 	orr.w	r3, r3, #32
 8015422:	6023      	str	r3, [r4, #0]
 8015424:	e003      	b.n	801542e <_printf_i+0x86>
 8015426:	2975      	cmp	r1, #117	; 0x75
 8015428:	d017      	beq.n	801545a <_printf_i+0xb2>
 801542a:	2978      	cmp	r1, #120	; 0x78
 801542c:	d1d4      	bne.n	80153d8 <_printf_i+0x30>
 801542e:	2378      	movs	r3, #120	; 0x78
 8015430:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015434:	4864      	ldr	r0, [pc, #400]	; (80155c8 <_printf_i+0x220>)
 8015436:	e055      	b.n	80154e4 <_printf_i+0x13c>
 8015438:	6813      	ldr	r3, [r2, #0]
 801543a:	1d19      	adds	r1, r3, #4
 801543c:	681b      	ldr	r3, [r3, #0]
 801543e:	6011      	str	r1, [r2, #0]
 8015440:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015444:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015448:	2301      	movs	r3, #1
 801544a:	e08c      	b.n	8015566 <_printf_i+0x1be>
 801544c:	681b      	ldr	r3, [r3, #0]
 801544e:	6011      	str	r1, [r2, #0]
 8015450:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015454:	bf18      	it	ne
 8015456:	b21b      	sxthne	r3, r3
 8015458:	e7cf      	b.n	80153fa <_printf_i+0x52>
 801545a:	6813      	ldr	r3, [r2, #0]
 801545c:	6825      	ldr	r5, [r4, #0]
 801545e:	1d18      	adds	r0, r3, #4
 8015460:	6010      	str	r0, [r2, #0]
 8015462:	0628      	lsls	r0, r5, #24
 8015464:	d501      	bpl.n	801546a <_printf_i+0xc2>
 8015466:	681b      	ldr	r3, [r3, #0]
 8015468:	e002      	b.n	8015470 <_printf_i+0xc8>
 801546a:	0668      	lsls	r0, r5, #25
 801546c:	d5fb      	bpl.n	8015466 <_printf_i+0xbe>
 801546e:	881b      	ldrh	r3, [r3, #0]
 8015470:	4854      	ldr	r0, [pc, #336]	; (80155c4 <_printf_i+0x21c>)
 8015472:	296f      	cmp	r1, #111	; 0x6f
 8015474:	bf14      	ite	ne
 8015476:	220a      	movne	r2, #10
 8015478:	2208      	moveq	r2, #8
 801547a:	2100      	movs	r1, #0
 801547c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015480:	6865      	ldr	r5, [r4, #4]
 8015482:	60a5      	str	r5, [r4, #8]
 8015484:	2d00      	cmp	r5, #0
 8015486:	f2c0 8095 	blt.w	80155b4 <_printf_i+0x20c>
 801548a:	6821      	ldr	r1, [r4, #0]
 801548c:	f021 0104 	bic.w	r1, r1, #4
 8015490:	6021      	str	r1, [r4, #0]
 8015492:	2b00      	cmp	r3, #0
 8015494:	d13d      	bne.n	8015512 <_printf_i+0x16a>
 8015496:	2d00      	cmp	r5, #0
 8015498:	f040 808e 	bne.w	80155b8 <_printf_i+0x210>
 801549c:	4665      	mov	r5, ip
 801549e:	2a08      	cmp	r2, #8
 80154a0:	d10b      	bne.n	80154ba <_printf_i+0x112>
 80154a2:	6823      	ldr	r3, [r4, #0]
 80154a4:	07db      	lsls	r3, r3, #31
 80154a6:	d508      	bpl.n	80154ba <_printf_i+0x112>
 80154a8:	6923      	ldr	r3, [r4, #16]
 80154aa:	6862      	ldr	r2, [r4, #4]
 80154ac:	429a      	cmp	r2, r3
 80154ae:	bfde      	ittt	le
 80154b0:	2330      	movle	r3, #48	; 0x30
 80154b2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80154b6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80154ba:	ebac 0305 	sub.w	r3, ip, r5
 80154be:	6123      	str	r3, [r4, #16]
 80154c0:	f8cd 8000 	str.w	r8, [sp]
 80154c4:	463b      	mov	r3, r7
 80154c6:	aa03      	add	r2, sp, #12
 80154c8:	4621      	mov	r1, r4
 80154ca:	4630      	mov	r0, r6
 80154cc:	f7ff fef6 	bl	80152bc <_printf_common>
 80154d0:	3001      	adds	r0, #1
 80154d2:	d14d      	bne.n	8015570 <_printf_i+0x1c8>
 80154d4:	f04f 30ff 	mov.w	r0, #4294967295
 80154d8:	b005      	add	sp, #20
 80154da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80154de:	4839      	ldr	r0, [pc, #228]	; (80155c4 <_printf_i+0x21c>)
 80154e0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80154e4:	6813      	ldr	r3, [r2, #0]
 80154e6:	6821      	ldr	r1, [r4, #0]
 80154e8:	1d1d      	adds	r5, r3, #4
 80154ea:	681b      	ldr	r3, [r3, #0]
 80154ec:	6015      	str	r5, [r2, #0]
 80154ee:	060a      	lsls	r2, r1, #24
 80154f0:	d50b      	bpl.n	801550a <_printf_i+0x162>
 80154f2:	07ca      	lsls	r2, r1, #31
 80154f4:	bf44      	itt	mi
 80154f6:	f041 0120 	orrmi.w	r1, r1, #32
 80154fa:	6021      	strmi	r1, [r4, #0]
 80154fc:	b91b      	cbnz	r3, 8015506 <_printf_i+0x15e>
 80154fe:	6822      	ldr	r2, [r4, #0]
 8015500:	f022 0220 	bic.w	r2, r2, #32
 8015504:	6022      	str	r2, [r4, #0]
 8015506:	2210      	movs	r2, #16
 8015508:	e7b7      	b.n	801547a <_printf_i+0xd2>
 801550a:	064d      	lsls	r5, r1, #25
 801550c:	bf48      	it	mi
 801550e:	b29b      	uxthmi	r3, r3
 8015510:	e7ef      	b.n	80154f2 <_printf_i+0x14a>
 8015512:	4665      	mov	r5, ip
 8015514:	fbb3 f1f2 	udiv	r1, r3, r2
 8015518:	fb02 3311 	mls	r3, r2, r1, r3
 801551c:	5cc3      	ldrb	r3, [r0, r3]
 801551e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8015522:	460b      	mov	r3, r1
 8015524:	2900      	cmp	r1, #0
 8015526:	d1f5      	bne.n	8015514 <_printf_i+0x16c>
 8015528:	e7b9      	b.n	801549e <_printf_i+0xf6>
 801552a:	6813      	ldr	r3, [r2, #0]
 801552c:	6825      	ldr	r5, [r4, #0]
 801552e:	6961      	ldr	r1, [r4, #20]
 8015530:	1d18      	adds	r0, r3, #4
 8015532:	6010      	str	r0, [r2, #0]
 8015534:	0628      	lsls	r0, r5, #24
 8015536:	681b      	ldr	r3, [r3, #0]
 8015538:	d501      	bpl.n	801553e <_printf_i+0x196>
 801553a:	6019      	str	r1, [r3, #0]
 801553c:	e002      	b.n	8015544 <_printf_i+0x19c>
 801553e:	066a      	lsls	r2, r5, #25
 8015540:	d5fb      	bpl.n	801553a <_printf_i+0x192>
 8015542:	8019      	strh	r1, [r3, #0]
 8015544:	2300      	movs	r3, #0
 8015546:	6123      	str	r3, [r4, #16]
 8015548:	4665      	mov	r5, ip
 801554a:	e7b9      	b.n	80154c0 <_printf_i+0x118>
 801554c:	6813      	ldr	r3, [r2, #0]
 801554e:	1d19      	adds	r1, r3, #4
 8015550:	6011      	str	r1, [r2, #0]
 8015552:	681d      	ldr	r5, [r3, #0]
 8015554:	6862      	ldr	r2, [r4, #4]
 8015556:	2100      	movs	r1, #0
 8015558:	4628      	mov	r0, r5
 801555a:	f7f2 fd79 	bl	8008050 <memchr>
 801555e:	b108      	cbz	r0, 8015564 <_printf_i+0x1bc>
 8015560:	1b40      	subs	r0, r0, r5
 8015562:	6060      	str	r0, [r4, #4]
 8015564:	6863      	ldr	r3, [r4, #4]
 8015566:	6123      	str	r3, [r4, #16]
 8015568:	2300      	movs	r3, #0
 801556a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801556e:	e7a7      	b.n	80154c0 <_printf_i+0x118>
 8015570:	6923      	ldr	r3, [r4, #16]
 8015572:	462a      	mov	r2, r5
 8015574:	4639      	mov	r1, r7
 8015576:	4630      	mov	r0, r6
 8015578:	47c0      	blx	r8
 801557a:	3001      	adds	r0, #1
 801557c:	d0aa      	beq.n	80154d4 <_printf_i+0x12c>
 801557e:	6823      	ldr	r3, [r4, #0]
 8015580:	079b      	lsls	r3, r3, #30
 8015582:	d413      	bmi.n	80155ac <_printf_i+0x204>
 8015584:	68e0      	ldr	r0, [r4, #12]
 8015586:	9b03      	ldr	r3, [sp, #12]
 8015588:	4298      	cmp	r0, r3
 801558a:	bfb8      	it	lt
 801558c:	4618      	movlt	r0, r3
 801558e:	e7a3      	b.n	80154d8 <_printf_i+0x130>
 8015590:	2301      	movs	r3, #1
 8015592:	464a      	mov	r2, r9
 8015594:	4639      	mov	r1, r7
 8015596:	4630      	mov	r0, r6
 8015598:	47c0      	blx	r8
 801559a:	3001      	adds	r0, #1
 801559c:	d09a      	beq.n	80154d4 <_printf_i+0x12c>
 801559e:	3501      	adds	r5, #1
 80155a0:	68e3      	ldr	r3, [r4, #12]
 80155a2:	9a03      	ldr	r2, [sp, #12]
 80155a4:	1a9b      	subs	r3, r3, r2
 80155a6:	42ab      	cmp	r3, r5
 80155a8:	dcf2      	bgt.n	8015590 <_printf_i+0x1e8>
 80155aa:	e7eb      	b.n	8015584 <_printf_i+0x1dc>
 80155ac:	2500      	movs	r5, #0
 80155ae:	f104 0919 	add.w	r9, r4, #25
 80155b2:	e7f5      	b.n	80155a0 <_printf_i+0x1f8>
 80155b4:	2b00      	cmp	r3, #0
 80155b6:	d1ac      	bne.n	8015512 <_printf_i+0x16a>
 80155b8:	7803      	ldrb	r3, [r0, #0]
 80155ba:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80155be:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80155c2:	e76c      	b.n	801549e <_printf_i+0xf6>
 80155c4:	0801a064 	.word	0x0801a064
 80155c8:	0801a075 	.word	0x0801a075

080155cc <_scanf_float>:
 80155cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80155d0:	469a      	mov	sl, r3
 80155d2:	688b      	ldr	r3, [r1, #8]
 80155d4:	4616      	mov	r6, r2
 80155d6:	1e5a      	subs	r2, r3, #1
 80155d8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80155dc:	b087      	sub	sp, #28
 80155de:	bf83      	ittte	hi
 80155e0:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80155e4:	189b      	addhi	r3, r3, r2
 80155e6:	9301      	strhi	r3, [sp, #4]
 80155e8:	2300      	movls	r3, #0
 80155ea:	bf86      	itte	hi
 80155ec:	f240 135d 	movwhi	r3, #349	; 0x15d
 80155f0:	608b      	strhi	r3, [r1, #8]
 80155f2:	9301      	strls	r3, [sp, #4]
 80155f4:	680b      	ldr	r3, [r1, #0]
 80155f6:	4688      	mov	r8, r1
 80155f8:	f04f 0b00 	mov.w	fp, #0
 80155fc:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8015600:	f848 3b1c 	str.w	r3, [r8], #28
 8015604:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8015608:	4607      	mov	r7, r0
 801560a:	460c      	mov	r4, r1
 801560c:	4645      	mov	r5, r8
 801560e:	465a      	mov	r2, fp
 8015610:	46d9      	mov	r9, fp
 8015612:	f8cd b008 	str.w	fp, [sp, #8]
 8015616:	68a1      	ldr	r1, [r4, #8]
 8015618:	b181      	cbz	r1, 801563c <_scanf_float+0x70>
 801561a:	6833      	ldr	r3, [r6, #0]
 801561c:	781b      	ldrb	r3, [r3, #0]
 801561e:	2b49      	cmp	r3, #73	; 0x49
 8015620:	d071      	beq.n	8015706 <_scanf_float+0x13a>
 8015622:	d84d      	bhi.n	80156c0 <_scanf_float+0xf4>
 8015624:	2b39      	cmp	r3, #57	; 0x39
 8015626:	d840      	bhi.n	80156aa <_scanf_float+0xde>
 8015628:	2b31      	cmp	r3, #49	; 0x31
 801562a:	f080 8088 	bcs.w	801573e <_scanf_float+0x172>
 801562e:	2b2d      	cmp	r3, #45	; 0x2d
 8015630:	f000 8090 	beq.w	8015754 <_scanf_float+0x188>
 8015634:	d815      	bhi.n	8015662 <_scanf_float+0x96>
 8015636:	2b2b      	cmp	r3, #43	; 0x2b
 8015638:	f000 808c 	beq.w	8015754 <_scanf_float+0x188>
 801563c:	f1b9 0f00 	cmp.w	r9, #0
 8015640:	d003      	beq.n	801564a <_scanf_float+0x7e>
 8015642:	6823      	ldr	r3, [r4, #0]
 8015644:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015648:	6023      	str	r3, [r4, #0]
 801564a:	3a01      	subs	r2, #1
 801564c:	2a01      	cmp	r2, #1
 801564e:	f200 80ea 	bhi.w	8015826 <_scanf_float+0x25a>
 8015652:	4545      	cmp	r5, r8
 8015654:	f200 80dc 	bhi.w	8015810 <_scanf_float+0x244>
 8015658:	2601      	movs	r6, #1
 801565a:	4630      	mov	r0, r6
 801565c:	b007      	add	sp, #28
 801565e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015662:	2b2e      	cmp	r3, #46	; 0x2e
 8015664:	f000 809f 	beq.w	80157a6 <_scanf_float+0x1da>
 8015668:	2b30      	cmp	r3, #48	; 0x30
 801566a:	d1e7      	bne.n	801563c <_scanf_float+0x70>
 801566c:	6820      	ldr	r0, [r4, #0]
 801566e:	f410 7f80 	tst.w	r0, #256	; 0x100
 8015672:	d064      	beq.n	801573e <_scanf_float+0x172>
 8015674:	9b01      	ldr	r3, [sp, #4]
 8015676:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 801567a:	6020      	str	r0, [r4, #0]
 801567c:	f109 0901 	add.w	r9, r9, #1
 8015680:	b11b      	cbz	r3, 801568a <_scanf_float+0xbe>
 8015682:	3b01      	subs	r3, #1
 8015684:	3101      	adds	r1, #1
 8015686:	9301      	str	r3, [sp, #4]
 8015688:	60a1      	str	r1, [r4, #8]
 801568a:	68a3      	ldr	r3, [r4, #8]
 801568c:	3b01      	subs	r3, #1
 801568e:	60a3      	str	r3, [r4, #8]
 8015690:	6923      	ldr	r3, [r4, #16]
 8015692:	3301      	adds	r3, #1
 8015694:	6123      	str	r3, [r4, #16]
 8015696:	6873      	ldr	r3, [r6, #4]
 8015698:	3b01      	subs	r3, #1
 801569a:	2b00      	cmp	r3, #0
 801569c:	6073      	str	r3, [r6, #4]
 801569e:	f340 80ac 	ble.w	80157fa <_scanf_float+0x22e>
 80156a2:	6833      	ldr	r3, [r6, #0]
 80156a4:	3301      	adds	r3, #1
 80156a6:	6033      	str	r3, [r6, #0]
 80156a8:	e7b5      	b.n	8015616 <_scanf_float+0x4a>
 80156aa:	2b45      	cmp	r3, #69	; 0x45
 80156ac:	f000 8085 	beq.w	80157ba <_scanf_float+0x1ee>
 80156b0:	2b46      	cmp	r3, #70	; 0x46
 80156b2:	d06a      	beq.n	801578a <_scanf_float+0x1be>
 80156b4:	2b41      	cmp	r3, #65	; 0x41
 80156b6:	d1c1      	bne.n	801563c <_scanf_float+0x70>
 80156b8:	2a01      	cmp	r2, #1
 80156ba:	d1bf      	bne.n	801563c <_scanf_float+0x70>
 80156bc:	2202      	movs	r2, #2
 80156be:	e046      	b.n	801574e <_scanf_float+0x182>
 80156c0:	2b65      	cmp	r3, #101	; 0x65
 80156c2:	d07a      	beq.n	80157ba <_scanf_float+0x1ee>
 80156c4:	d818      	bhi.n	80156f8 <_scanf_float+0x12c>
 80156c6:	2b54      	cmp	r3, #84	; 0x54
 80156c8:	d066      	beq.n	8015798 <_scanf_float+0x1cc>
 80156ca:	d811      	bhi.n	80156f0 <_scanf_float+0x124>
 80156cc:	2b4e      	cmp	r3, #78	; 0x4e
 80156ce:	d1b5      	bne.n	801563c <_scanf_float+0x70>
 80156d0:	2a00      	cmp	r2, #0
 80156d2:	d146      	bne.n	8015762 <_scanf_float+0x196>
 80156d4:	f1b9 0f00 	cmp.w	r9, #0
 80156d8:	d145      	bne.n	8015766 <_scanf_float+0x19a>
 80156da:	6821      	ldr	r1, [r4, #0]
 80156dc:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80156e0:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80156e4:	d13f      	bne.n	8015766 <_scanf_float+0x19a>
 80156e6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80156ea:	6021      	str	r1, [r4, #0]
 80156ec:	2201      	movs	r2, #1
 80156ee:	e02e      	b.n	801574e <_scanf_float+0x182>
 80156f0:	2b59      	cmp	r3, #89	; 0x59
 80156f2:	d01e      	beq.n	8015732 <_scanf_float+0x166>
 80156f4:	2b61      	cmp	r3, #97	; 0x61
 80156f6:	e7de      	b.n	80156b6 <_scanf_float+0xea>
 80156f8:	2b6e      	cmp	r3, #110	; 0x6e
 80156fa:	d0e9      	beq.n	80156d0 <_scanf_float+0x104>
 80156fc:	d815      	bhi.n	801572a <_scanf_float+0x15e>
 80156fe:	2b66      	cmp	r3, #102	; 0x66
 8015700:	d043      	beq.n	801578a <_scanf_float+0x1be>
 8015702:	2b69      	cmp	r3, #105	; 0x69
 8015704:	d19a      	bne.n	801563c <_scanf_float+0x70>
 8015706:	f1bb 0f00 	cmp.w	fp, #0
 801570a:	d138      	bne.n	801577e <_scanf_float+0x1b2>
 801570c:	f1b9 0f00 	cmp.w	r9, #0
 8015710:	d197      	bne.n	8015642 <_scanf_float+0x76>
 8015712:	6821      	ldr	r1, [r4, #0]
 8015714:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8015718:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 801571c:	d195      	bne.n	801564a <_scanf_float+0x7e>
 801571e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8015722:	6021      	str	r1, [r4, #0]
 8015724:	f04f 0b01 	mov.w	fp, #1
 8015728:	e011      	b.n	801574e <_scanf_float+0x182>
 801572a:	2b74      	cmp	r3, #116	; 0x74
 801572c:	d034      	beq.n	8015798 <_scanf_float+0x1cc>
 801572e:	2b79      	cmp	r3, #121	; 0x79
 8015730:	d184      	bne.n	801563c <_scanf_float+0x70>
 8015732:	f1bb 0f07 	cmp.w	fp, #7
 8015736:	d181      	bne.n	801563c <_scanf_float+0x70>
 8015738:	f04f 0b08 	mov.w	fp, #8
 801573c:	e007      	b.n	801574e <_scanf_float+0x182>
 801573e:	eb12 0f0b 	cmn.w	r2, fp
 8015742:	f47f af7b 	bne.w	801563c <_scanf_float+0x70>
 8015746:	6821      	ldr	r1, [r4, #0]
 8015748:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 801574c:	6021      	str	r1, [r4, #0]
 801574e:	702b      	strb	r3, [r5, #0]
 8015750:	3501      	adds	r5, #1
 8015752:	e79a      	b.n	801568a <_scanf_float+0xbe>
 8015754:	6821      	ldr	r1, [r4, #0]
 8015756:	0608      	lsls	r0, r1, #24
 8015758:	f57f af70 	bpl.w	801563c <_scanf_float+0x70>
 801575c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8015760:	e7f4      	b.n	801574c <_scanf_float+0x180>
 8015762:	2a02      	cmp	r2, #2
 8015764:	d047      	beq.n	80157f6 <_scanf_float+0x22a>
 8015766:	f1bb 0f01 	cmp.w	fp, #1
 801576a:	d003      	beq.n	8015774 <_scanf_float+0x1a8>
 801576c:	f1bb 0f04 	cmp.w	fp, #4
 8015770:	f47f af64 	bne.w	801563c <_scanf_float+0x70>
 8015774:	f10b 0b01 	add.w	fp, fp, #1
 8015778:	fa5f fb8b 	uxtb.w	fp, fp
 801577c:	e7e7      	b.n	801574e <_scanf_float+0x182>
 801577e:	f1bb 0f03 	cmp.w	fp, #3
 8015782:	d0f7      	beq.n	8015774 <_scanf_float+0x1a8>
 8015784:	f1bb 0f05 	cmp.w	fp, #5
 8015788:	e7f2      	b.n	8015770 <_scanf_float+0x1a4>
 801578a:	f1bb 0f02 	cmp.w	fp, #2
 801578e:	f47f af55 	bne.w	801563c <_scanf_float+0x70>
 8015792:	f04f 0b03 	mov.w	fp, #3
 8015796:	e7da      	b.n	801574e <_scanf_float+0x182>
 8015798:	f1bb 0f06 	cmp.w	fp, #6
 801579c:	f47f af4e 	bne.w	801563c <_scanf_float+0x70>
 80157a0:	f04f 0b07 	mov.w	fp, #7
 80157a4:	e7d3      	b.n	801574e <_scanf_float+0x182>
 80157a6:	6821      	ldr	r1, [r4, #0]
 80157a8:	0588      	lsls	r0, r1, #22
 80157aa:	f57f af47 	bpl.w	801563c <_scanf_float+0x70>
 80157ae:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80157b2:	6021      	str	r1, [r4, #0]
 80157b4:	f8cd 9008 	str.w	r9, [sp, #8]
 80157b8:	e7c9      	b.n	801574e <_scanf_float+0x182>
 80157ba:	6821      	ldr	r1, [r4, #0]
 80157bc:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80157c0:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80157c4:	d006      	beq.n	80157d4 <_scanf_float+0x208>
 80157c6:	0548      	lsls	r0, r1, #21
 80157c8:	f57f af38 	bpl.w	801563c <_scanf_float+0x70>
 80157cc:	f1b9 0f00 	cmp.w	r9, #0
 80157d0:	f43f af3b 	beq.w	801564a <_scanf_float+0x7e>
 80157d4:	0588      	lsls	r0, r1, #22
 80157d6:	bf58      	it	pl
 80157d8:	9802      	ldrpl	r0, [sp, #8]
 80157da:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80157de:	bf58      	it	pl
 80157e0:	eba9 0000 	subpl.w	r0, r9, r0
 80157e4:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80157e8:	bf58      	it	pl
 80157ea:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80157ee:	6021      	str	r1, [r4, #0]
 80157f0:	f04f 0900 	mov.w	r9, #0
 80157f4:	e7ab      	b.n	801574e <_scanf_float+0x182>
 80157f6:	2203      	movs	r2, #3
 80157f8:	e7a9      	b.n	801574e <_scanf_float+0x182>
 80157fa:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80157fe:	9205      	str	r2, [sp, #20]
 8015800:	4631      	mov	r1, r6
 8015802:	4638      	mov	r0, r7
 8015804:	4798      	blx	r3
 8015806:	9a05      	ldr	r2, [sp, #20]
 8015808:	2800      	cmp	r0, #0
 801580a:	f43f af04 	beq.w	8015616 <_scanf_float+0x4a>
 801580e:	e715      	b.n	801563c <_scanf_float+0x70>
 8015810:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015814:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015818:	4632      	mov	r2, r6
 801581a:	4638      	mov	r0, r7
 801581c:	4798      	blx	r3
 801581e:	6923      	ldr	r3, [r4, #16]
 8015820:	3b01      	subs	r3, #1
 8015822:	6123      	str	r3, [r4, #16]
 8015824:	e715      	b.n	8015652 <_scanf_float+0x86>
 8015826:	f10b 33ff 	add.w	r3, fp, #4294967295
 801582a:	2b06      	cmp	r3, #6
 801582c:	d80a      	bhi.n	8015844 <_scanf_float+0x278>
 801582e:	f1bb 0f02 	cmp.w	fp, #2
 8015832:	d968      	bls.n	8015906 <_scanf_float+0x33a>
 8015834:	f1ab 0b03 	sub.w	fp, fp, #3
 8015838:	fa5f fb8b 	uxtb.w	fp, fp
 801583c:	eba5 0b0b 	sub.w	fp, r5, fp
 8015840:	455d      	cmp	r5, fp
 8015842:	d14b      	bne.n	80158dc <_scanf_float+0x310>
 8015844:	6823      	ldr	r3, [r4, #0]
 8015846:	05da      	lsls	r2, r3, #23
 8015848:	d51f      	bpl.n	801588a <_scanf_float+0x2be>
 801584a:	055b      	lsls	r3, r3, #21
 801584c:	d468      	bmi.n	8015920 <_scanf_float+0x354>
 801584e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015852:	6923      	ldr	r3, [r4, #16]
 8015854:	2965      	cmp	r1, #101	; 0x65
 8015856:	f103 33ff 	add.w	r3, r3, #4294967295
 801585a:	f105 3bff 	add.w	fp, r5, #4294967295
 801585e:	6123      	str	r3, [r4, #16]
 8015860:	d00d      	beq.n	801587e <_scanf_float+0x2b2>
 8015862:	2945      	cmp	r1, #69	; 0x45
 8015864:	d00b      	beq.n	801587e <_scanf_float+0x2b2>
 8015866:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801586a:	4632      	mov	r2, r6
 801586c:	4638      	mov	r0, r7
 801586e:	4798      	blx	r3
 8015870:	6923      	ldr	r3, [r4, #16]
 8015872:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8015876:	3b01      	subs	r3, #1
 8015878:	f1a5 0b02 	sub.w	fp, r5, #2
 801587c:	6123      	str	r3, [r4, #16]
 801587e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015882:	4632      	mov	r2, r6
 8015884:	4638      	mov	r0, r7
 8015886:	4798      	blx	r3
 8015888:	465d      	mov	r5, fp
 801588a:	6826      	ldr	r6, [r4, #0]
 801588c:	f016 0610 	ands.w	r6, r6, #16
 8015890:	d17a      	bne.n	8015988 <_scanf_float+0x3bc>
 8015892:	702e      	strb	r6, [r5, #0]
 8015894:	6823      	ldr	r3, [r4, #0]
 8015896:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801589a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801589e:	d142      	bne.n	8015926 <_scanf_float+0x35a>
 80158a0:	9b02      	ldr	r3, [sp, #8]
 80158a2:	eba9 0303 	sub.w	r3, r9, r3
 80158a6:	425a      	negs	r2, r3
 80158a8:	2b00      	cmp	r3, #0
 80158aa:	d149      	bne.n	8015940 <_scanf_float+0x374>
 80158ac:	2200      	movs	r2, #0
 80158ae:	4641      	mov	r1, r8
 80158b0:	4638      	mov	r0, r7
 80158b2:	f000 ffed 	bl	8016890 <_strtod_r>
 80158b6:	6825      	ldr	r5, [r4, #0]
 80158b8:	f8da 3000 	ldr.w	r3, [sl]
 80158bc:	f015 0f02 	tst.w	r5, #2
 80158c0:	f103 0204 	add.w	r2, r3, #4
 80158c4:	ec59 8b10 	vmov	r8, r9, d0
 80158c8:	f8ca 2000 	str.w	r2, [sl]
 80158cc:	d043      	beq.n	8015956 <_scanf_float+0x38a>
 80158ce:	681b      	ldr	r3, [r3, #0]
 80158d0:	e9c3 8900 	strd	r8, r9, [r3]
 80158d4:	68e3      	ldr	r3, [r4, #12]
 80158d6:	3301      	adds	r3, #1
 80158d8:	60e3      	str	r3, [r4, #12]
 80158da:	e6be      	b.n	801565a <_scanf_float+0x8e>
 80158dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80158e0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80158e4:	4632      	mov	r2, r6
 80158e6:	4638      	mov	r0, r7
 80158e8:	4798      	blx	r3
 80158ea:	6923      	ldr	r3, [r4, #16]
 80158ec:	3b01      	subs	r3, #1
 80158ee:	6123      	str	r3, [r4, #16]
 80158f0:	e7a6      	b.n	8015840 <_scanf_float+0x274>
 80158f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80158f6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80158fa:	4632      	mov	r2, r6
 80158fc:	4638      	mov	r0, r7
 80158fe:	4798      	blx	r3
 8015900:	6923      	ldr	r3, [r4, #16]
 8015902:	3b01      	subs	r3, #1
 8015904:	6123      	str	r3, [r4, #16]
 8015906:	4545      	cmp	r5, r8
 8015908:	d8f3      	bhi.n	80158f2 <_scanf_float+0x326>
 801590a:	e6a5      	b.n	8015658 <_scanf_float+0x8c>
 801590c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8015910:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8015914:	4632      	mov	r2, r6
 8015916:	4638      	mov	r0, r7
 8015918:	4798      	blx	r3
 801591a:	6923      	ldr	r3, [r4, #16]
 801591c:	3b01      	subs	r3, #1
 801591e:	6123      	str	r3, [r4, #16]
 8015920:	4545      	cmp	r5, r8
 8015922:	d8f3      	bhi.n	801590c <_scanf_float+0x340>
 8015924:	e698      	b.n	8015658 <_scanf_float+0x8c>
 8015926:	9b03      	ldr	r3, [sp, #12]
 8015928:	2b00      	cmp	r3, #0
 801592a:	d0bf      	beq.n	80158ac <_scanf_float+0x2e0>
 801592c:	9904      	ldr	r1, [sp, #16]
 801592e:	230a      	movs	r3, #10
 8015930:	4632      	mov	r2, r6
 8015932:	3101      	adds	r1, #1
 8015934:	4638      	mov	r0, r7
 8015936:	f001 f837 	bl	80169a8 <_strtol_r>
 801593a:	9b03      	ldr	r3, [sp, #12]
 801593c:	9d04      	ldr	r5, [sp, #16]
 801593e:	1ac2      	subs	r2, r0, r3
 8015940:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8015944:	429d      	cmp	r5, r3
 8015946:	bf28      	it	cs
 8015948:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 801594c:	490f      	ldr	r1, [pc, #60]	; (801598c <_scanf_float+0x3c0>)
 801594e:	4628      	mov	r0, r5
 8015950:	f000 f96e 	bl	8015c30 <siprintf>
 8015954:	e7aa      	b.n	80158ac <_scanf_float+0x2e0>
 8015956:	f015 0504 	ands.w	r5, r5, #4
 801595a:	d1b8      	bne.n	80158ce <_scanf_float+0x302>
 801595c:	681f      	ldr	r7, [r3, #0]
 801595e:	ee10 2a10 	vmov	r2, s0
 8015962:	464b      	mov	r3, r9
 8015964:	ee10 0a10 	vmov	r0, s0
 8015968:	4649      	mov	r1, r9
 801596a:	f7f3 f817 	bl	800899c <__aeabi_dcmpun>
 801596e:	b128      	cbz	r0, 801597c <_scanf_float+0x3b0>
 8015970:	4628      	mov	r0, r5
 8015972:	f000 f957 	bl	8015c24 <nanf>
 8015976:	ed87 0a00 	vstr	s0, [r7]
 801597a:	e7ab      	b.n	80158d4 <_scanf_float+0x308>
 801597c:	4640      	mov	r0, r8
 801597e:	4649      	mov	r1, r9
 8015980:	f7f3 f86a 	bl	8008a58 <__aeabi_d2f>
 8015984:	6038      	str	r0, [r7, #0]
 8015986:	e7a5      	b.n	80158d4 <_scanf_float+0x308>
 8015988:	2600      	movs	r6, #0
 801598a:	e666      	b.n	801565a <_scanf_float+0x8e>
 801598c:	0801a086 	.word	0x0801a086

08015990 <iprintf>:
 8015990:	b40f      	push	{r0, r1, r2, r3}
 8015992:	4b0a      	ldr	r3, [pc, #40]	; (80159bc <iprintf+0x2c>)
 8015994:	b513      	push	{r0, r1, r4, lr}
 8015996:	681c      	ldr	r4, [r3, #0]
 8015998:	b124      	cbz	r4, 80159a4 <iprintf+0x14>
 801599a:	69a3      	ldr	r3, [r4, #24]
 801599c:	b913      	cbnz	r3, 80159a4 <iprintf+0x14>
 801599e:	4620      	mov	r0, r4
 80159a0:	f002 f81c 	bl	80179dc <__sinit>
 80159a4:	ab05      	add	r3, sp, #20
 80159a6:	9a04      	ldr	r2, [sp, #16]
 80159a8:	68a1      	ldr	r1, [r4, #8]
 80159aa:	9301      	str	r3, [sp, #4]
 80159ac:	4620      	mov	r0, r4
 80159ae:	f003 fab3 	bl	8018f18 <_vfiprintf_r>
 80159b2:	b002      	add	sp, #8
 80159b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80159b8:	b004      	add	sp, #16
 80159ba:	4770      	bx	lr
 80159bc:	20000028 	.word	0x20000028

080159c0 <_puts_r>:
 80159c0:	b570      	push	{r4, r5, r6, lr}
 80159c2:	460e      	mov	r6, r1
 80159c4:	4605      	mov	r5, r0
 80159c6:	b118      	cbz	r0, 80159d0 <_puts_r+0x10>
 80159c8:	6983      	ldr	r3, [r0, #24]
 80159ca:	b90b      	cbnz	r3, 80159d0 <_puts_r+0x10>
 80159cc:	f002 f806 	bl	80179dc <__sinit>
 80159d0:	69ab      	ldr	r3, [r5, #24]
 80159d2:	68ac      	ldr	r4, [r5, #8]
 80159d4:	b913      	cbnz	r3, 80159dc <_puts_r+0x1c>
 80159d6:	4628      	mov	r0, r5
 80159d8:	f002 f800 	bl	80179dc <__sinit>
 80159dc:	4b23      	ldr	r3, [pc, #140]	; (8015a6c <_puts_r+0xac>)
 80159de:	429c      	cmp	r4, r3
 80159e0:	d117      	bne.n	8015a12 <_puts_r+0x52>
 80159e2:	686c      	ldr	r4, [r5, #4]
 80159e4:	89a3      	ldrh	r3, [r4, #12]
 80159e6:	071b      	lsls	r3, r3, #28
 80159e8:	d51d      	bpl.n	8015a26 <_puts_r+0x66>
 80159ea:	6923      	ldr	r3, [r4, #16]
 80159ec:	b1db      	cbz	r3, 8015a26 <_puts_r+0x66>
 80159ee:	3e01      	subs	r6, #1
 80159f0:	68a3      	ldr	r3, [r4, #8]
 80159f2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80159f6:	3b01      	subs	r3, #1
 80159f8:	60a3      	str	r3, [r4, #8]
 80159fa:	b9e9      	cbnz	r1, 8015a38 <_puts_r+0x78>
 80159fc:	2b00      	cmp	r3, #0
 80159fe:	da2e      	bge.n	8015a5e <_puts_r+0x9e>
 8015a00:	4622      	mov	r2, r4
 8015a02:	210a      	movs	r1, #10
 8015a04:	4628      	mov	r0, r5
 8015a06:	f000 ffe1 	bl	80169cc <__swbuf_r>
 8015a0a:	3001      	adds	r0, #1
 8015a0c:	d011      	beq.n	8015a32 <_puts_r+0x72>
 8015a0e:	200a      	movs	r0, #10
 8015a10:	e011      	b.n	8015a36 <_puts_r+0x76>
 8015a12:	4b17      	ldr	r3, [pc, #92]	; (8015a70 <_puts_r+0xb0>)
 8015a14:	429c      	cmp	r4, r3
 8015a16:	d101      	bne.n	8015a1c <_puts_r+0x5c>
 8015a18:	68ac      	ldr	r4, [r5, #8]
 8015a1a:	e7e3      	b.n	80159e4 <_puts_r+0x24>
 8015a1c:	4b15      	ldr	r3, [pc, #84]	; (8015a74 <_puts_r+0xb4>)
 8015a1e:	429c      	cmp	r4, r3
 8015a20:	bf08      	it	eq
 8015a22:	68ec      	ldreq	r4, [r5, #12]
 8015a24:	e7de      	b.n	80159e4 <_puts_r+0x24>
 8015a26:	4621      	mov	r1, r4
 8015a28:	4628      	mov	r0, r5
 8015a2a:	f001 f821 	bl	8016a70 <__swsetup_r>
 8015a2e:	2800      	cmp	r0, #0
 8015a30:	d0dd      	beq.n	80159ee <_puts_r+0x2e>
 8015a32:	f04f 30ff 	mov.w	r0, #4294967295
 8015a36:	bd70      	pop	{r4, r5, r6, pc}
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	da04      	bge.n	8015a46 <_puts_r+0x86>
 8015a3c:	69a2      	ldr	r2, [r4, #24]
 8015a3e:	429a      	cmp	r2, r3
 8015a40:	dc06      	bgt.n	8015a50 <_puts_r+0x90>
 8015a42:	290a      	cmp	r1, #10
 8015a44:	d004      	beq.n	8015a50 <_puts_r+0x90>
 8015a46:	6823      	ldr	r3, [r4, #0]
 8015a48:	1c5a      	adds	r2, r3, #1
 8015a4a:	6022      	str	r2, [r4, #0]
 8015a4c:	7019      	strb	r1, [r3, #0]
 8015a4e:	e7cf      	b.n	80159f0 <_puts_r+0x30>
 8015a50:	4622      	mov	r2, r4
 8015a52:	4628      	mov	r0, r5
 8015a54:	f000 ffba 	bl	80169cc <__swbuf_r>
 8015a58:	3001      	adds	r0, #1
 8015a5a:	d1c9      	bne.n	80159f0 <_puts_r+0x30>
 8015a5c:	e7e9      	b.n	8015a32 <_puts_r+0x72>
 8015a5e:	6823      	ldr	r3, [r4, #0]
 8015a60:	200a      	movs	r0, #10
 8015a62:	1c5a      	adds	r2, r3, #1
 8015a64:	6022      	str	r2, [r4, #0]
 8015a66:	7018      	strb	r0, [r3, #0]
 8015a68:	e7e5      	b.n	8015a36 <_puts_r+0x76>
 8015a6a:	bf00      	nop
 8015a6c:	0801a110 	.word	0x0801a110
 8015a70:	0801a130 	.word	0x0801a130
 8015a74:	0801a0f0 	.word	0x0801a0f0

08015a78 <puts>:
 8015a78:	4b02      	ldr	r3, [pc, #8]	; (8015a84 <puts+0xc>)
 8015a7a:	4601      	mov	r1, r0
 8015a7c:	6818      	ldr	r0, [r3, #0]
 8015a7e:	f7ff bf9f 	b.w	80159c0 <_puts_r>
 8015a82:	bf00      	nop
 8015a84:	20000028 	.word	0x20000028

08015a88 <iscanf>:
 8015a88:	b40f      	push	{r0, r1, r2, r3}
 8015a8a:	4b0a      	ldr	r3, [pc, #40]	; (8015ab4 <iscanf+0x2c>)
 8015a8c:	b513      	push	{r0, r1, r4, lr}
 8015a8e:	681c      	ldr	r4, [r3, #0]
 8015a90:	b124      	cbz	r4, 8015a9c <iscanf+0x14>
 8015a92:	69a3      	ldr	r3, [r4, #24]
 8015a94:	b913      	cbnz	r3, 8015a9c <iscanf+0x14>
 8015a96:	4620      	mov	r0, r4
 8015a98:	f001 ffa0 	bl	80179dc <__sinit>
 8015a9c:	ab05      	add	r3, sp, #20
 8015a9e:	9a04      	ldr	r2, [sp, #16]
 8015aa0:	6861      	ldr	r1, [r4, #4]
 8015aa2:	9301      	str	r3, [sp, #4]
 8015aa4:	4620      	mov	r0, r4
 8015aa6:	f003 fc9d 	bl	80193e4 <_vfiscanf_r>
 8015aaa:	b002      	add	sp, #8
 8015aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015ab0:	b004      	add	sp, #16
 8015ab2:	4770      	bx	lr
 8015ab4:	20000028 	.word	0x20000028

08015ab8 <setbuf>:
 8015ab8:	2900      	cmp	r1, #0
 8015aba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015abe:	bf0c      	ite	eq
 8015ac0:	2202      	moveq	r2, #2
 8015ac2:	2200      	movne	r2, #0
 8015ac4:	f000 b800 	b.w	8015ac8 <setvbuf>

08015ac8 <setvbuf>:
 8015ac8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015acc:	461d      	mov	r5, r3
 8015ace:	4b51      	ldr	r3, [pc, #324]	; (8015c14 <setvbuf+0x14c>)
 8015ad0:	681e      	ldr	r6, [r3, #0]
 8015ad2:	4604      	mov	r4, r0
 8015ad4:	460f      	mov	r7, r1
 8015ad6:	4690      	mov	r8, r2
 8015ad8:	b126      	cbz	r6, 8015ae4 <setvbuf+0x1c>
 8015ada:	69b3      	ldr	r3, [r6, #24]
 8015adc:	b913      	cbnz	r3, 8015ae4 <setvbuf+0x1c>
 8015ade:	4630      	mov	r0, r6
 8015ae0:	f001 ff7c 	bl	80179dc <__sinit>
 8015ae4:	4b4c      	ldr	r3, [pc, #304]	; (8015c18 <setvbuf+0x150>)
 8015ae6:	429c      	cmp	r4, r3
 8015ae8:	d152      	bne.n	8015b90 <setvbuf+0xc8>
 8015aea:	6874      	ldr	r4, [r6, #4]
 8015aec:	f1b8 0f02 	cmp.w	r8, #2
 8015af0:	d006      	beq.n	8015b00 <setvbuf+0x38>
 8015af2:	f1b8 0f01 	cmp.w	r8, #1
 8015af6:	f200 8089 	bhi.w	8015c0c <setvbuf+0x144>
 8015afa:	2d00      	cmp	r5, #0
 8015afc:	f2c0 8086 	blt.w	8015c0c <setvbuf+0x144>
 8015b00:	4621      	mov	r1, r4
 8015b02:	4630      	mov	r0, r6
 8015b04:	f001 feee 	bl	80178e4 <_fflush_r>
 8015b08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015b0a:	b141      	cbz	r1, 8015b1e <setvbuf+0x56>
 8015b0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015b10:	4299      	cmp	r1, r3
 8015b12:	d002      	beq.n	8015b1a <setvbuf+0x52>
 8015b14:	4630      	mov	r0, r6
 8015b16:	f002 ffdb 	bl	8018ad0 <_free_r>
 8015b1a:	2300      	movs	r3, #0
 8015b1c:	6363      	str	r3, [r4, #52]	; 0x34
 8015b1e:	2300      	movs	r3, #0
 8015b20:	61a3      	str	r3, [r4, #24]
 8015b22:	6063      	str	r3, [r4, #4]
 8015b24:	89a3      	ldrh	r3, [r4, #12]
 8015b26:	061b      	lsls	r3, r3, #24
 8015b28:	d503      	bpl.n	8015b32 <setvbuf+0x6a>
 8015b2a:	6921      	ldr	r1, [r4, #16]
 8015b2c:	4630      	mov	r0, r6
 8015b2e:	f002 ffcf 	bl	8018ad0 <_free_r>
 8015b32:	89a3      	ldrh	r3, [r4, #12]
 8015b34:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8015b38:	f023 0303 	bic.w	r3, r3, #3
 8015b3c:	f1b8 0f02 	cmp.w	r8, #2
 8015b40:	81a3      	strh	r3, [r4, #12]
 8015b42:	d05d      	beq.n	8015c00 <setvbuf+0x138>
 8015b44:	ab01      	add	r3, sp, #4
 8015b46:	466a      	mov	r2, sp
 8015b48:	4621      	mov	r1, r4
 8015b4a:	4630      	mov	r0, r6
 8015b4c:	f002 fb34 	bl	80181b8 <__swhatbuf_r>
 8015b50:	89a3      	ldrh	r3, [r4, #12]
 8015b52:	4318      	orrs	r0, r3
 8015b54:	81a0      	strh	r0, [r4, #12]
 8015b56:	bb2d      	cbnz	r5, 8015ba4 <setvbuf+0xdc>
 8015b58:	9d00      	ldr	r5, [sp, #0]
 8015b5a:	4628      	mov	r0, r5
 8015b5c:	f002 fb90 	bl	8018280 <malloc>
 8015b60:	4607      	mov	r7, r0
 8015b62:	2800      	cmp	r0, #0
 8015b64:	d14e      	bne.n	8015c04 <setvbuf+0x13c>
 8015b66:	f8dd 9000 	ldr.w	r9, [sp]
 8015b6a:	45a9      	cmp	r9, r5
 8015b6c:	d13c      	bne.n	8015be8 <setvbuf+0x120>
 8015b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8015b72:	89a3      	ldrh	r3, [r4, #12]
 8015b74:	f043 0302 	orr.w	r3, r3, #2
 8015b78:	81a3      	strh	r3, [r4, #12]
 8015b7a:	2300      	movs	r3, #0
 8015b7c:	60a3      	str	r3, [r4, #8]
 8015b7e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015b82:	6023      	str	r3, [r4, #0]
 8015b84:	6123      	str	r3, [r4, #16]
 8015b86:	2301      	movs	r3, #1
 8015b88:	6163      	str	r3, [r4, #20]
 8015b8a:	b003      	add	sp, #12
 8015b8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015b90:	4b22      	ldr	r3, [pc, #136]	; (8015c1c <setvbuf+0x154>)
 8015b92:	429c      	cmp	r4, r3
 8015b94:	d101      	bne.n	8015b9a <setvbuf+0xd2>
 8015b96:	68b4      	ldr	r4, [r6, #8]
 8015b98:	e7a8      	b.n	8015aec <setvbuf+0x24>
 8015b9a:	4b21      	ldr	r3, [pc, #132]	; (8015c20 <setvbuf+0x158>)
 8015b9c:	429c      	cmp	r4, r3
 8015b9e:	bf08      	it	eq
 8015ba0:	68f4      	ldreq	r4, [r6, #12]
 8015ba2:	e7a3      	b.n	8015aec <setvbuf+0x24>
 8015ba4:	2f00      	cmp	r7, #0
 8015ba6:	d0d8      	beq.n	8015b5a <setvbuf+0x92>
 8015ba8:	69b3      	ldr	r3, [r6, #24]
 8015baa:	b913      	cbnz	r3, 8015bb2 <setvbuf+0xea>
 8015bac:	4630      	mov	r0, r6
 8015bae:	f001 ff15 	bl	80179dc <__sinit>
 8015bb2:	f1b8 0f01 	cmp.w	r8, #1
 8015bb6:	bf08      	it	eq
 8015bb8:	89a3      	ldrheq	r3, [r4, #12]
 8015bba:	6027      	str	r7, [r4, #0]
 8015bbc:	bf04      	itt	eq
 8015bbe:	f043 0301 	orreq.w	r3, r3, #1
 8015bc2:	81a3      	strheq	r3, [r4, #12]
 8015bc4:	89a3      	ldrh	r3, [r4, #12]
 8015bc6:	f013 0008 	ands.w	r0, r3, #8
 8015bca:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8015bce:	d01b      	beq.n	8015c08 <setvbuf+0x140>
 8015bd0:	f013 0001 	ands.w	r0, r3, #1
 8015bd4:	bf18      	it	ne
 8015bd6:	426d      	negne	r5, r5
 8015bd8:	f04f 0300 	mov.w	r3, #0
 8015bdc:	bf1d      	ittte	ne
 8015bde:	60a3      	strne	r3, [r4, #8]
 8015be0:	61a5      	strne	r5, [r4, #24]
 8015be2:	4618      	movne	r0, r3
 8015be4:	60a5      	streq	r5, [r4, #8]
 8015be6:	e7d0      	b.n	8015b8a <setvbuf+0xc2>
 8015be8:	4648      	mov	r0, r9
 8015bea:	f002 fb49 	bl	8018280 <malloc>
 8015bee:	4607      	mov	r7, r0
 8015bf0:	2800      	cmp	r0, #0
 8015bf2:	d0bc      	beq.n	8015b6e <setvbuf+0xa6>
 8015bf4:	89a3      	ldrh	r3, [r4, #12]
 8015bf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015bfa:	81a3      	strh	r3, [r4, #12]
 8015bfc:	464d      	mov	r5, r9
 8015bfe:	e7d3      	b.n	8015ba8 <setvbuf+0xe0>
 8015c00:	2000      	movs	r0, #0
 8015c02:	e7b6      	b.n	8015b72 <setvbuf+0xaa>
 8015c04:	46a9      	mov	r9, r5
 8015c06:	e7f5      	b.n	8015bf4 <setvbuf+0x12c>
 8015c08:	60a0      	str	r0, [r4, #8]
 8015c0a:	e7be      	b.n	8015b8a <setvbuf+0xc2>
 8015c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8015c10:	e7bb      	b.n	8015b8a <setvbuf+0xc2>
 8015c12:	bf00      	nop
 8015c14:	20000028 	.word	0x20000028
 8015c18:	0801a110 	.word	0x0801a110
 8015c1c:	0801a130 	.word	0x0801a130
 8015c20:	0801a0f0 	.word	0x0801a0f0

08015c24 <nanf>:
 8015c24:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8015c2c <nanf+0x8>
 8015c28:	4770      	bx	lr
 8015c2a:	bf00      	nop
 8015c2c:	7fc00000 	.word	0x7fc00000

08015c30 <siprintf>:
 8015c30:	b40e      	push	{r1, r2, r3}
 8015c32:	b500      	push	{lr}
 8015c34:	b09c      	sub	sp, #112	; 0x70
 8015c36:	ab1d      	add	r3, sp, #116	; 0x74
 8015c38:	9002      	str	r0, [sp, #8]
 8015c3a:	9006      	str	r0, [sp, #24]
 8015c3c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015c40:	4809      	ldr	r0, [pc, #36]	; (8015c68 <siprintf+0x38>)
 8015c42:	9107      	str	r1, [sp, #28]
 8015c44:	9104      	str	r1, [sp, #16]
 8015c46:	4909      	ldr	r1, [pc, #36]	; (8015c6c <siprintf+0x3c>)
 8015c48:	f853 2b04 	ldr.w	r2, [r3], #4
 8015c4c:	9105      	str	r1, [sp, #20]
 8015c4e:	6800      	ldr	r0, [r0, #0]
 8015c50:	9301      	str	r3, [sp, #4]
 8015c52:	a902      	add	r1, sp, #8
 8015c54:	f003 f83e 	bl	8018cd4 <_svfiprintf_r>
 8015c58:	9b02      	ldr	r3, [sp, #8]
 8015c5a:	2200      	movs	r2, #0
 8015c5c:	701a      	strb	r2, [r3, #0]
 8015c5e:	b01c      	add	sp, #112	; 0x70
 8015c60:	f85d eb04 	ldr.w	lr, [sp], #4
 8015c64:	b003      	add	sp, #12
 8015c66:	4770      	bx	lr
 8015c68:	20000028 	.word	0x20000028
 8015c6c:	ffff0208 	.word	0xffff0208

08015c70 <sulp>:
 8015c70:	b570      	push	{r4, r5, r6, lr}
 8015c72:	4604      	mov	r4, r0
 8015c74:	460d      	mov	r5, r1
 8015c76:	ec45 4b10 	vmov	d0, r4, r5
 8015c7a:	4616      	mov	r6, r2
 8015c7c:	f002 fde6 	bl	801884c <__ulp>
 8015c80:	ec51 0b10 	vmov	r0, r1, d0
 8015c84:	b17e      	cbz	r6, 8015ca6 <sulp+0x36>
 8015c86:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8015c8a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	dd09      	ble.n	8015ca6 <sulp+0x36>
 8015c92:	051b      	lsls	r3, r3, #20
 8015c94:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8015c98:	2400      	movs	r4, #0
 8015c9a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8015c9e:	4622      	mov	r2, r4
 8015ca0:	462b      	mov	r3, r5
 8015ca2:	f7f2 fbe1 	bl	8008468 <__aeabi_dmul>
 8015ca6:	bd70      	pop	{r4, r5, r6, pc}

08015ca8 <_strtod_l>:
 8015ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015cac:	461f      	mov	r7, r3
 8015cae:	b0a1      	sub	sp, #132	; 0x84
 8015cb0:	2300      	movs	r3, #0
 8015cb2:	4681      	mov	r9, r0
 8015cb4:	4638      	mov	r0, r7
 8015cb6:	460e      	mov	r6, r1
 8015cb8:	9217      	str	r2, [sp, #92]	; 0x5c
 8015cba:	931c      	str	r3, [sp, #112]	; 0x70
 8015cbc:	f002 fa6c 	bl	8018198 <__localeconv_l>
 8015cc0:	4680      	mov	r8, r0
 8015cc2:	6800      	ldr	r0, [r0, #0]
 8015cc4:	f7f2 f9bc 	bl	8008040 <strlen>
 8015cc8:	f04f 0a00 	mov.w	sl, #0
 8015ccc:	4604      	mov	r4, r0
 8015cce:	f04f 0b00 	mov.w	fp, #0
 8015cd2:	961b      	str	r6, [sp, #108]	; 0x6c
 8015cd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015cd6:	781a      	ldrb	r2, [r3, #0]
 8015cd8:	2a0d      	cmp	r2, #13
 8015cda:	d832      	bhi.n	8015d42 <_strtod_l+0x9a>
 8015cdc:	2a09      	cmp	r2, #9
 8015cde:	d236      	bcs.n	8015d4e <_strtod_l+0xa6>
 8015ce0:	2a00      	cmp	r2, #0
 8015ce2:	d03e      	beq.n	8015d62 <_strtod_l+0xba>
 8015ce4:	2300      	movs	r3, #0
 8015ce6:	930d      	str	r3, [sp, #52]	; 0x34
 8015ce8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8015cea:	782b      	ldrb	r3, [r5, #0]
 8015cec:	2b30      	cmp	r3, #48	; 0x30
 8015cee:	f040 80ac 	bne.w	8015e4a <_strtod_l+0x1a2>
 8015cf2:	786b      	ldrb	r3, [r5, #1]
 8015cf4:	2b58      	cmp	r3, #88	; 0x58
 8015cf6:	d001      	beq.n	8015cfc <_strtod_l+0x54>
 8015cf8:	2b78      	cmp	r3, #120	; 0x78
 8015cfa:	d167      	bne.n	8015dcc <_strtod_l+0x124>
 8015cfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015cfe:	9301      	str	r3, [sp, #4]
 8015d00:	ab1c      	add	r3, sp, #112	; 0x70
 8015d02:	9300      	str	r3, [sp, #0]
 8015d04:	9702      	str	r7, [sp, #8]
 8015d06:	ab1d      	add	r3, sp, #116	; 0x74
 8015d08:	4a88      	ldr	r2, [pc, #544]	; (8015f2c <_strtod_l+0x284>)
 8015d0a:	a91b      	add	r1, sp, #108	; 0x6c
 8015d0c:	4648      	mov	r0, r9
 8015d0e:	f001 ff5a 	bl	8017bc6 <__gethex>
 8015d12:	f010 0407 	ands.w	r4, r0, #7
 8015d16:	4606      	mov	r6, r0
 8015d18:	d005      	beq.n	8015d26 <_strtod_l+0x7e>
 8015d1a:	2c06      	cmp	r4, #6
 8015d1c:	d12b      	bne.n	8015d76 <_strtod_l+0xce>
 8015d1e:	3501      	adds	r5, #1
 8015d20:	2300      	movs	r3, #0
 8015d22:	951b      	str	r5, [sp, #108]	; 0x6c
 8015d24:	930d      	str	r3, [sp, #52]	; 0x34
 8015d26:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015d28:	2b00      	cmp	r3, #0
 8015d2a:	f040 859a 	bne.w	8016862 <_strtod_l+0xbba>
 8015d2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015d30:	b1e3      	cbz	r3, 8015d6c <_strtod_l+0xc4>
 8015d32:	4652      	mov	r2, sl
 8015d34:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8015d38:	ec43 2b10 	vmov	d0, r2, r3
 8015d3c:	b021      	add	sp, #132	; 0x84
 8015d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d42:	2a2b      	cmp	r2, #43	; 0x2b
 8015d44:	d015      	beq.n	8015d72 <_strtod_l+0xca>
 8015d46:	2a2d      	cmp	r2, #45	; 0x2d
 8015d48:	d004      	beq.n	8015d54 <_strtod_l+0xac>
 8015d4a:	2a20      	cmp	r2, #32
 8015d4c:	d1ca      	bne.n	8015ce4 <_strtod_l+0x3c>
 8015d4e:	3301      	adds	r3, #1
 8015d50:	931b      	str	r3, [sp, #108]	; 0x6c
 8015d52:	e7bf      	b.n	8015cd4 <_strtod_l+0x2c>
 8015d54:	2201      	movs	r2, #1
 8015d56:	920d      	str	r2, [sp, #52]	; 0x34
 8015d58:	1c5a      	adds	r2, r3, #1
 8015d5a:	921b      	str	r2, [sp, #108]	; 0x6c
 8015d5c:	785b      	ldrb	r3, [r3, #1]
 8015d5e:	2b00      	cmp	r3, #0
 8015d60:	d1c2      	bne.n	8015ce8 <_strtod_l+0x40>
 8015d62:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8015d64:	961b      	str	r6, [sp, #108]	; 0x6c
 8015d66:	2b00      	cmp	r3, #0
 8015d68:	f040 8579 	bne.w	801685e <_strtod_l+0xbb6>
 8015d6c:	4652      	mov	r2, sl
 8015d6e:	465b      	mov	r3, fp
 8015d70:	e7e2      	b.n	8015d38 <_strtod_l+0x90>
 8015d72:	2200      	movs	r2, #0
 8015d74:	e7ef      	b.n	8015d56 <_strtod_l+0xae>
 8015d76:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8015d78:	b13a      	cbz	r2, 8015d8a <_strtod_l+0xe2>
 8015d7a:	2135      	movs	r1, #53	; 0x35
 8015d7c:	a81e      	add	r0, sp, #120	; 0x78
 8015d7e:	f002 fe5d 	bl	8018a3c <__copybits>
 8015d82:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015d84:	4648      	mov	r0, r9
 8015d86:	f002 fac9 	bl	801831c <_Bfree>
 8015d8a:	3c01      	subs	r4, #1
 8015d8c:	2c04      	cmp	r4, #4
 8015d8e:	d806      	bhi.n	8015d9e <_strtod_l+0xf6>
 8015d90:	e8df f004 	tbb	[pc, r4]
 8015d94:	1714030a 	.word	0x1714030a
 8015d98:	0a          	.byte	0x0a
 8015d99:	00          	.byte	0x00
 8015d9a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8015d9e:	0730      	lsls	r0, r6, #28
 8015da0:	d5c1      	bpl.n	8015d26 <_strtod_l+0x7e>
 8015da2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8015da6:	e7be      	b.n	8015d26 <_strtod_l+0x7e>
 8015da8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8015dac:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8015dae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8015db2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8015db6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8015dba:	e7f0      	b.n	8015d9e <_strtod_l+0xf6>
 8015dbc:	f8df b170 	ldr.w	fp, [pc, #368]	; 8015f30 <_strtod_l+0x288>
 8015dc0:	e7ed      	b.n	8015d9e <_strtod_l+0xf6>
 8015dc2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8015dc6:	f04f 3aff 	mov.w	sl, #4294967295
 8015dca:	e7e8      	b.n	8015d9e <_strtod_l+0xf6>
 8015dcc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015dce:	1c5a      	adds	r2, r3, #1
 8015dd0:	921b      	str	r2, [sp, #108]	; 0x6c
 8015dd2:	785b      	ldrb	r3, [r3, #1]
 8015dd4:	2b30      	cmp	r3, #48	; 0x30
 8015dd6:	d0f9      	beq.n	8015dcc <_strtod_l+0x124>
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	d0a4      	beq.n	8015d26 <_strtod_l+0x7e>
 8015ddc:	2301      	movs	r3, #1
 8015dde:	2500      	movs	r5, #0
 8015de0:	9306      	str	r3, [sp, #24]
 8015de2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015de4:	9308      	str	r3, [sp, #32]
 8015de6:	9507      	str	r5, [sp, #28]
 8015de8:	9505      	str	r5, [sp, #20]
 8015dea:	220a      	movs	r2, #10
 8015dec:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8015dee:	7807      	ldrb	r7, [r0, #0]
 8015df0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8015df4:	b2d9      	uxtb	r1, r3
 8015df6:	2909      	cmp	r1, #9
 8015df8:	d929      	bls.n	8015e4e <_strtod_l+0x1a6>
 8015dfa:	4622      	mov	r2, r4
 8015dfc:	f8d8 1000 	ldr.w	r1, [r8]
 8015e00:	f003 fd8b 	bl	801991a <strncmp>
 8015e04:	2800      	cmp	r0, #0
 8015e06:	d031      	beq.n	8015e6c <_strtod_l+0x1c4>
 8015e08:	2000      	movs	r0, #0
 8015e0a:	9c05      	ldr	r4, [sp, #20]
 8015e0c:	9004      	str	r0, [sp, #16]
 8015e0e:	463b      	mov	r3, r7
 8015e10:	4602      	mov	r2, r0
 8015e12:	2b65      	cmp	r3, #101	; 0x65
 8015e14:	d001      	beq.n	8015e1a <_strtod_l+0x172>
 8015e16:	2b45      	cmp	r3, #69	; 0x45
 8015e18:	d114      	bne.n	8015e44 <_strtod_l+0x19c>
 8015e1a:	b924      	cbnz	r4, 8015e26 <_strtod_l+0x17e>
 8015e1c:	b910      	cbnz	r0, 8015e24 <_strtod_l+0x17c>
 8015e1e:	9b06      	ldr	r3, [sp, #24]
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	d09e      	beq.n	8015d62 <_strtod_l+0xba>
 8015e24:	2400      	movs	r4, #0
 8015e26:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8015e28:	1c73      	adds	r3, r6, #1
 8015e2a:	931b      	str	r3, [sp, #108]	; 0x6c
 8015e2c:	7873      	ldrb	r3, [r6, #1]
 8015e2e:	2b2b      	cmp	r3, #43	; 0x2b
 8015e30:	d078      	beq.n	8015f24 <_strtod_l+0x27c>
 8015e32:	2b2d      	cmp	r3, #45	; 0x2d
 8015e34:	d070      	beq.n	8015f18 <_strtod_l+0x270>
 8015e36:	f04f 0c00 	mov.w	ip, #0
 8015e3a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8015e3e:	2f09      	cmp	r7, #9
 8015e40:	d97c      	bls.n	8015f3c <_strtod_l+0x294>
 8015e42:	961b      	str	r6, [sp, #108]	; 0x6c
 8015e44:	f04f 0e00 	mov.w	lr, #0
 8015e48:	e09a      	b.n	8015f80 <_strtod_l+0x2d8>
 8015e4a:	2300      	movs	r3, #0
 8015e4c:	e7c7      	b.n	8015dde <_strtod_l+0x136>
 8015e4e:	9905      	ldr	r1, [sp, #20]
 8015e50:	2908      	cmp	r1, #8
 8015e52:	bfdd      	ittte	le
 8015e54:	9907      	ldrle	r1, [sp, #28]
 8015e56:	fb02 3301 	mlale	r3, r2, r1, r3
 8015e5a:	9307      	strle	r3, [sp, #28]
 8015e5c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8015e60:	9b05      	ldr	r3, [sp, #20]
 8015e62:	3001      	adds	r0, #1
 8015e64:	3301      	adds	r3, #1
 8015e66:	9305      	str	r3, [sp, #20]
 8015e68:	901b      	str	r0, [sp, #108]	; 0x6c
 8015e6a:	e7bf      	b.n	8015dec <_strtod_l+0x144>
 8015e6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015e6e:	191a      	adds	r2, r3, r4
 8015e70:	921b      	str	r2, [sp, #108]	; 0x6c
 8015e72:	9a05      	ldr	r2, [sp, #20]
 8015e74:	5d1b      	ldrb	r3, [r3, r4]
 8015e76:	2a00      	cmp	r2, #0
 8015e78:	d037      	beq.n	8015eea <_strtod_l+0x242>
 8015e7a:	9c05      	ldr	r4, [sp, #20]
 8015e7c:	4602      	mov	r2, r0
 8015e7e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8015e82:	2909      	cmp	r1, #9
 8015e84:	d913      	bls.n	8015eae <_strtod_l+0x206>
 8015e86:	2101      	movs	r1, #1
 8015e88:	9104      	str	r1, [sp, #16]
 8015e8a:	e7c2      	b.n	8015e12 <_strtod_l+0x16a>
 8015e8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015e8e:	1c5a      	adds	r2, r3, #1
 8015e90:	921b      	str	r2, [sp, #108]	; 0x6c
 8015e92:	785b      	ldrb	r3, [r3, #1]
 8015e94:	3001      	adds	r0, #1
 8015e96:	2b30      	cmp	r3, #48	; 0x30
 8015e98:	d0f8      	beq.n	8015e8c <_strtod_l+0x1e4>
 8015e9a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8015e9e:	2a08      	cmp	r2, #8
 8015ea0:	f200 84e4 	bhi.w	801686c <_strtod_l+0xbc4>
 8015ea4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8015ea6:	9208      	str	r2, [sp, #32]
 8015ea8:	4602      	mov	r2, r0
 8015eaa:	2000      	movs	r0, #0
 8015eac:	4604      	mov	r4, r0
 8015eae:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8015eb2:	f100 0101 	add.w	r1, r0, #1
 8015eb6:	d012      	beq.n	8015ede <_strtod_l+0x236>
 8015eb8:	440a      	add	r2, r1
 8015eba:	eb00 0c04 	add.w	ip, r0, r4
 8015ebe:	4621      	mov	r1, r4
 8015ec0:	270a      	movs	r7, #10
 8015ec2:	458c      	cmp	ip, r1
 8015ec4:	d113      	bne.n	8015eee <_strtod_l+0x246>
 8015ec6:	1821      	adds	r1, r4, r0
 8015ec8:	2908      	cmp	r1, #8
 8015eca:	f104 0401 	add.w	r4, r4, #1
 8015ece:	4404      	add	r4, r0
 8015ed0:	dc19      	bgt.n	8015f06 <_strtod_l+0x25e>
 8015ed2:	9b07      	ldr	r3, [sp, #28]
 8015ed4:	210a      	movs	r1, #10
 8015ed6:	fb01 e303 	mla	r3, r1, r3, lr
 8015eda:	9307      	str	r3, [sp, #28]
 8015edc:	2100      	movs	r1, #0
 8015ede:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015ee0:	1c58      	adds	r0, r3, #1
 8015ee2:	901b      	str	r0, [sp, #108]	; 0x6c
 8015ee4:	785b      	ldrb	r3, [r3, #1]
 8015ee6:	4608      	mov	r0, r1
 8015ee8:	e7c9      	b.n	8015e7e <_strtod_l+0x1d6>
 8015eea:	9805      	ldr	r0, [sp, #20]
 8015eec:	e7d3      	b.n	8015e96 <_strtod_l+0x1ee>
 8015eee:	2908      	cmp	r1, #8
 8015ef0:	f101 0101 	add.w	r1, r1, #1
 8015ef4:	dc03      	bgt.n	8015efe <_strtod_l+0x256>
 8015ef6:	9b07      	ldr	r3, [sp, #28]
 8015ef8:	437b      	muls	r3, r7
 8015efa:	9307      	str	r3, [sp, #28]
 8015efc:	e7e1      	b.n	8015ec2 <_strtod_l+0x21a>
 8015efe:	2910      	cmp	r1, #16
 8015f00:	bfd8      	it	le
 8015f02:	437d      	mulle	r5, r7
 8015f04:	e7dd      	b.n	8015ec2 <_strtod_l+0x21a>
 8015f06:	2c10      	cmp	r4, #16
 8015f08:	bfdc      	itt	le
 8015f0a:	210a      	movle	r1, #10
 8015f0c:	fb01 e505 	mlale	r5, r1, r5, lr
 8015f10:	e7e4      	b.n	8015edc <_strtod_l+0x234>
 8015f12:	2301      	movs	r3, #1
 8015f14:	9304      	str	r3, [sp, #16]
 8015f16:	e781      	b.n	8015e1c <_strtod_l+0x174>
 8015f18:	f04f 0c01 	mov.w	ip, #1
 8015f1c:	1cb3      	adds	r3, r6, #2
 8015f1e:	931b      	str	r3, [sp, #108]	; 0x6c
 8015f20:	78b3      	ldrb	r3, [r6, #2]
 8015f22:	e78a      	b.n	8015e3a <_strtod_l+0x192>
 8015f24:	f04f 0c00 	mov.w	ip, #0
 8015f28:	e7f8      	b.n	8015f1c <_strtod_l+0x274>
 8015f2a:	bf00      	nop
 8015f2c:	0801a08c 	.word	0x0801a08c
 8015f30:	7ff00000 	.word	0x7ff00000
 8015f34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015f36:	1c5f      	adds	r7, r3, #1
 8015f38:	971b      	str	r7, [sp, #108]	; 0x6c
 8015f3a:	785b      	ldrb	r3, [r3, #1]
 8015f3c:	2b30      	cmp	r3, #48	; 0x30
 8015f3e:	d0f9      	beq.n	8015f34 <_strtod_l+0x28c>
 8015f40:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8015f44:	2f08      	cmp	r7, #8
 8015f46:	f63f af7d 	bhi.w	8015e44 <_strtod_l+0x19c>
 8015f4a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8015f4e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015f50:	930a      	str	r3, [sp, #40]	; 0x28
 8015f52:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015f54:	1c5f      	adds	r7, r3, #1
 8015f56:	971b      	str	r7, [sp, #108]	; 0x6c
 8015f58:	785b      	ldrb	r3, [r3, #1]
 8015f5a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8015f5e:	f1b8 0f09 	cmp.w	r8, #9
 8015f62:	d937      	bls.n	8015fd4 <_strtod_l+0x32c>
 8015f64:	990a      	ldr	r1, [sp, #40]	; 0x28
 8015f66:	1a7f      	subs	r7, r7, r1
 8015f68:	2f08      	cmp	r7, #8
 8015f6a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8015f6e:	dc37      	bgt.n	8015fe0 <_strtod_l+0x338>
 8015f70:	45be      	cmp	lr, r7
 8015f72:	bfa8      	it	ge
 8015f74:	46be      	movge	lr, r7
 8015f76:	f1bc 0f00 	cmp.w	ip, #0
 8015f7a:	d001      	beq.n	8015f80 <_strtod_l+0x2d8>
 8015f7c:	f1ce 0e00 	rsb	lr, lr, #0
 8015f80:	2c00      	cmp	r4, #0
 8015f82:	d151      	bne.n	8016028 <_strtod_l+0x380>
 8015f84:	2800      	cmp	r0, #0
 8015f86:	f47f aece 	bne.w	8015d26 <_strtod_l+0x7e>
 8015f8a:	9a06      	ldr	r2, [sp, #24]
 8015f8c:	2a00      	cmp	r2, #0
 8015f8e:	f47f aeca 	bne.w	8015d26 <_strtod_l+0x7e>
 8015f92:	9a04      	ldr	r2, [sp, #16]
 8015f94:	2a00      	cmp	r2, #0
 8015f96:	f47f aee4 	bne.w	8015d62 <_strtod_l+0xba>
 8015f9a:	2b4e      	cmp	r3, #78	; 0x4e
 8015f9c:	d027      	beq.n	8015fee <_strtod_l+0x346>
 8015f9e:	dc21      	bgt.n	8015fe4 <_strtod_l+0x33c>
 8015fa0:	2b49      	cmp	r3, #73	; 0x49
 8015fa2:	f47f aede 	bne.w	8015d62 <_strtod_l+0xba>
 8015fa6:	49a0      	ldr	r1, [pc, #640]	; (8016228 <_strtod_l+0x580>)
 8015fa8:	a81b      	add	r0, sp, #108	; 0x6c
 8015faa:	f002 f83f 	bl	801802c <__match>
 8015fae:	2800      	cmp	r0, #0
 8015fb0:	f43f aed7 	beq.w	8015d62 <_strtod_l+0xba>
 8015fb4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015fb6:	499d      	ldr	r1, [pc, #628]	; (801622c <_strtod_l+0x584>)
 8015fb8:	3b01      	subs	r3, #1
 8015fba:	a81b      	add	r0, sp, #108	; 0x6c
 8015fbc:	931b      	str	r3, [sp, #108]	; 0x6c
 8015fbe:	f002 f835 	bl	801802c <__match>
 8015fc2:	b910      	cbnz	r0, 8015fca <_strtod_l+0x322>
 8015fc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015fc6:	3301      	adds	r3, #1
 8015fc8:	931b      	str	r3, [sp, #108]	; 0x6c
 8015fca:	f8df b274 	ldr.w	fp, [pc, #628]	; 8016240 <_strtod_l+0x598>
 8015fce:	f04f 0a00 	mov.w	sl, #0
 8015fd2:	e6a8      	b.n	8015d26 <_strtod_l+0x7e>
 8015fd4:	210a      	movs	r1, #10
 8015fd6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8015fda:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8015fde:	e7b8      	b.n	8015f52 <_strtod_l+0x2aa>
 8015fe0:	46be      	mov	lr, r7
 8015fe2:	e7c8      	b.n	8015f76 <_strtod_l+0x2ce>
 8015fe4:	2b69      	cmp	r3, #105	; 0x69
 8015fe6:	d0de      	beq.n	8015fa6 <_strtod_l+0x2fe>
 8015fe8:	2b6e      	cmp	r3, #110	; 0x6e
 8015fea:	f47f aeba 	bne.w	8015d62 <_strtod_l+0xba>
 8015fee:	4990      	ldr	r1, [pc, #576]	; (8016230 <_strtod_l+0x588>)
 8015ff0:	a81b      	add	r0, sp, #108	; 0x6c
 8015ff2:	f002 f81b 	bl	801802c <__match>
 8015ff6:	2800      	cmp	r0, #0
 8015ff8:	f43f aeb3 	beq.w	8015d62 <_strtod_l+0xba>
 8015ffc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015ffe:	781b      	ldrb	r3, [r3, #0]
 8016000:	2b28      	cmp	r3, #40	; 0x28
 8016002:	d10e      	bne.n	8016022 <_strtod_l+0x37a>
 8016004:	aa1e      	add	r2, sp, #120	; 0x78
 8016006:	498b      	ldr	r1, [pc, #556]	; (8016234 <_strtod_l+0x58c>)
 8016008:	a81b      	add	r0, sp, #108	; 0x6c
 801600a:	f002 f823 	bl	8018054 <__hexnan>
 801600e:	2805      	cmp	r0, #5
 8016010:	d107      	bne.n	8016022 <_strtod_l+0x37a>
 8016012:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8016014:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8016018:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801601c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8016020:	e681      	b.n	8015d26 <_strtod_l+0x7e>
 8016022:	f8df b224 	ldr.w	fp, [pc, #548]	; 8016248 <_strtod_l+0x5a0>
 8016026:	e7d2      	b.n	8015fce <_strtod_l+0x326>
 8016028:	ebae 0302 	sub.w	r3, lr, r2
 801602c:	9306      	str	r3, [sp, #24]
 801602e:	9b05      	ldr	r3, [sp, #20]
 8016030:	9807      	ldr	r0, [sp, #28]
 8016032:	2b00      	cmp	r3, #0
 8016034:	bf08      	it	eq
 8016036:	4623      	moveq	r3, r4
 8016038:	2c10      	cmp	r4, #16
 801603a:	9305      	str	r3, [sp, #20]
 801603c:	46a0      	mov	r8, r4
 801603e:	bfa8      	it	ge
 8016040:	f04f 0810 	movge.w	r8, #16
 8016044:	f7f2 f996 	bl	8008374 <__aeabi_ui2d>
 8016048:	2c09      	cmp	r4, #9
 801604a:	4682      	mov	sl, r0
 801604c:	468b      	mov	fp, r1
 801604e:	dc13      	bgt.n	8016078 <_strtod_l+0x3d0>
 8016050:	9b06      	ldr	r3, [sp, #24]
 8016052:	2b00      	cmp	r3, #0
 8016054:	f43f ae67 	beq.w	8015d26 <_strtod_l+0x7e>
 8016058:	9b06      	ldr	r3, [sp, #24]
 801605a:	dd7a      	ble.n	8016152 <_strtod_l+0x4aa>
 801605c:	2b16      	cmp	r3, #22
 801605e:	dc61      	bgt.n	8016124 <_strtod_l+0x47c>
 8016060:	4a75      	ldr	r2, [pc, #468]	; (8016238 <_strtod_l+0x590>)
 8016062:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8016066:	e9de 0100 	ldrd	r0, r1, [lr]
 801606a:	4652      	mov	r2, sl
 801606c:	465b      	mov	r3, fp
 801606e:	f7f2 f9fb 	bl	8008468 <__aeabi_dmul>
 8016072:	4682      	mov	sl, r0
 8016074:	468b      	mov	fp, r1
 8016076:	e656      	b.n	8015d26 <_strtod_l+0x7e>
 8016078:	4b6f      	ldr	r3, [pc, #444]	; (8016238 <_strtod_l+0x590>)
 801607a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801607e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8016082:	f7f2 f9f1 	bl	8008468 <__aeabi_dmul>
 8016086:	4606      	mov	r6, r0
 8016088:	4628      	mov	r0, r5
 801608a:	460f      	mov	r7, r1
 801608c:	f7f2 f972 	bl	8008374 <__aeabi_ui2d>
 8016090:	4602      	mov	r2, r0
 8016092:	460b      	mov	r3, r1
 8016094:	4630      	mov	r0, r6
 8016096:	4639      	mov	r1, r7
 8016098:	f7f2 f830 	bl	80080fc <__adddf3>
 801609c:	2c0f      	cmp	r4, #15
 801609e:	4682      	mov	sl, r0
 80160a0:	468b      	mov	fp, r1
 80160a2:	ddd5      	ble.n	8016050 <_strtod_l+0x3a8>
 80160a4:	9b06      	ldr	r3, [sp, #24]
 80160a6:	eba4 0808 	sub.w	r8, r4, r8
 80160aa:	4498      	add	r8, r3
 80160ac:	f1b8 0f00 	cmp.w	r8, #0
 80160b0:	f340 8096 	ble.w	80161e0 <_strtod_l+0x538>
 80160b4:	f018 030f 	ands.w	r3, r8, #15
 80160b8:	d00a      	beq.n	80160d0 <_strtod_l+0x428>
 80160ba:	495f      	ldr	r1, [pc, #380]	; (8016238 <_strtod_l+0x590>)
 80160bc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80160c0:	4652      	mov	r2, sl
 80160c2:	465b      	mov	r3, fp
 80160c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80160c8:	f7f2 f9ce 	bl	8008468 <__aeabi_dmul>
 80160cc:	4682      	mov	sl, r0
 80160ce:	468b      	mov	fp, r1
 80160d0:	f038 080f 	bics.w	r8, r8, #15
 80160d4:	d073      	beq.n	80161be <_strtod_l+0x516>
 80160d6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80160da:	dd47      	ble.n	801616c <_strtod_l+0x4c4>
 80160dc:	2400      	movs	r4, #0
 80160de:	46a0      	mov	r8, r4
 80160e0:	9407      	str	r4, [sp, #28]
 80160e2:	9405      	str	r4, [sp, #20]
 80160e4:	2322      	movs	r3, #34	; 0x22
 80160e6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8016240 <_strtod_l+0x598>
 80160ea:	f8c9 3000 	str.w	r3, [r9]
 80160ee:	f04f 0a00 	mov.w	sl, #0
 80160f2:	9b07      	ldr	r3, [sp, #28]
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	f43f ae16 	beq.w	8015d26 <_strtod_l+0x7e>
 80160fa:	991c      	ldr	r1, [sp, #112]	; 0x70
 80160fc:	4648      	mov	r0, r9
 80160fe:	f002 f90d 	bl	801831c <_Bfree>
 8016102:	9905      	ldr	r1, [sp, #20]
 8016104:	4648      	mov	r0, r9
 8016106:	f002 f909 	bl	801831c <_Bfree>
 801610a:	4641      	mov	r1, r8
 801610c:	4648      	mov	r0, r9
 801610e:	f002 f905 	bl	801831c <_Bfree>
 8016112:	9907      	ldr	r1, [sp, #28]
 8016114:	4648      	mov	r0, r9
 8016116:	f002 f901 	bl	801831c <_Bfree>
 801611a:	4621      	mov	r1, r4
 801611c:	4648      	mov	r0, r9
 801611e:	f002 f8fd 	bl	801831c <_Bfree>
 8016122:	e600      	b.n	8015d26 <_strtod_l+0x7e>
 8016124:	9a06      	ldr	r2, [sp, #24]
 8016126:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 801612a:	4293      	cmp	r3, r2
 801612c:	dbba      	blt.n	80160a4 <_strtod_l+0x3fc>
 801612e:	4d42      	ldr	r5, [pc, #264]	; (8016238 <_strtod_l+0x590>)
 8016130:	f1c4 040f 	rsb	r4, r4, #15
 8016134:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8016138:	4652      	mov	r2, sl
 801613a:	465b      	mov	r3, fp
 801613c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016140:	f7f2 f992 	bl	8008468 <__aeabi_dmul>
 8016144:	9b06      	ldr	r3, [sp, #24]
 8016146:	1b1c      	subs	r4, r3, r4
 8016148:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 801614c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016150:	e78d      	b.n	801606e <_strtod_l+0x3c6>
 8016152:	f113 0f16 	cmn.w	r3, #22
 8016156:	dba5      	blt.n	80160a4 <_strtod_l+0x3fc>
 8016158:	4a37      	ldr	r2, [pc, #220]	; (8016238 <_strtod_l+0x590>)
 801615a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 801615e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8016162:	4650      	mov	r0, sl
 8016164:	4659      	mov	r1, fp
 8016166:	f7f2 faa9 	bl	80086bc <__aeabi_ddiv>
 801616a:	e782      	b.n	8016072 <_strtod_l+0x3ca>
 801616c:	2300      	movs	r3, #0
 801616e:	4e33      	ldr	r6, [pc, #204]	; (801623c <_strtod_l+0x594>)
 8016170:	ea4f 1828 	mov.w	r8, r8, asr #4
 8016174:	4650      	mov	r0, sl
 8016176:	4659      	mov	r1, fp
 8016178:	461d      	mov	r5, r3
 801617a:	f1b8 0f01 	cmp.w	r8, #1
 801617e:	dc21      	bgt.n	80161c4 <_strtod_l+0x51c>
 8016180:	b10b      	cbz	r3, 8016186 <_strtod_l+0x4de>
 8016182:	4682      	mov	sl, r0
 8016184:	468b      	mov	fp, r1
 8016186:	4b2d      	ldr	r3, [pc, #180]	; (801623c <_strtod_l+0x594>)
 8016188:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801618c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8016190:	4652      	mov	r2, sl
 8016192:	465b      	mov	r3, fp
 8016194:	e9d5 0100 	ldrd	r0, r1, [r5]
 8016198:	f7f2 f966 	bl	8008468 <__aeabi_dmul>
 801619c:	4b28      	ldr	r3, [pc, #160]	; (8016240 <_strtod_l+0x598>)
 801619e:	460a      	mov	r2, r1
 80161a0:	400b      	ands	r3, r1
 80161a2:	4928      	ldr	r1, [pc, #160]	; (8016244 <_strtod_l+0x59c>)
 80161a4:	428b      	cmp	r3, r1
 80161a6:	4682      	mov	sl, r0
 80161a8:	d898      	bhi.n	80160dc <_strtod_l+0x434>
 80161aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80161ae:	428b      	cmp	r3, r1
 80161b0:	bf86      	itte	hi
 80161b2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801624c <_strtod_l+0x5a4>
 80161b6:	f04f 3aff 	movhi.w	sl, #4294967295
 80161ba:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80161be:	2300      	movs	r3, #0
 80161c0:	9304      	str	r3, [sp, #16]
 80161c2:	e077      	b.n	80162b4 <_strtod_l+0x60c>
 80161c4:	f018 0f01 	tst.w	r8, #1
 80161c8:	d006      	beq.n	80161d8 <_strtod_l+0x530>
 80161ca:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80161ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161d2:	f7f2 f949 	bl	8008468 <__aeabi_dmul>
 80161d6:	2301      	movs	r3, #1
 80161d8:	3501      	adds	r5, #1
 80161da:	ea4f 0868 	mov.w	r8, r8, asr #1
 80161de:	e7cc      	b.n	801617a <_strtod_l+0x4d2>
 80161e0:	d0ed      	beq.n	80161be <_strtod_l+0x516>
 80161e2:	f1c8 0800 	rsb	r8, r8, #0
 80161e6:	f018 020f 	ands.w	r2, r8, #15
 80161ea:	d00a      	beq.n	8016202 <_strtod_l+0x55a>
 80161ec:	4b12      	ldr	r3, [pc, #72]	; (8016238 <_strtod_l+0x590>)
 80161ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80161f2:	4650      	mov	r0, sl
 80161f4:	4659      	mov	r1, fp
 80161f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80161fa:	f7f2 fa5f 	bl	80086bc <__aeabi_ddiv>
 80161fe:	4682      	mov	sl, r0
 8016200:	468b      	mov	fp, r1
 8016202:	ea5f 1828 	movs.w	r8, r8, asr #4
 8016206:	d0da      	beq.n	80161be <_strtod_l+0x516>
 8016208:	f1b8 0f1f 	cmp.w	r8, #31
 801620c:	dd20      	ble.n	8016250 <_strtod_l+0x5a8>
 801620e:	2400      	movs	r4, #0
 8016210:	46a0      	mov	r8, r4
 8016212:	9407      	str	r4, [sp, #28]
 8016214:	9405      	str	r4, [sp, #20]
 8016216:	2322      	movs	r3, #34	; 0x22
 8016218:	f04f 0a00 	mov.w	sl, #0
 801621c:	f04f 0b00 	mov.w	fp, #0
 8016220:	f8c9 3000 	str.w	r3, [r9]
 8016224:	e765      	b.n	80160f2 <_strtod_l+0x44a>
 8016226:	bf00      	nop
 8016228:	0801a059 	.word	0x0801a059
 801622c:	0801a0e3 	.word	0x0801a0e3
 8016230:	0801a061 	.word	0x0801a061
 8016234:	0801a0a0 	.word	0x0801a0a0
 8016238:	0801a188 	.word	0x0801a188
 801623c:	0801a160 	.word	0x0801a160
 8016240:	7ff00000 	.word	0x7ff00000
 8016244:	7ca00000 	.word	0x7ca00000
 8016248:	fff80000 	.word	0xfff80000
 801624c:	7fefffff 	.word	0x7fefffff
 8016250:	f018 0310 	ands.w	r3, r8, #16
 8016254:	bf18      	it	ne
 8016256:	236a      	movne	r3, #106	; 0x6a
 8016258:	4da0      	ldr	r5, [pc, #640]	; (80164dc <_strtod_l+0x834>)
 801625a:	9304      	str	r3, [sp, #16]
 801625c:	4650      	mov	r0, sl
 801625e:	4659      	mov	r1, fp
 8016260:	2300      	movs	r3, #0
 8016262:	f1b8 0f00 	cmp.w	r8, #0
 8016266:	f300 810a 	bgt.w	801647e <_strtod_l+0x7d6>
 801626a:	b10b      	cbz	r3, 8016270 <_strtod_l+0x5c8>
 801626c:	4682      	mov	sl, r0
 801626e:	468b      	mov	fp, r1
 8016270:	9b04      	ldr	r3, [sp, #16]
 8016272:	b1bb      	cbz	r3, 80162a4 <_strtod_l+0x5fc>
 8016274:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8016278:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801627c:	2b00      	cmp	r3, #0
 801627e:	4659      	mov	r1, fp
 8016280:	dd10      	ble.n	80162a4 <_strtod_l+0x5fc>
 8016282:	2b1f      	cmp	r3, #31
 8016284:	f340 8107 	ble.w	8016496 <_strtod_l+0x7ee>
 8016288:	2b34      	cmp	r3, #52	; 0x34
 801628a:	bfde      	ittt	le
 801628c:	3b20      	suble	r3, #32
 801628e:	f04f 32ff 	movle.w	r2, #4294967295
 8016292:	fa02 f303 	lslle.w	r3, r2, r3
 8016296:	f04f 0a00 	mov.w	sl, #0
 801629a:	bfcc      	ite	gt
 801629c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80162a0:	ea03 0b01 	andle.w	fp, r3, r1
 80162a4:	2200      	movs	r2, #0
 80162a6:	2300      	movs	r3, #0
 80162a8:	4650      	mov	r0, sl
 80162aa:	4659      	mov	r1, fp
 80162ac:	f7f2 fb44 	bl	8008938 <__aeabi_dcmpeq>
 80162b0:	2800      	cmp	r0, #0
 80162b2:	d1ac      	bne.n	801620e <_strtod_l+0x566>
 80162b4:	9b07      	ldr	r3, [sp, #28]
 80162b6:	9300      	str	r3, [sp, #0]
 80162b8:	9a05      	ldr	r2, [sp, #20]
 80162ba:	9908      	ldr	r1, [sp, #32]
 80162bc:	4623      	mov	r3, r4
 80162be:	4648      	mov	r0, r9
 80162c0:	f002 f87e 	bl	80183c0 <__s2b>
 80162c4:	9007      	str	r0, [sp, #28]
 80162c6:	2800      	cmp	r0, #0
 80162c8:	f43f af08 	beq.w	80160dc <_strtod_l+0x434>
 80162cc:	9a06      	ldr	r2, [sp, #24]
 80162ce:	9b06      	ldr	r3, [sp, #24]
 80162d0:	2a00      	cmp	r2, #0
 80162d2:	f1c3 0300 	rsb	r3, r3, #0
 80162d6:	bfa8      	it	ge
 80162d8:	2300      	movge	r3, #0
 80162da:	930e      	str	r3, [sp, #56]	; 0x38
 80162dc:	2400      	movs	r4, #0
 80162de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80162e2:	9316      	str	r3, [sp, #88]	; 0x58
 80162e4:	46a0      	mov	r8, r4
 80162e6:	9b07      	ldr	r3, [sp, #28]
 80162e8:	4648      	mov	r0, r9
 80162ea:	6859      	ldr	r1, [r3, #4]
 80162ec:	f001 ffe2 	bl	80182b4 <_Balloc>
 80162f0:	9005      	str	r0, [sp, #20]
 80162f2:	2800      	cmp	r0, #0
 80162f4:	f43f aef6 	beq.w	80160e4 <_strtod_l+0x43c>
 80162f8:	9b07      	ldr	r3, [sp, #28]
 80162fa:	691a      	ldr	r2, [r3, #16]
 80162fc:	3202      	adds	r2, #2
 80162fe:	f103 010c 	add.w	r1, r3, #12
 8016302:	0092      	lsls	r2, r2, #2
 8016304:	300c      	adds	r0, #12
 8016306:	f7fe fcf1 	bl	8014cec <memcpy>
 801630a:	aa1e      	add	r2, sp, #120	; 0x78
 801630c:	a91d      	add	r1, sp, #116	; 0x74
 801630e:	ec4b ab10 	vmov	d0, sl, fp
 8016312:	4648      	mov	r0, r9
 8016314:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8016318:	f002 fb0e 	bl	8018938 <__d2b>
 801631c:	901c      	str	r0, [sp, #112]	; 0x70
 801631e:	2800      	cmp	r0, #0
 8016320:	f43f aee0 	beq.w	80160e4 <_strtod_l+0x43c>
 8016324:	2101      	movs	r1, #1
 8016326:	4648      	mov	r0, r9
 8016328:	f002 f8d6 	bl	80184d8 <__i2b>
 801632c:	4680      	mov	r8, r0
 801632e:	2800      	cmp	r0, #0
 8016330:	f43f aed8 	beq.w	80160e4 <_strtod_l+0x43c>
 8016334:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8016336:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8016338:	2e00      	cmp	r6, #0
 801633a:	bfab      	itete	ge
 801633c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801633e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8016340:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8016342:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8016344:	bfac      	ite	ge
 8016346:	18f7      	addge	r7, r6, r3
 8016348:	1b9d      	sublt	r5, r3, r6
 801634a:	9b04      	ldr	r3, [sp, #16]
 801634c:	1af6      	subs	r6, r6, r3
 801634e:	4416      	add	r6, r2
 8016350:	4b63      	ldr	r3, [pc, #396]	; (80164e0 <_strtod_l+0x838>)
 8016352:	3e01      	subs	r6, #1
 8016354:	429e      	cmp	r6, r3
 8016356:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801635a:	f280 80af 	bge.w	80164bc <_strtod_l+0x814>
 801635e:	1b9b      	subs	r3, r3, r6
 8016360:	2b1f      	cmp	r3, #31
 8016362:	eba2 0203 	sub.w	r2, r2, r3
 8016366:	f04f 0101 	mov.w	r1, #1
 801636a:	f300 809b 	bgt.w	80164a4 <_strtod_l+0x7fc>
 801636e:	fa01 f303 	lsl.w	r3, r1, r3
 8016372:	930f      	str	r3, [sp, #60]	; 0x3c
 8016374:	2300      	movs	r3, #0
 8016376:	930a      	str	r3, [sp, #40]	; 0x28
 8016378:	18be      	adds	r6, r7, r2
 801637a:	9b04      	ldr	r3, [sp, #16]
 801637c:	42b7      	cmp	r7, r6
 801637e:	4415      	add	r5, r2
 8016380:	441d      	add	r5, r3
 8016382:	463b      	mov	r3, r7
 8016384:	bfa8      	it	ge
 8016386:	4633      	movge	r3, r6
 8016388:	42ab      	cmp	r3, r5
 801638a:	bfa8      	it	ge
 801638c:	462b      	movge	r3, r5
 801638e:	2b00      	cmp	r3, #0
 8016390:	bfc2      	ittt	gt
 8016392:	1af6      	subgt	r6, r6, r3
 8016394:	1aed      	subgt	r5, r5, r3
 8016396:	1aff      	subgt	r7, r7, r3
 8016398:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801639a:	b1bb      	cbz	r3, 80163cc <_strtod_l+0x724>
 801639c:	4641      	mov	r1, r8
 801639e:	461a      	mov	r2, r3
 80163a0:	4648      	mov	r0, r9
 80163a2:	f002 f939 	bl	8018618 <__pow5mult>
 80163a6:	4680      	mov	r8, r0
 80163a8:	2800      	cmp	r0, #0
 80163aa:	f43f ae9b 	beq.w	80160e4 <_strtod_l+0x43c>
 80163ae:	4601      	mov	r1, r0
 80163b0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80163b2:	4648      	mov	r0, r9
 80163b4:	f002 f899 	bl	80184ea <__multiply>
 80163b8:	900c      	str	r0, [sp, #48]	; 0x30
 80163ba:	2800      	cmp	r0, #0
 80163bc:	f43f ae92 	beq.w	80160e4 <_strtod_l+0x43c>
 80163c0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80163c2:	4648      	mov	r0, r9
 80163c4:	f001 ffaa 	bl	801831c <_Bfree>
 80163c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80163ca:	931c      	str	r3, [sp, #112]	; 0x70
 80163cc:	2e00      	cmp	r6, #0
 80163ce:	dc7a      	bgt.n	80164c6 <_strtod_l+0x81e>
 80163d0:	9b06      	ldr	r3, [sp, #24]
 80163d2:	2b00      	cmp	r3, #0
 80163d4:	dd08      	ble.n	80163e8 <_strtod_l+0x740>
 80163d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80163d8:	9905      	ldr	r1, [sp, #20]
 80163da:	4648      	mov	r0, r9
 80163dc:	f002 f91c 	bl	8018618 <__pow5mult>
 80163e0:	9005      	str	r0, [sp, #20]
 80163e2:	2800      	cmp	r0, #0
 80163e4:	f43f ae7e 	beq.w	80160e4 <_strtod_l+0x43c>
 80163e8:	2d00      	cmp	r5, #0
 80163ea:	dd08      	ble.n	80163fe <_strtod_l+0x756>
 80163ec:	462a      	mov	r2, r5
 80163ee:	9905      	ldr	r1, [sp, #20]
 80163f0:	4648      	mov	r0, r9
 80163f2:	f002 f95f 	bl	80186b4 <__lshift>
 80163f6:	9005      	str	r0, [sp, #20]
 80163f8:	2800      	cmp	r0, #0
 80163fa:	f43f ae73 	beq.w	80160e4 <_strtod_l+0x43c>
 80163fe:	2f00      	cmp	r7, #0
 8016400:	dd08      	ble.n	8016414 <_strtod_l+0x76c>
 8016402:	4641      	mov	r1, r8
 8016404:	463a      	mov	r2, r7
 8016406:	4648      	mov	r0, r9
 8016408:	f002 f954 	bl	80186b4 <__lshift>
 801640c:	4680      	mov	r8, r0
 801640e:	2800      	cmp	r0, #0
 8016410:	f43f ae68 	beq.w	80160e4 <_strtod_l+0x43c>
 8016414:	9a05      	ldr	r2, [sp, #20]
 8016416:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016418:	4648      	mov	r0, r9
 801641a:	f002 f9b9 	bl	8018790 <__mdiff>
 801641e:	4604      	mov	r4, r0
 8016420:	2800      	cmp	r0, #0
 8016422:	f43f ae5f 	beq.w	80160e4 <_strtod_l+0x43c>
 8016426:	68c3      	ldr	r3, [r0, #12]
 8016428:	930c      	str	r3, [sp, #48]	; 0x30
 801642a:	2300      	movs	r3, #0
 801642c:	60c3      	str	r3, [r0, #12]
 801642e:	4641      	mov	r1, r8
 8016430:	f002 f994 	bl	801875c <__mcmp>
 8016434:	2800      	cmp	r0, #0
 8016436:	da55      	bge.n	80164e4 <_strtod_l+0x83c>
 8016438:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801643a:	b9e3      	cbnz	r3, 8016476 <_strtod_l+0x7ce>
 801643c:	f1ba 0f00 	cmp.w	sl, #0
 8016440:	d119      	bne.n	8016476 <_strtod_l+0x7ce>
 8016442:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8016446:	b9b3      	cbnz	r3, 8016476 <_strtod_l+0x7ce>
 8016448:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801644c:	0d1b      	lsrs	r3, r3, #20
 801644e:	051b      	lsls	r3, r3, #20
 8016450:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8016454:	d90f      	bls.n	8016476 <_strtod_l+0x7ce>
 8016456:	6963      	ldr	r3, [r4, #20]
 8016458:	b913      	cbnz	r3, 8016460 <_strtod_l+0x7b8>
 801645a:	6923      	ldr	r3, [r4, #16]
 801645c:	2b01      	cmp	r3, #1
 801645e:	dd0a      	ble.n	8016476 <_strtod_l+0x7ce>
 8016460:	4621      	mov	r1, r4
 8016462:	2201      	movs	r2, #1
 8016464:	4648      	mov	r0, r9
 8016466:	f002 f925 	bl	80186b4 <__lshift>
 801646a:	4641      	mov	r1, r8
 801646c:	4604      	mov	r4, r0
 801646e:	f002 f975 	bl	801875c <__mcmp>
 8016472:	2800      	cmp	r0, #0
 8016474:	dc67      	bgt.n	8016546 <_strtod_l+0x89e>
 8016476:	9b04      	ldr	r3, [sp, #16]
 8016478:	2b00      	cmp	r3, #0
 801647a:	d171      	bne.n	8016560 <_strtod_l+0x8b8>
 801647c:	e63d      	b.n	80160fa <_strtod_l+0x452>
 801647e:	f018 0f01 	tst.w	r8, #1
 8016482:	d004      	beq.n	801648e <_strtod_l+0x7e6>
 8016484:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016488:	f7f1 ffee 	bl	8008468 <__aeabi_dmul>
 801648c:	2301      	movs	r3, #1
 801648e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8016492:	3508      	adds	r5, #8
 8016494:	e6e5      	b.n	8016262 <_strtod_l+0x5ba>
 8016496:	f04f 32ff 	mov.w	r2, #4294967295
 801649a:	fa02 f303 	lsl.w	r3, r2, r3
 801649e:	ea03 0a0a 	and.w	sl, r3, sl
 80164a2:	e6ff      	b.n	80162a4 <_strtod_l+0x5fc>
 80164a4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80164a8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80164ac:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80164b0:	36e2      	adds	r6, #226	; 0xe2
 80164b2:	fa01 f306 	lsl.w	r3, r1, r6
 80164b6:	930a      	str	r3, [sp, #40]	; 0x28
 80164b8:	910f      	str	r1, [sp, #60]	; 0x3c
 80164ba:	e75d      	b.n	8016378 <_strtod_l+0x6d0>
 80164bc:	2300      	movs	r3, #0
 80164be:	930a      	str	r3, [sp, #40]	; 0x28
 80164c0:	2301      	movs	r3, #1
 80164c2:	930f      	str	r3, [sp, #60]	; 0x3c
 80164c4:	e758      	b.n	8016378 <_strtod_l+0x6d0>
 80164c6:	4632      	mov	r2, r6
 80164c8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80164ca:	4648      	mov	r0, r9
 80164cc:	f002 f8f2 	bl	80186b4 <__lshift>
 80164d0:	901c      	str	r0, [sp, #112]	; 0x70
 80164d2:	2800      	cmp	r0, #0
 80164d4:	f47f af7c 	bne.w	80163d0 <_strtod_l+0x728>
 80164d8:	e604      	b.n	80160e4 <_strtod_l+0x43c>
 80164da:	bf00      	nop
 80164dc:	0801a0b8 	.word	0x0801a0b8
 80164e0:	fffffc02 	.word	0xfffffc02
 80164e4:	465d      	mov	r5, fp
 80164e6:	f040 8086 	bne.w	80165f6 <_strtod_l+0x94e>
 80164ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80164ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80164f0:	b32a      	cbz	r2, 801653e <_strtod_l+0x896>
 80164f2:	4aaf      	ldr	r2, [pc, #700]	; (80167b0 <_strtod_l+0xb08>)
 80164f4:	4293      	cmp	r3, r2
 80164f6:	d153      	bne.n	80165a0 <_strtod_l+0x8f8>
 80164f8:	9b04      	ldr	r3, [sp, #16]
 80164fa:	4650      	mov	r0, sl
 80164fc:	b1d3      	cbz	r3, 8016534 <_strtod_l+0x88c>
 80164fe:	4aad      	ldr	r2, [pc, #692]	; (80167b4 <_strtod_l+0xb0c>)
 8016500:	402a      	ands	r2, r5
 8016502:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8016506:	f04f 31ff 	mov.w	r1, #4294967295
 801650a:	d816      	bhi.n	801653a <_strtod_l+0x892>
 801650c:	0d12      	lsrs	r2, r2, #20
 801650e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8016512:	fa01 f303 	lsl.w	r3, r1, r3
 8016516:	4298      	cmp	r0, r3
 8016518:	d142      	bne.n	80165a0 <_strtod_l+0x8f8>
 801651a:	4ba7      	ldr	r3, [pc, #668]	; (80167b8 <_strtod_l+0xb10>)
 801651c:	429d      	cmp	r5, r3
 801651e:	d102      	bne.n	8016526 <_strtod_l+0x87e>
 8016520:	3001      	adds	r0, #1
 8016522:	f43f addf 	beq.w	80160e4 <_strtod_l+0x43c>
 8016526:	4ba3      	ldr	r3, [pc, #652]	; (80167b4 <_strtod_l+0xb0c>)
 8016528:	402b      	ands	r3, r5
 801652a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801652e:	f04f 0a00 	mov.w	sl, #0
 8016532:	e7a0      	b.n	8016476 <_strtod_l+0x7ce>
 8016534:	f04f 33ff 	mov.w	r3, #4294967295
 8016538:	e7ed      	b.n	8016516 <_strtod_l+0x86e>
 801653a:	460b      	mov	r3, r1
 801653c:	e7eb      	b.n	8016516 <_strtod_l+0x86e>
 801653e:	bb7b      	cbnz	r3, 80165a0 <_strtod_l+0x8f8>
 8016540:	f1ba 0f00 	cmp.w	sl, #0
 8016544:	d12c      	bne.n	80165a0 <_strtod_l+0x8f8>
 8016546:	9904      	ldr	r1, [sp, #16]
 8016548:	4a9a      	ldr	r2, [pc, #616]	; (80167b4 <_strtod_l+0xb0c>)
 801654a:	465b      	mov	r3, fp
 801654c:	b1f1      	cbz	r1, 801658c <_strtod_l+0x8e4>
 801654e:	ea02 010b 	and.w	r1, r2, fp
 8016552:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8016556:	dc19      	bgt.n	801658c <_strtod_l+0x8e4>
 8016558:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801655c:	f77f ae5b 	ble.w	8016216 <_strtod_l+0x56e>
 8016560:	4a96      	ldr	r2, [pc, #600]	; (80167bc <_strtod_l+0xb14>)
 8016562:	2300      	movs	r3, #0
 8016564:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8016568:	4650      	mov	r0, sl
 801656a:	4659      	mov	r1, fp
 801656c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8016570:	f7f1 ff7a 	bl	8008468 <__aeabi_dmul>
 8016574:	4682      	mov	sl, r0
 8016576:	468b      	mov	fp, r1
 8016578:	2900      	cmp	r1, #0
 801657a:	f47f adbe 	bne.w	80160fa <_strtod_l+0x452>
 801657e:	2800      	cmp	r0, #0
 8016580:	f47f adbb 	bne.w	80160fa <_strtod_l+0x452>
 8016584:	2322      	movs	r3, #34	; 0x22
 8016586:	f8c9 3000 	str.w	r3, [r9]
 801658a:	e5b6      	b.n	80160fa <_strtod_l+0x452>
 801658c:	4013      	ands	r3, r2
 801658e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8016592:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8016596:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801659a:	f04f 3aff 	mov.w	sl, #4294967295
 801659e:	e76a      	b.n	8016476 <_strtod_l+0x7ce>
 80165a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80165a2:	b193      	cbz	r3, 80165ca <_strtod_l+0x922>
 80165a4:	422b      	tst	r3, r5
 80165a6:	f43f af66 	beq.w	8016476 <_strtod_l+0x7ce>
 80165aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80165ac:	9a04      	ldr	r2, [sp, #16]
 80165ae:	4650      	mov	r0, sl
 80165b0:	4659      	mov	r1, fp
 80165b2:	b173      	cbz	r3, 80165d2 <_strtod_l+0x92a>
 80165b4:	f7ff fb5c 	bl	8015c70 <sulp>
 80165b8:	4602      	mov	r2, r0
 80165ba:	460b      	mov	r3, r1
 80165bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80165c0:	f7f1 fd9c 	bl	80080fc <__adddf3>
 80165c4:	4682      	mov	sl, r0
 80165c6:	468b      	mov	fp, r1
 80165c8:	e755      	b.n	8016476 <_strtod_l+0x7ce>
 80165ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80165cc:	ea13 0f0a 	tst.w	r3, sl
 80165d0:	e7e9      	b.n	80165a6 <_strtod_l+0x8fe>
 80165d2:	f7ff fb4d 	bl	8015c70 <sulp>
 80165d6:	4602      	mov	r2, r0
 80165d8:	460b      	mov	r3, r1
 80165da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80165de:	f7f1 fd8b 	bl	80080f8 <__aeabi_dsub>
 80165e2:	2200      	movs	r2, #0
 80165e4:	2300      	movs	r3, #0
 80165e6:	4682      	mov	sl, r0
 80165e8:	468b      	mov	fp, r1
 80165ea:	f7f2 f9a5 	bl	8008938 <__aeabi_dcmpeq>
 80165ee:	2800      	cmp	r0, #0
 80165f0:	f47f ae11 	bne.w	8016216 <_strtod_l+0x56e>
 80165f4:	e73f      	b.n	8016476 <_strtod_l+0x7ce>
 80165f6:	4641      	mov	r1, r8
 80165f8:	4620      	mov	r0, r4
 80165fa:	f002 f9ec 	bl	80189d6 <__ratio>
 80165fe:	ec57 6b10 	vmov	r6, r7, d0
 8016602:	2200      	movs	r2, #0
 8016604:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016608:	ee10 0a10 	vmov	r0, s0
 801660c:	4639      	mov	r1, r7
 801660e:	f7f2 f9a7 	bl	8008960 <__aeabi_dcmple>
 8016612:	2800      	cmp	r0, #0
 8016614:	d077      	beq.n	8016706 <_strtod_l+0xa5e>
 8016616:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016618:	2b00      	cmp	r3, #0
 801661a:	d04a      	beq.n	80166b2 <_strtod_l+0xa0a>
 801661c:	4b68      	ldr	r3, [pc, #416]	; (80167c0 <_strtod_l+0xb18>)
 801661e:	2200      	movs	r2, #0
 8016620:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8016624:	4f66      	ldr	r7, [pc, #408]	; (80167c0 <_strtod_l+0xb18>)
 8016626:	2600      	movs	r6, #0
 8016628:	4b62      	ldr	r3, [pc, #392]	; (80167b4 <_strtod_l+0xb0c>)
 801662a:	402b      	ands	r3, r5
 801662c:	930f      	str	r3, [sp, #60]	; 0x3c
 801662e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016630:	4b64      	ldr	r3, [pc, #400]	; (80167c4 <_strtod_l+0xb1c>)
 8016632:	429a      	cmp	r2, r3
 8016634:	f040 80ce 	bne.w	80167d4 <_strtod_l+0xb2c>
 8016638:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801663c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016640:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8016644:	ec4b ab10 	vmov	d0, sl, fp
 8016648:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 801664c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8016650:	f002 f8fc 	bl	801884c <__ulp>
 8016654:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8016658:	ec53 2b10 	vmov	r2, r3, d0
 801665c:	f7f1 ff04 	bl	8008468 <__aeabi_dmul>
 8016660:	4652      	mov	r2, sl
 8016662:	465b      	mov	r3, fp
 8016664:	f7f1 fd4a 	bl	80080fc <__adddf3>
 8016668:	460b      	mov	r3, r1
 801666a:	4952      	ldr	r1, [pc, #328]	; (80167b4 <_strtod_l+0xb0c>)
 801666c:	4a56      	ldr	r2, [pc, #344]	; (80167c8 <_strtod_l+0xb20>)
 801666e:	4019      	ands	r1, r3
 8016670:	4291      	cmp	r1, r2
 8016672:	4682      	mov	sl, r0
 8016674:	d95b      	bls.n	801672e <_strtod_l+0xa86>
 8016676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016678:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801667c:	4293      	cmp	r3, r2
 801667e:	d103      	bne.n	8016688 <_strtod_l+0x9e0>
 8016680:	9b08      	ldr	r3, [sp, #32]
 8016682:	3301      	adds	r3, #1
 8016684:	f43f ad2e 	beq.w	80160e4 <_strtod_l+0x43c>
 8016688:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80167b8 <_strtod_l+0xb10>
 801668c:	f04f 3aff 	mov.w	sl, #4294967295
 8016690:	991c      	ldr	r1, [sp, #112]	; 0x70
 8016692:	4648      	mov	r0, r9
 8016694:	f001 fe42 	bl	801831c <_Bfree>
 8016698:	9905      	ldr	r1, [sp, #20]
 801669a:	4648      	mov	r0, r9
 801669c:	f001 fe3e 	bl	801831c <_Bfree>
 80166a0:	4641      	mov	r1, r8
 80166a2:	4648      	mov	r0, r9
 80166a4:	f001 fe3a 	bl	801831c <_Bfree>
 80166a8:	4621      	mov	r1, r4
 80166aa:	4648      	mov	r0, r9
 80166ac:	f001 fe36 	bl	801831c <_Bfree>
 80166b0:	e619      	b.n	80162e6 <_strtod_l+0x63e>
 80166b2:	f1ba 0f00 	cmp.w	sl, #0
 80166b6:	d11a      	bne.n	80166ee <_strtod_l+0xa46>
 80166b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80166bc:	b9eb      	cbnz	r3, 80166fa <_strtod_l+0xa52>
 80166be:	2200      	movs	r2, #0
 80166c0:	4b3f      	ldr	r3, [pc, #252]	; (80167c0 <_strtod_l+0xb18>)
 80166c2:	4630      	mov	r0, r6
 80166c4:	4639      	mov	r1, r7
 80166c6:	f7f2 f941 	bl	800894c <__aeabi_dcmplt>
 80166ca:	b9c8      	cbnz	r0, 8016700 <_strtod_l+0xa58>
 80166cc:	4630      	mov	r0, r6
 80166ce:	4639      	mov	r1, r7
 80166d0:	2200      	movs	r2, #0
 80166d2:	4b3e      	ldr	r3, [pc, #248]	; (80167cc <_strtod_l+0xb24>)
 80166d4:	f7f1 fec8 	bl	8008468 <__aeabi_dmul>
 80166d8:	4606      	mov	r6, r0
 80166da:	460f      	mov	r7, r1
 80166dc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80166e0:	9618      	str	r6, [sp, #96]	; 0x60
 80166e2:	9319      	str	r3, [sp, #100]	; 0x64
 80166e4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80166e8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80166ec:	e79c      	b.n	8016628 <_strtod_l+0x980>
 80166ee:	f1ba 0f01 	cmp.w	sl, #1
 80166f2:	d102      	bne.n	80166fa <_strtod_l+0xa52>
 80166f4:	2d00      	cmp	r5, #0
 80166f6:	f43f ad8e 	beq.w	8016216 <_strtod_l+0x56e>
 80166fa:	2200      	movs	r2, #0
 80166fc:	4b34      	ldr	r3, [pc, #208]	; (80167d0 <_strtod_l+0xb28>)
 80166fe:	e78f      	b.n	8016620 <_strtod_l+0x978>
 8016700:	2600      	movs	r6, #0
 8016702:	4f32      	ldr	r7, [pc, #200]	; (80167cc <_strtod_l+0xb24>)
 8016704:	e7ea      	b.n	80166dc <_strtod_l+0xa34>
 8016706:	4b31      	ldr	r3, [pc, #196]	; (80167cc <_strtod_l+0xb24>)
 8016708:	4630      	mov	r0, r6
 801670a:	4639      	mov	r1, r7
 801670c:	2200      	movs	r2, #0
 801670e:	f7f1 feab 	bl	8008468 <__aeabi_dmul>
 8016712:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016714:	4606      	mov	r6, r0
 8016716:	460f      	mov	r7, r1
 8016718:	b933      	cbnz	r3, 8016728 <_strtod_l+0xa80>
 801671a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801671e:	9010      	str	r0, [sp, #64]	; 0x40
 8016720:	9311      	str	r3, [sp, #68]	; 0x44
 8016722:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016726:	e7df      	b.n	80166e8 <_strtod_l+0xa40>
 8016728:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 801672c:	e7f9      	b.n	8016722 <_strtod_l+0xa7a>
 801672e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8016732:	9b04      	ldr	r3, [sp, #16]
 8016734:	2b00      	cmp	r3, #0
 8016736:	d1ab      	bne.n	8016690 <_strtod_l+0x9e8>
 8016738:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801673c:	0d1b      	lsrs	r3, r3, #20
 801673e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8016740:	051b      	lsls	r3, r3, #20
 8016742:	429a      	cmp	r2, r3
 8016744:	465d      	mov	r5, fp
 8016746:	d1a3      	bne.n	8016690 <_strtod_l+0x9e8>
 8016748:	4639      	mov	r1, r7
 801674a:	4630      	mov	r0, r6
 801674c:	f7f2 f93c 	bl	80089c8 <__aeabi_d2iz>
 8016750:	f7f1 fe20 	bl	8008394 <__aeabi_i2d>
 8016754:	460b      	mov	r3, r1
 8016756:	4602      	mov	r2, r0
 8016758:	4639      	mov	r1, r7
 801675a:	4630      	mov	r0, r6
 801675c:	f7f1 fccc 	bl	80080f8 <__aeabi_dsub>
 8016760:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016762:	4606      	mov	r6, r0
 8016764:	460f      	mov	r7, r1
 8016766:	b933      	cbnz	r3, 8016776 <_strtod_l+0xace>
 8016768:	f1ba 0f00 	cmp.w	sl, #0
 801676c:	d103      	bne.n	8016776 <_strtod_l+0xace>
 801676e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8016772:	2d00      	cmp	r5, #0
 8016774:	d06d      	beq.n	8016852 <_strtod_l+0xbaa>
 8016776:	a30a      	add	r3, pc, #40	; (adr r3, 80167a0 <_strtod_l+0xaf8>)
 8016778:	e9d3 2300 	ldrd	r2, r3, [r3]
 801677c:	4630      	mov	r0, r6
 801677e:	4639      	mov	r1, r7
 8016780:	f7f2 f8e4 	bl	800894c <__aeabi_dcmplt>
 8016784:	2800      	cmp	r0, #0
 8016786:	f47f acb8 	bne.w	80160fa <_strtod_l+0x452>
 801678a:	a307      	add	r3, pc, #28	; (adr r3, 80167a8 <_strtod_l+0xb00>)
 801678c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016790:	4630      	mov	r0, r6
 8016792:	4639      	mov	r1, r7
 8016794:	f7f2 f8f8 	bl	8008988 <__aeabi_dcmpgt>
 8016798:	2800      	cmp	r0, #0
 801679a:	f43f af79 	beq.w	8016690 <_strtod_l+0x9e8>
 801679e:	e4ac      	b.n	80160fa <_strtod_l+0x452>
 80167a0:	94a03595 	.word	0x94a03595
 80167a4:	3fdfffff 	.word	0x3fdfffff
 80167a8:	35afe535 	.word	0x35afe535
 80167ac:	3fe00000 	.word	0x3fe00000
 80167b0:	000fffff 	.word	0x000fffff
 80167b4:	7ff00000 	.word	0x7ff00000
 80167b8:	7fefffff 	.word	0x7fefffff
 80167bc:	39500000 	.word	0x39500000
 80167c0:	3ff00000 	.word	0x3ff00000
 80167c4:	7fe00000 	.word	0x7fe00000
 80167c8:	7c9fffff 	.word	0x7c9fffff
 80167cc:	3fe00000 	.word	0x3fe00000
 80167d0:	bff00000 	.word	0xbff00000
 80167d4:	9b04      	ldr	r3, [sp, #16]
 80167d6:	b333      	cbz	r3, 8016826 <_strtod_l+0xb7e>
 80167d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80167da:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80167de:	d822      	bhi.n	8016826 <_strtod_l+0xb7e>
 80167e0:	a327      	add	r3, pc, #156	; (adr r3, 8016880 <_strtod_l+0xbd8>)
 80167e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167e6:	4630      	mov	r0, r6
 80167e8:	4639      	mov	r1, r7
 80167ea:	f7f2 f8b9 	bl	8008960 <__aeabi_dcmple>
 80167ee:	b1a0      	cbz	r0, 801681a <_strtod_l+0xb72>
 80167f0:	4639      	mov	r1, r7
 80167f2:	4630      	mov	r0, r6
 80167f4:	f7f2 f910 	bl	8008a18 <__aeabi_d2uiz>
 80167f8:	2800      	cmp	r0, #0
 80167fa:	bf08      	it	eq
 80167fc:	2001      	moveq	r0, #1
 80167fe:	f7f1 fdb9 	bl	8008374 <__aeabi_ui2d>
 8016802:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016804:	4606      	mov	r6, r0
 8016806:	460f      	mov	r7, r1
 8016808:	bb03      	cbnz	r3, 801684c <_strtod_l+0xba4>
 801680a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801680e:	9012      	str	r0, [sp, #72]	; 0x48
 8016810:	9313      	str	r3, [sp, #76]	; 0x4c
 8016812:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8016816:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801681a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801681c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801681e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8016822:	1a9b      	subs	r3, r3, r2
 8016824:	930b      	str	r3, [sp, #44]	; 0x2c
 8016826:	ed9d 0b08 	vldr	d0, [sp, #32]
 801682a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 801682e:	f002 f80d 	bl	801884c <__ulp>
 8016832:	4650      	mov	r0, sl
 8016834:	ec53 2b10 	vmov	r2, r3, d0
 8016838:	4659      	mov	r1, fp
 801683a:	f7f1 fe15 	bl	8008468 <__aeabi_dmul>
 801683e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016842:	f7f1 fc5b 	bl	80080fc <__adddf3>
 8016846:	4682      	mov	sl, r0
 8016848:	468b      	mov	fp, r1
 801684a:	e772      	b.n	8016732 <_strtod_l+0xa8a>
 801684c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8016850:	e7df      	b.n	8016812 <_strtod_l+0xb6a>
 8016852:	a30d      	add	r3, pc, #52	; (adr r3, 8016888 <_strtod_l+0xbe0>)
 8016854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016858:	f7f2 f878 	bl	800894c <__aeabi_dcmplt>
 801685c:	e79c      	b.n	8016798 <_strtod_l+0xaf0>
 801685e:	2300      	movs	r3, #0
 8016860:	930d      	str	r3, [sp, #52]	; 0x34
 8016862:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8016864:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8016866:	6013      	str	r3, [r2, #0]
 8016868:	f7ff ba61 	b.w	8015d2e <_strtod_l+0x86>
 801686c:	2b65      	cmp	r3, #101	; 0x65
 801686e:	f04f 0200 	mov.w	r2, #0
 8016872:	f43f ab4e 	beq.w	8015f12 <_strtod_l+0x26a>
 8016876:	2101      	movs	r1, #1
 8016878:	4614      	mov	r4, r2
 801687a:	9104      	str	r1, [sp, #16]
 801687c:	f7ff bacb 	b.w	8015e16 <_strtod_l+0x16e>
 8016880:	ffc00000 	.word	0xffc00000
 8016884:	41dfffff 	.word	0x41dfffff
 8016888:	94a03595 	.word	0x94a03595
 801688c:	3fcfffff 	.word	0x3fcfffff

08016890 <_strtod_r>:
 8016890:	4b05      	ldr	r3, [pc, #20]	; (80168a8 <_strtod_r+0x18>)
 8016892:	681b      	ldr	r3, [r3, #0]
 8016894:	b410      	push	{r4}
 8016896:	6a1b      	ldr	r3, [r3, #32]
 8016898:	4c04      	ldr	r4, [pc, #16]	; (80168ac <_strtod_r+0x1c>)
 801689a:	2b00      	cmp	r3, #0
 801689c:	bf08      	it	eq
 801689e:	4623      	moveq	r3, r4
 80168a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80168a4:	f7ff ba00 	b.w	8015ca8 <_strtod_l>
 80168a8:	20000028 	.word	0x20000028
 80168ac:	2000008c 	.word	0x2000008c

080168b0 <_strtol_l.isra.0>:
 80168b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80168b4:	4680      	mov	r8, r0
 80168b6:	4689      	mov	r9, r1
 80168b8:	4692      	mov	sl, r2
 80168ba:	461e      	mov	r6, r3
 80168bc:	460f      	mov	r7, r1
 80168be:	463d      	mov	r5, r7
 80168c0:	9808      	ldr	r0, [sp, #32]
 80168c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80168c6:	f001 fc55 	bl	8018174 <__locale_ctype_ptr_l>
 80168ca:	4420      	add	r0, r4
 80168cc:	7843      	ldrb	r3, [r0, #1]
 80168ce:	f013 0308 	ands.w	r3, r3, #8
 80168d2:	d132      	bne.n	801693a <_strtol_l.isra.0+0x8a>
 80168d4:	2c2d      	cmp	r4, #45	; 0x2d
 80168d6:	d132      	bne.n	801693e <_strtol_l.isra.0+0x8e>
 80168d8:	787c      	ldrb	r4, [r7, #1]
 80168da:	1cbd      	adds	r5, r7, #2
 80168dc:	2201      	movs	r2, #1
 80168de:	2e00      	cmp	r6, #0
 80168e0:	d05d      	beq.n	801699e <_strtol_l.isra.0+0xee>
 80168e2:	2e10      	cmp	r6, #16
 80168e4:	d109      	bne.n	80168fa <_strtol_l.isra.0+0x4a>
 80168e6:	2c30      	cmp	r4, #48	; 0x30
 80168e8:	d107      	bne.n	80168fa <_strtol_l.isra.0+0x4a>
 80168ea:	782b      	ldrb	r3, [r5, #0]
 80168ec:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80168f0:	2b58      	cmp	r3, #88	; 0x58
 80168f2:	d14f      	bne.n	8016994 <_strtol_l.isra.0+0xe4>
 80168f4:	786c      	ldrb	r4, [r5, #1]
 80168f6:	2610      	movs	r6, #16
 80168f8:	3502      	adds	r5, #2
 80168fa:	2a00      	cmp	r2, #0
 80168fc:	bf14      	ite	ne
 80168fe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8016902:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8016906:	2700      	movs	r7, #0
 8016908:	fbb1 fcf6 	udiv	ip, r1, r6
 801690c:	4638      	mov	r0, r7
 801690e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8016912:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8016916:	2b09      	cmp	r3, #9
 8016918:	d817      	bhi.n	801694a <_strtol_l.isra.0+0x9a>
 801691a:	461c      	mov	r4, r3
 801691c:	42a6      	cmp	r6, r4
 801691e:	dd23      	ble.n	8016968 <_strtol_l.isra.0+0xb8>
 8016920:	1c7b      	adds	r3, r7, #1
 8016922:	d007      	beq.n	8016934 <_strtol_l.isra.0+0x84>
 8016924:	4584      	cmp	ip, r0
 8016926:	d31c      	bcc.n	8016962 <_strtol_l.isra.0+0xb2>
 8016928:	d101      	bne.n	801692e <_strtol_l.isra.0+0x7e>
 801692a:	45a6      	cmp	lr, r4
 801692c:	db19      	blt.n	8016962 <_strtol_l.isra.0+0xb2>
 801692e:	fb00 4006 	mla	r0, r0, r6, r4
 8016932:	2701      	movs	r7, #1
 8016934:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016938:	e7eb      	b.n	8016912 <_strtol_l.isra.0+0x62>
 801693a:	462f      	mov	r7, r5
 801693c:	e7bf      	b.n	80168be <_strtol_l.isra.0+0xe>
 801693e:	2c2b      	cmp	r4, #43	; 0x2b
 8016940:	bf04      	itt	eq
 8016942:	1cbd      	addeq	r5, r7, #2
 8016944:	787c      	ldrbeq	r4, [r7, #1]
 8016946:	461a      	mov	r2, r3
 8016948:	e7c9      	b.n	80168de <_strtol_l.isra.0+0x2e>
 801694a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 801694e:	2b19      	cmp	r3, #25
 8016950:	d801      	bhi.n	8016956 <_strtol_l.isra.0+0xa6>
 8016952:	3c37      	subs	r4, #55	; 0x37
 8016954:	e7e2      	b.n	801691c <_strtol_l.isra.0+0x6c>
 8016956:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 801695a:	2b19      	cmp	r3, #25
 801695c:	d804      	bhi.n	8016968 <_strtol_l.isra.0+0xb8>
 801695e:	3c57      	subs	r4, #87	; 0x57
 8016960:	e7dc      	b.n	801691c <_strtol_l.isra.0+0x6c>
 8016962:	f04f 37ff 	mov.w	r7, #4294967295
 8016966:	e7e5      	b.n	8016934 <_strtol_l.isra.0+0x84>
 8016968:	1c7b      	adds	r3, r7, #1
 801696a:	d108      	bne.n	801697e <_strtol_l.isra.0+0xce>
 801696c:	2322      	movs	r3, #34	; 0x22
 801696e:	f8c8 3000 	str.w	r3, [r8]
 8016972:	4608      	mov	r0, r1
 8016974:	f1ba 0f00 	cmp.w	sl, #0
 8016978:	d107      	bne.n	801698a <_strtol_l.isra.0+0xda>
 801697a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801697e:	b102      	cbz	r2, 8016982 <_strtol_l.isra.0+0xd2>
 8016980:	4240      	negs	r0, r0
 8016982:	f1ba 0f00 	cmp.w	sl, #0
 8016986:	d0f8      	beq.n	801697a <_strtol_l.isra.0+0xca>
 8016988:	b10f      	cbz	r7, 801698e <_strtol_l.isra.0+0xde>
 801698a:	f105 39ff 	add.w	r9, r5, #4294967295
 801698e:	f8ca 9000 	str.w	r9, [sl]
 8016992:	e7f2      	b.n	801697a <_strtol_l.isra.0+0xca>
 8016994:	2430      	movs	r4, #48	; 0x30
 8016996:	2e00      	cmp	r6, #0
 8016998:	d1af      	bne.n	80168fa <_strtol_l.isra.0+0x4a>
 801699a:	2608      	movs	r6, #8
 801699c:	e7ad      	b.n	80168fa <_strtol_l.isra.0+0x4a>
 801699e:	2c30      	cmp	r4, #48	; 0x30
 80169a0:	d0a3      	beq.n	80168ea <_strtol_l.isra.0+0x3a>
 80169a2:	260a      	movs	r6, #10
 80169a4:	e7a9      	b.n	80168fa <_strtol_l.isra.0+0x4a>
	...

080169a8 <_strtol_r>:
 80169a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80169aa:	4c06      	ldr	r4, [pc, #24]	; (80169c4 <_strtol_r+0x1c>)
 80169ac:	4d06      	ldr	r5, [pc, #24]	; (80169c8 <_strtol_r+0x20>)
 80169ae:	6824      	ldr	r4, [r4, #0]
 80169b0:	6a24      	ldr	r4, [r4, #32]
 80169b2:	2c00      	cmp	r4, #0
 80169b4:	bf08      	it	eq
 80169b6:	462c      	moveq	r4, r5
 80169b8:	9400      	str	r4, [sp, #0]
 80169ba:	f7ff ff79 	bl	80168b0 <_strtol_l.isra.0>
 80169be:	b003      	add	sp, #12
 80169c0:	bd30      	pop	{r4, r5, pc}
 80169c2:	bf00      	nop
 80169c4:	20000028 	.word	0x20000028
 80169c8:	2000008c 	.word	0x2000008c

080169cc <__swbuf_r>:
 80169cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80169ce:	460e      	mov	r6, r1
 80169d0:	4614      	mov	r4, r2
 80169d2:	4605      	mov	r5, r0
 80169d4:	b118      	cbz	r0, 80169de <__swbuf_r+0x12>
 80169d6:	6983      	ldr	r3, [r0, #24]
 80169d8:	b90b      	cbnz	r3, 80169de <__swbuf_r+0x12>
 80169da:	f000 ffff 	bl	80179dc <__sinit>
 80169de:	4b21      	ldr	r3, [pc, #132]	; (8016a64 <__swbuf_r+0x98>)
 80169e0:	429c      	cmp	r4, r3
 80169e2:	d12a      	bne.n	8016a3a <__swbuf_r+0x6e>
 80169e4:	686c      	ldr	r4, [r5, #4]
 80169e6:	69a3      	ldr	r3, [r4, #24]
 80169e8:	60a3      	str	r3, [r4, #8]
 80169ea:	89a3      	ldrh	r3, [r4, #12]
 80169ec:	071a      	lsls	r2, r3, #28
 80169ee:	d52e      	bpl.n	8016a4e <__swbuf_r+0x82>
 80169f0:	6923      	ldr	r3, [r4, #16]
 80169f2:	b363      	cbz	r3, 8016a4e <__swbuf_r+0x82>
 80169f4:	6923      	ldr	r3, [r4, #16]
 80169f6:	6820      	ldr	r0, [r4, #0]
 80169f8:	1ac0      	subs	r0, r0, r3
 80169fa:	6963      	ldr	r3, [r4, #20]
 80169fc:	b2f6      	uxtb	r6, r6
 80169fe:	4283      	cmp	r3, r0
 8016a00:	4637      	mov	r7, r6
 8016a02:	dc04      	bgt.n	8016a0e <__swbuf_r+0x42>
 8016a04:	4621      	mov	r1, r4
 8016a06:	4628      	mov	r0, r5
 8016a08:	f000 ff6c 	bl	80178e4 <_fflush_r>
 8016a0c:	bb28      	cbnz	r0, 8016a5a <__swbuf_r+0x8e>
 8016a0e:	68a3      	ldr	r3, [r4, #8]
 8016a10:	3b01      	subs	r3, #1
 8016a12:	60a3      	str	r3, [r4, #8]
 8016a14:	6823      	ldr	r3, [r4, #0]
 8016a16:	1c5a      	adds	r2, r3, #1
 8016a18:	6022      	str	r2, [r4, #0]
 8016a1a:	701e      	strb	r6, [r3, #0]
 8016a1c:	6963      	ldr	r3, [r4, #20]
 8016a1e:	3001      	adds	r0, #1
 8016a20:	4283      	cmp	r3, r0
 8016a22:	d004      	beq.n	8016a2e <__swbuf_r+0x62>
 8016a24:	89a3      	ldrh	r3, [r4, #12]
 8016a26:	07db      	lsls	r3, r3, #31
 8016a28:	d519      	bpl.n	8016a5e <__swbuf_r+0x92>
 8016a2a:	2e0a      	cmp	r6, #10
 8016a2c:	d117      	bne.n	8016a5e <__swbuf_r+0x92>
 8016a2e:	4621      	mov	r1, r4
 8016a30:	4628      	mov	r0, r5
 8016a32:	f000 ff57 	bl	80178e4 <_fflush_r>
 8016a36:	b190      	cbz	r0, 8016a5e <__swbuf_r+0x92>
 8016a38:	e00f      	b.n	8016a5a <__swbuf_r+0x8e>
 8016a3a:	4b0b      	ldr	r3, [pc, #44]	; (8016a68 <__swbuf_r+0x9c>)
 8016a3c:	429c      	cmp	r4, r3
 8016a3e:	d101      	bne.n	8016a44 <__swbuf_r+0x78>
 8016a40:	68ac      	ldr	r4, [r5, #8]
 8016a42:	e7d0      	b.n	80169e6 <__swbuf_r+0x1a>
 8016a44:	4b09      	ldr	r3, [pc, #36]	; (8016a6c <__swbuf_r+0xa0>)
 8016a46:	429c      	cmp	r4, r3
 8016a48:	bf08      	it	eq
 8016a4a:	68ec      	ldreq	r4, [r5, #12]
 8016a4c:	e7cb      	b.n	80169e6 <__swbuf_r+0x1a>
 8016a4e:	4621      	mov	r1, r4
 8016a50:	4628      	mov	r0, r5
 8016a52:	f000 f80d 	bl	8016a70 <__swsetup_r>
 8016a56:	2800      	cmp	r0, #0
 8016a58:	d0cc      	beq.n	80169f4 <__swbuf_r+0x28>
 8016a5a:	f04f 37ff 	mov.w	r7, #4294967295
 8016a5e:	4638      	mov	r0, r7
 8016a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016a62:	bf00      	nop
 8016a64:	0801a110 	.word	0x0801a110
 8016a68:	0801a130 	.word	0x0801a130
 8016a6c:	0801a0f0 	.word	0x0801a0f0

08016a70 <__swsetup_r>:
 8016a70:	4b32      	ldr	r3, [pc, #200]	; (8016b3c <__swsetup_r+0xcc>)
 8016a72:	b570      	push	{r4, r5, r6, lr}
 8016a74:	681d      	ldr	r5, [r3, #0]
 8016a76:	4606      	mov	r6, r0
 8016a78:	460c      	mov	r4, r1
 8016a7a:	b125      	cbz	r5, 8016a86 <__swsetup_r+0x16>
 8016a7c:	69ab      	ldr	r3, [r5, #24]
 8016a7e:	b913      	cbnz	r3, 8016a86 <__swsetup_r+0x16>
 8016a80:	4628      	mov	r0, r5
 8016a82:	f000 ffab 	bl	80179dc <__sinit>
 8016a86:	4b2e      	ldr	r3, [pc, #184]	; (8016b40 <__swsetup_r+0xd0>)
 8016a88:	429c      	cmp	r4, r3
 8016a8a:	d10f      	bne.n	8016aac <__swsetup_r+0x3c>
 8016a8c:	686c      	ldr	r4, [r5, #4]
 8016a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016a92:	b29a      	uxth	r2, r3
 8016a94:	0715      	lsls	r5, r2, #28
 8016a96:	d42c      	bmi.n	8016af2 <__swsetup_r+0x82>
 8016a98:	06d0      	lsls	r0, r2, #27
 8016a9a:	d411      	bmi.n	8016ac0 <__swsetup_r+0x50>
 8016a9c:	2209      	movs	r2, #9
 8016a9e:	6032      	str	r2, [r6, #0]
 8016aa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016aa4:	81a3      	strh	r3, [r4, #12]
 8016aa6:	f04f 30ff 	mov.w	r0, #4294967295
 8016aaa:	e03e      	b.n	8016b2a <__swsetup_r+0xba>
 8016aac:	4b25      	ldr	r3, [pc, #148]	; (8016b44 <__swsetup_r+0xd4>)
 8016aae:	429c      	cmp	r4, r3
 8016ab0:	d101      	bne.n	8016ab6 <__swsetup_r+0x46>
 8016ab2:	68ac      	ldr	r4, [r5, #8]
 8016ab4:	e7eb      	b.n	8016a8e <__swsetup_r+0x1e>
 8016ab6:	4b24      	ldr	r3, [pc, #144]	; (8016b48 <__swsetup_r+0xd8>)
 8016ab8:	429c      	cmp	r4, r3
 8016aba:	bf08      	it	eq
 8016abc:	68ec      	ldreq	r4, [r5, #12]
 8016abe:	e7e6      	b.n	8016a8e <__swsetup_r+0x1e>
 8016ac0:	0751      	lsls	r1, r2, #29
 8016ac2:	d512      	bpl.n	8016aea <__swsetup_r+0x7a>
 8016ac4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016ac6:	b141      	cbz	r1, 8016ada <__swsetup_r+0x6a>
 8016ac8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016acc:	4299      	cmp	r1, r3
 8016ace:	d002      	beq.n	8016ad6 <__swsetup_r+0x66>
 8016ad0:	4630      	mov	r0, r6
 8016ad2:	f001 fffd 	bl	8018ad0 <_free_r>
 8016ad6:	2300      	movs	r3, #0
 8016ad8:	6363      	str	r3, [r4, #52]	; 0x34
 8016ada:	89a3      	ldrh	r3, [r4, #12]
 8016adc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8016ae0:	81a3      	strh	r3, [r4, #12]
 8016ae2:	2300      	movs	r3, #0
 8016ae4:	6063      	str	r3, [r4, #4]
 8016ae6:	6923      	ldr	r3, [r4, #16]
 8016ae8:	6023      	str	r3, [r4, #0]
 8016aea:	89a3      	ldrh	r3, [r4, #12]
 8016aec:	f043 0308 	orr.w	r3, r3, #8
 8016af0:	81a3      	strh	r3, [r4, #12]
 8016af2:	6923      	ldr	r3, [r4, #16]
 8016af4:	b94b      	cbnz	r3, 8016b0a <__swsetup_r+0x9a>
 8016af6:	89a3      	ldrh	r3, [r4, #12]
 8016af8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016afc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016b00:	d003      	beq.n	8016b0a <__swsetup_r+0x9a>
 8016b02:	4621      	mov	r1, r4
 8016b04:	4630      	mov	r0, r6
 8016b06:	f001 fb7b 	bl	8018200 <__smakebuf_r>
 8016b0a:	89a2      	ldrh	r2, [r4, #12]
 8016b0c:	f012 0301 	ands.w	r3, r2, #1
 8016b10:	d00c      	beq.n	8016b2c <__swsetup_r+0xbc>
 8016b12:	2300      	movs	r3, #0
 8016b14:	60a3      	str	r3, [r4, #8]
 8016b16:	6963      	ldr	r3, [r4, #20]
 8016b18:	425b      	negs	r3, r3
 8016b1a:	61a3      	str	r3, [r4, #24]
 8016b1c:	6923      	ldr	r3, [r4, #16]
 8016b1e:	b953      	cbnz	r3, 8016b36 <__swsetup_r+0xc6>
 8016b20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016b24:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8016b28:	d1ba      	bne.n	8016aa0 <__swsetup_r+0x30>
 8016b2a:	bd70      	pop	{r4, r5, r6, pc}
 8016b2c:	0792      	lsls	r2, r2, #30
 8016b2e:	bf58      	it	pl
 8016b30:	6963      	ldrpl	r3, [r4, #20]
 8016b32:	60a3      	str	r3, [r4, #8]
 8016b34:	e7f2      	b.n	8016b1c <__swsetup_r+0xac>
 8016b36:	2000      	movs	r0, #0
 8016b38:	e7f7      	b.n	8016b2a <__swsetup_r+0xba>
 8016b3a:	bf00      	nop
 8016b3c:	20000028 	.word	0x20000028
 8016b40:	0801a110 	.word	0x0801a110
 8016b44:	0801a130 	.word	0x0801a130
 8016b48:	0801a0f0 	.word	0x0801a0f0

08016b4c <quorem>:
 8016b4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b50:	6903      	ldr	r3, [r0, #16]
 8016b52:	690c      	ldr	r4, [r1, #16]
 8016b54:	42a3      	cmp	r3, r4
 8016b56:	4680      	mov	r8, r0
 8016b58:	f2c0 8082 	blt.w	8016c60 <quorem+0x114>
 8016b5c:	3c01      	subs	r4, #1
 8016b5e:	f101 0714 	add.w	r7, r1, #20
 8016b62:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8016b66:	f100 0614 	add.w	r6, r0, #20
 8016b6a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8016b6e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8016b72:	eb06 030c 	add.w	r3, r6, ip
 8016b76:	3501      	adds	r5, #1
 8016b78:	eb07 090c 	add.w	r9, r7, ip
 8016b7c:	9301      	str	r3, [sp, #4]
 8016b7e:	fbb0 f5f5 	udiv	r5, r0, r5
 8016b82:	b395      	cbz	r5, 8016bea <quorem+0x9e>
 8016b84:	f04f 0a00 	mov.w	sl, #0
 8016b88:	4638      	mov	r0, r7
 8016b8a:	46b6      	mov	lr, r6
 8016b8c:	46d3      	mov	fp, sl
 8016b8e:	f850 2b04 	ldr.w	r2, [r0], #4
 8016b92:	b293      	uxth	r3, r2
 8016b94:	fb05 a303 	mla	r3, r5, r3, sl
 8016b98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016b9c:	b29b      	uxth	r3, r3
 8016b9e:	ebab 0303 	sub.w	r3, fp, r3
 8016ba2:	0c12      	lsrs	r2, r2, #16
 8016ba4:	f8de b000 	ldr.w	fp, [lr]
 8016ba8:	fb05 a202 	mla	r2, r5, r2, sl
 8016bac:	fa13 f38b 	uxtah	r3, r3, fp
 8016bb0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8016bb4:	fa1f fb82 	uxth.w	fp, r2
 8016bb8:	f8de 2000 	ldr.w	r2, [lr]
 8016bbc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8016bc0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016bc4:	b29b      	uxth	r3, r3
 8016bc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016bca:	4581      	cmp	r9, r0
 8016bcc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8016bd0:	f84e 3b04 	str.w	r3, [lr], #4
 8016bd4:	d2db      	bcs.n	8016b8e <quorem+0x42>
 8016bd6:	f856 300c 	ldr.w	r3, [r6, ip]
 8016bda:	b933      	cbnz	r3, 8016bea <quorem+0x9e>
 8016bdc:	9b01      	ldr	r3, [sp, #4]
 8016bde:	3b04      	subs	r3, #4
 8016be0:	429e      	cmp	r6, r3
 8016be2:	461a      	mov	r2, r3
 8016be4:	d330      	bcc.n	8016c48 <quorem+0xfc>
 8016be6:	f8c8 4010 	str.w	r4, [r8, #16]
 8016bea:	4640      	mov	r0, r8
 8016bec:	f001 fdb6 	bl	801875c <__mcmp>
 8016bf0:	2800      	cmp	r0, #0
 8016bf2:	db25      	blt.n	8016c40 <quorem+0xf4>
 8016bf4:	3501      	adds	r5, #1
 8016bf6:	4630      	mov	r0, r6
 8016bf8:	f04f 0c00 	mov.w	ip, #0
 8016bfc:	f857 2b04 	ldr.w	r2, [r7], #4
 8016c00:	f8d0 e000 	ldr.w	lr, [r0]
 8016c04:	b293      	uxth	r3, r2
 8016c06:	ebac 0303 	sub.w	r3, ip, r3
 8016c0a:	0c12      	lsrs	r2, r2, #16
 8016c0c:	fa13 f38e 	uxtah	r3, r3, lr
 8016c10:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8016c14:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8016c18:	b29b      	uxth	r3, r3
 8016c1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016c1e:	45b9      	cmp	r9, r7
 8016c20:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8016c24:	f840 3b04 	str.w	r3, [r0], #4
 8016c28:	d2e8      	bcs.n	8016bfc <quorem+0xb0>
 8016c2a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8016c2e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8016c32:	b92a      	cbnz	r2, 8016c40 <quorem+0xf4>
 8016c34:	3b04      	subs	r3, #4
 8016c36:	429e      	cmp	r6, r3
 8016c38:	461a      	mov	r2, r3
 8016c3a:	d30b      	bcc.n	8016c54 <quorem+0x108>
 8016c3c:	f8c8 4010 	str.w	r4, [r8, #16]
 8016c40:	4628      	mov	r0, r5
 8016c42:	b003      	add	sp, #12
 8016c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c48:	6812      	ldr	r2, [r2, #0]
 8016c4a:	3b04      	subs	r3, #4
 8016c4c:	2a00      	cmp	r2, #0
 8016c4e:	d1ca      	bne.n	8016be6 <quorem+0x9a>
 8016c50:	3c01      	subs	r4, #1
 8016c52:	e7c5      	b.n	8016be0 <quorem+0x94>
 8016c54:	6812      	ldr	r2, [r2, #0]
 8016c56:	3b04      	subs	r3, #4
 8016c58:	2a00      	cmp	r2, #0
 8016c5a:	d1ef      	bne.n	8016c3c <quorem+0xf0>
 8016c5c:	3c01      	subs	r4, #1
 8016c5e:	e7ea      	b.n	8016c36 <quorem+0xea>
 8016c60:	2000      	movs	r0, #0
 8016c62:	e7ee      	b.n	8016c42 <quorem+0xf6>
 8016c64:	0000      	movs	r0, r0
	...

08016c68 <_dtoa_r>:
 8016c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c6c:	ec57 6b10 	vmov	r6, r7, d0
 8016c70:	b097      	sub	sp, #92	; 0x5c
 8016c72:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016c74:	9106      	str	r1, [sp, #24]
 8016c76:	4604      	mov	r4, r0
 8016c78:	920b      	str	r2, [sp, #44]	; 0x2c
 8016c7a:	9312      	str	r3, [sp, #72]	; 0x48
 8016c7c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8016c80:	e9cd 6700 	strd	r6, r7, [sp]
 8016c84:	b93d      	cbnz	r5, 8016c96 <_dtoa_r+0x2e>
 8016c86:	2010      	movs	r0, #16
 8016c88:	f001 fafa 	bl	8018280 <malloc>
 8016c8c:	6260      	str	r0, [r4, #36]	; 0x24
 8016c8e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016c92:	6005      	str	r5, [r0, #0]
 8016c94:	60c5      	str	r5, [r0, #12]
 8016c96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016c98:	6819      	ldr	r1, [r3, #0]
 8016c9a:	b151      	cbz	r1, 8016cb2 <_dtoa_r+0x4a>
 8016c9c:	685a      	ldr	r2, [r3, #4]
 8016c9e:	604a      	str	r2, [r1, #4]
 8016ca0:	2301      	movs	r3, #1
 8016ca2:	4093      	lsls	r3, r2
 8016ca4:	608b      	str	r3, [r1, #8]
 8016ca6:	4620      	mov	r0, r4
 8016ca8:	f001 fb38 	bl	801831c <_Bfree>
 8016cac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016cae:	2200      	movs	r2, #0
 8016cb0:	601a      	str	r2, [r3, #0]
 8016cb2:	1e3b      	subs	r3, r7, #0
 8016cb4:	bfbb      	ittet	lt
 8016cb6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8016cba:	9301      	strlt	r3, [sp, #4]
 8016cbc:	2300      	movge	r3, #0
 8016cbe:	2201      	movlt	r2, #1
 8016cc0:	bfac      	ite	ge
 8016cc2:	f8c8 3000 	strge.w	r3, [r8]
 8016cc6:	f8c8 2000 	strlt.w	r2, [r8]
 8016cca:	4baf      	ldr	r3, [pc, #700]	; (8016f88 <_dtoa_r+0x320>)
 8016ccc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8016cd0:	ea33 0308 	bics.w	r3, r3, r8
 8016cd4:	d114      	bne.n	8016d00 <_dtoa_r+0x98>
 8016cd6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016cd8:	f242 730f 	movw	r3, #9999	; 0x270f
 8016cdc:	6013      	str	r3, [r2, #0]
 8016cde:	9b00      	ldr	r3, [sp, #0]
 8016ce0:	b923      	cbnz	r3, 8016cec <_dtoa_r+0x84>
 8016ce2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8016ce6:	2800      	cmp	r0, #0
 8016ce8:	f000 8542 	beq.w	8017770 <_dtoa_r+0xb08>
 8016cec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016cee:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8016f9c <_dtoa_r+0x334>
 8016cf2:	2b00      	cmp	r3, #0
 8016cf4:	f000 8544 	beq.w	8017780 <_dtoa_r+0xb18>
 8016cf8:	f10b 0303 	add.w	r3, fp, #3
 8016cfc:	f000 bd3e 	b.w	801777c <_dtoa_r+0xb14>
 8016d00:	e9dd 6700 	ldrd	r6, r7, [sp]
 8016d04:	2200      	movs	r2, #0
 8016d06:	2300      	movs	r3, #0
 8016d08:	4630      	mov	r0, r6
 8016d0a:	4639      	mov	r1, r7
 8016d0c:	f7f1 fe14 	bl	8008938 <__aeabi_dcmpeq>
 8016d10:	4681      	mov	r9, r0
 8016d12:	b168      	cbz	r0, 8016d30 <_dtoa_r+0xc8>
 8016d14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8016d16:	2301      	movs	r3, #1
 8016d18:	6013      	str	r3, [r2, #0]
 8016d1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016d1c:	2b00      	cmp	r3, #0
 8016d1e:	f000 8524 	beq.w	801776a <_dtoa_r+0xb02>
 8016d22:	4b9a      	ldr	r3, [pc, #616]	; (8016f8c <_dtoa_r+0x324>)
 8016d24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8016d26:	f103 3bff 	add.w	fp, r3, #4294967295
 8016d2a:	6013      	str	r3, [r2, #0]
 8016d2c:	f000 bd28 	b.w	8017780 <_dtoa_r+0xb18>
 8016d30:	aa14      	add	r2, sp, #80	; 0x50
 8016d32:	a915      	add	r1, sp, #84	; 0x54
 8016d34:	ec47 6b10 	vmov	d0, r6, r7
 8016d38:	4620      	mov	r0, r4
 8016d3a:	f001 fdfd 	bl	8018938 <__d2b>
 8016d3e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8016d42:	9004      	str	r0, [sp, #16]
 8016d44:	2d00      	cmp	r5, #0
 8016d46:	d07c      	beq.n	8016e42 <_dtoa_r+0x1da>
 8016d48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8016d4c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8016d50:	46b2      	mov	sl, r6
 8016d52:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8016d56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8016d5a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8016d5e:	2200      	movs	r2, #0
 8016d60:	4b8b      	ldr	r3, [pc, #556]	; (8016f90 <_dtoa_r+0x328>)
 8016d62:	4650      	mov	r0, sl
 8016d64:	4659      	mov	r1, fp
 8016d66:	f7f1 f9c7 	bl	80080f8 <__aeabi_dsub>
 8016d6a:	a381      	add	r3, pc, #516	; (adr r3, 8016f70 <_dtoa_r+0x308>)
 8016d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d70:	f7f1 fb7a 	bl	8008468 <__aeabi_dmul>
 8016d74:	a380      	add	r3, pc, #512	; (adr r3, 8016f78 <_dtoa_r+0x310>)
 8016d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d7a:	f7f1 f9bf 	bl	80080fc <__adddf3>
 8016d7e:	4606      	mov	r6, r0
 8016d80:	4628      	mov	r0, r5
 8016d82:	460f      	mov	r7, r1
 8016d84:	f7f1 fb06 	bl	8008394 <__aeabi_i2d>
 8016d88:	a37d      	add	r3, pc, #500	; (adr r3, 8016f80 <_dtoa_r+0x318>)
 8016d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016d8e:	f7f1 fb6b 	bl	8008468 <__aeabi_dmul>
 8016d92:	4602      	mov	r2, r0
 8016d94:	460b      	mov	r3, r1
 8016d96:	4630      	mov	r0, r6
 8016d98:	4639      	mov	r1, r7
 8016d9a:	f7f1 f9af 	bl	80080fc <__adddf3>
 8016d9e:	4606      	mov	r6, r0
 8016da0:	460f      	mov	r7, r1
 8016da2:	f7f1 fe11 	bl	80089c8 <__aeabi_d2iz>
 8016da6:	2200      	movs	r2, #0
 8016da8:	4682      	mov	sl, r0
 8016daa:	2300      	movs	r3, #0
 8016dac:	4630      	mov	r0, r6
 8016dae:	4639      	mov	r1, r7
 8016db0:	f7f1 fdcc 	bl	800894c <__aeabi_dcmplt>
 8016db4:	b148      	cbz	r0, 8016dca <_dtoa_r+0x162>
 8016db6:	4650      	mov	r0, sl
 8016db8:	f7f1 faec 	bl	8008394 <__aeabi_i2d>
 8016dbc:	4632      	mov	r2, r6
 8016dbe:	463b      	mov	r3, r7
 8016dc0:	f7f1 fdba 	bl	8008938 <__aeabi_dcmpeq>
 8016dc4:	b908      	cbnz	r0, 8016dca <_dtoa_r+0x162>
 8016dc6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016dca:	f1ba 0f16 	cmp.w	sl, #22
 8016dce:	d859      	bhi.n	8016e84 <_dtoa_r+0x21c>
 8016dd0:	4970      	ldr	r1, [pc, #448]	; (8016f94 <_dtoa_r+0x32c>)
 8016dd2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8016dd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016dda:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016dde:	f7f1 fdd3 	bl	8008988 <__aeabi_dcmpgt>
 8016de2:	2800      	cmp	r0, #0
 8016de4:	d050      	beq.n	8016e88 <_dtoa_r+0x220>
 8016de6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016dea:	2300      	movs	r3, #0
 8016dec:	930f      	str	r3, [sp, #60]	; 0x3c
 8016dee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016df0:	1b5d      	subs	r5, r3, r5
 8016df2:	f1b5 0801 	subs.w	r8, r5, #1
 8016df6:	bf49      	itett	mi
 8016df8:	f1c5 0301 	rsbmi	r3, r5, #1
 8016dfc:	2300      	movpl	r3, #0
 8016dfe:	9305      	strmi	r3, [sp, #20]
 8016e00:	f04f 0800 	movmi.w	r8, #0
 8016e04:	bf58      	it	pl
 8016e06:	9305      	strpl	r3, [sp, #20]
 8016e08:	f1ba 0f00 	cmp.w	sl, #0
 8016e0c:	db3e      	blt.n	8016e8c <_dtoa_r+0x224>
 8016e0e:	2300      	movs	r3, #0
 8016e10:	44d0      	add	r8, sl
 8016e12:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8016e16:	9307      	str	r3, [sp, #28]
 8016e18:	9b06      	ldr	r3, [sp, #24]
 8016e1a:	2b09      	cmp	r3, #9
 8016e1c:	f200 8090 	bhi.w	8016f40 <_dtoa_r+0x2d8>
 8016e20:	2b05      	cmp	r3, #5
 8016e22:	bfc4      	itt	gt
 8016e24:	3b04      	subgt	r3, #4
 8016e26:	9306      	strgt	r3, [sp, #24]
 8016e28:	9b06      	ldr	r3, [sp, #24]
 8016e2a:	f1a3 0302 	sub.w	r3, r3, #2
 8016e2e:	bfcc      	ite	gt
 8016e30:	2500      	movgt	r5, #0
 8016e32:	2501      	movle	r5, #1
 8016e34:	2b03      	cmp	r3, #3
 8016e36:	f200 808f 	bhi.w	8016f58 <_dtoa_r+0x2f0>
 8016e3a:	e8df f003 	tbb	[pc, r3]
 8016e3e:	7f7d      	.short	0x7f7d
 8016e40:	7131      	.short	0x7131
 8016e42:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8016e46:	441d      	add	r5, r3
 8016e48:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8016e4c:	2820      	cmp	r0, #32
 8016e4e:	dd13      	ble.n	8016e78 <_dtoa_r+0x210>
 8016e50:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8016e54:	9b00      	ldr	r3, [sp, #0]
 8016e56:	fa08 f800 	lsl.w	r8, r8, r0
 8016e5a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8016e5e:	fa23 f000 	lsr.w	r0, r3, r0
 8016e62:	ea48 0000 	orr.w	r0, r8, r0
 8016e66:	f7f1 fa85 	bl	8008374 <__aeabi_ui2d>
 8016e6a:	2301      	movs	r3, #1
 8016e6c:	4682      	mov	sl, r0
 8016e6e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8016e72:	3d01      	subs	r5, #1
 8016e74:	9313      	str	r3, [sp, #76]	; 0x4c
 8016e76:	e772      	b.n	8016d5e <_dtoa_r+0xf6>
 8016e78:	9b00      	ldr	r3, [sp, #0]
 8016e7a:	f1c0 0020 	rsb	r0, r0, #32
 8016e7e:	fa03 f000 	lsl.w	r0, r3, r0
 8016e82:	e7f0      	b.n	8016e66 <_dtoa_r+0x1fe>
 8016e84:	2301      	movs	r3, #1
 8016e86:	e7b1      	b.n	8016dec <_dtoa_r+0x184>
 8016e88:	900f      	str	r0, [sp, #60]	; 0x3c
 8016e8a:	e7b0      	b.n	8016dee <_dtoa_r+0x186>
 8016e8c:	9b05      	ldr	r3, [sp, #20]
 8016e8e:	eba3 030a 	sub.w	r3, r3, sl
 8016e92:	9305      	str	r3, [sp, #20]
 8016e94:	f1ca 0300 	rsb	r3, sl, #0
 8016e98:	9307      	str	r3, [sp, #28]
 8016e9a:	2300      	movs	r3, #0
 8016e9c:	930e      	str	r3, [sp, #56]	; 0x38
 8016e9e:	e7bb      	b.n	8016e18 <_dtoa_r+0x1b0>
 8016ea0:	2301      	movs	r3, #1
 8016ea2:	930a      	str	r3, [sp, #40]	; 0x28
 8016ea4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016ea6:	2b00      	cmp	r3, #0
 8016ea8:	dd59      	ble.n	8016f5e <_dtoa_r+0x2f6>
 8016eaa:	9302      	str	r3, [sp, #8]
 8016eac:	4699      	mov	r9, r3
 8016eae:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8016eb0:	2200      	movs	r2, #0
 8016eb2:	6072      	str	r2, [r6, #4]
 8016eb4:	2204      	movs	r2, #4
 8016eb6:	f102 0014 	add.w	r0, r2, #20
 8016eba:	4298      	cmp	r0, r3
 8016ebc:	6871      	ldr	r1, [r6, #4]
 8016ebe:	d953      	bls.n	8016f68 <_dtoa_r+0x300>
 8016ec0:	4620      	mov	r0, r4
 8016ec2:	f001 f9f7 	bl	80182b4 <_Balloc>
 8016ec6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016ec8:	6030      	str	r0, [r6, #0]
 8016eca:	f1b9 0f0e 	cmp.w	r9, #14
 8016ece:	f8d3 b000 	ldr.w	fp, [r3]
 8016ed2:	f200 80e6 	bhi.w	80170a2 <_dtoa_r+0x43a>
 8016ed6:	2d00      	cmp	r5, #0
 8016ed8:	f000 80e3 	beq.w	80170a2 <_dtoa_r+0x43a>
 8016edc:	ed9d 7b00 	vldr	d7, [sp]
 8016ee0:	f1ba 0f00 	cmp.w	sl, #0
 8016ee4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8016ee8:	dd74      	ble.n	8016fd4 <_dtoa_r+0x36c>
 8016eea:	4a2a      	ldr	r2, [pc, #168]	; (8016f94 <_dtoa_r+0x32c>)
 8016eec:	f00a 030f 	and.w	r3, sl, #15
 8016ef0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8016ef4:	ed93 7b00 	vldr	d7, [r3]
 8016ef8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8016efc:	06f0      	lsls	r0, r6, #27
 8016efe:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016f02:	d565      	bpl.n	8016fd0 <_dtoa_r+0x368>
 8016f04:	4b24      	ldr	r3, [pc, #144]	; (8016f98 <_dtoa_r+0x330>)
 8016f06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8016f0a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8016f0e:	f7f1 fbd5 	bl	80086bc <__aeabi_ddiv>
 8016f12:	e9cd 0100 	strd	r0, r1, [sp]
 8016f16:	f006 060f 	and.w	r6, r6, #15
 8016f1a:	2503      	movs	r5, #3
 8016f1c:	4f1e      	ldr	r7, [pc, #120]	; (8016f98 <_dtoa_r+0x330>)
 8016f1e:	e04c      	b.n	8016fba <_dtoa_r+0x352>
 8016f20:	2301      	movs	r3, #1
 8016f22:	930a      	str	r3, [sp, #40]	; 0x28
 8016f24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016f26:	4453      	add	r3, sl
 8016f28:	f103 0901 	add.w	r9, r3, #1
 8016f2c:	9302      	str	r3, [sp, #8]
 8016f2e:	464b      	mov	r3, r9
 8016f30:	2b01      	cmp	r3, #1
 8016f32:	bfb8      	it	lt
 8016f34:	2301      	movlt	r3, #1
 8016f36:	e7ba      	b.n	8016eae <_dtoa_r+0x246>
 8016f38:	2300      	movs	r3, #0
 8016f3a:	e7b2      	b.n	8016ea2 <_dtoa_r+0x23a>
 8016f3c:	2300      	movs	r3, #0
 8016f3e:	e7f0      	b.n	8016f22 <_dtoa_r+0x2ba>
 8016f40:	2501      	movs	r5, #1
 8016f42:	2300      	movs	r3, #0
 8016f44:	9306      	str	r3, [sp, #24]
 8016f46:	950a      	str	r5, [sp, #40]	; 0x28
 8016f48:	f04f 33ff 	mov.w	r3, #4294967295
 8016f4c:	9302      	str	r3, [sp, #8]
 8016f4e:	4699      	mov	r9, r3
 8016f50:	2200      	movs	r2, #0
 8016f52:	2312      	movs	r3, #18
 8016f54:	920b      	str	r2, [sp, #44]	; 0x2c
 8016f56:	e7aa      	b.n	8016eae <_dtoa_r+0x246>
 8016f58:	2301      	movs	r3, #1
 8016f5a:	930a      	str	r3, [sp, #40]	; 0x28
 8016f5c:	e7f4      	b.n	8016f48 <_dtoa_r+0x2e0>
 8016f5e:	2301      	movs	r3, #1
 8016f60:	9302      	str	r3, [sp, #8]
 8016f62:	4699      	mov	r9, r3
 8016f64:	461a      	mov	r2, r3
 8016f66:	e7f5      	b.n	8016f54 <_dtoa_r+0x2ec>
 8016f68:	3101      	adds	r1, #1
 8016f6a:	6071      	str	r1, [r6, #4]
 8016f6c:	0052      	lsls	r2, r2, #1
 8016f6e:	e7a2      	b.n	8016eb6 <_dtoa_r+0x24e>
 8016f70:	636f4361 	.word	0x636f4361
 8016f74:	3fd287a7 	.word	0x3fd287a7
 8016f78:	8b60c8b3 	.word	0x8b60c8b3
 8016f7c:	3fc68a28 	.word	0x3fc68a28
 8016f80:	509f79fb 	.word	0x509f79fb
 8016f84:	3fd34413 	.word	0x3fd34413
 8016f88:	7ff00000 	.word	0x7ff00000
 8016f8c:	0801a284 	.word	0x0801a284
 8016f90:	3ff80000 	.word	0x3ff80000
 8016f94:	0801a188 	.word	0x0801a188
 8016f98:	0801a160 	.word	0x0801a160
 8016f9c:	0801a0e9 	.word	0x0801a0e9
 8016fa0:	07f1      	lsls	r1, r6, #31
 8016fa2:	d508      	bpl.n	8016fb6 <_dtoa_r+0x34e>
 8016fa4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016fa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016fac:	f7f1 fa5c 	bl	8008468 <__aeabi_dmul>
 8016fb0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016fb4:	3501      	adds	r5, #1
 8016fb6:	1076      	asrs	r6, r6, #1
 8016fb8:	3708      	adds	r7, #8
 8016fba:	2e00      	cmp	r6, #0
 8016fbc:	d1f0      	bne.n	8016fa0 <_dtoa_r+0x338>
 8016fbe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016fc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016fc6:	f7f1 fb79 	bl	80086bc <__aeabi_ddiv>
 8016fca:	e9cd 0100 	strd	r0, r1, [sp]
 8016fce:	e01a      	b.n	8017006 <_dtoa_r+0x39e>
 8016fd0:	2502      	movs	r5, #2
 8016fd2:	e7a3      	b.n	8016f1c <_dtoa_r+0x2b4>
 8016fd4:	f000 80a0 	beq.w	8017118 <_dtoa_r+0x4b0>
 8016fd8:	f1ca 0600 	rsb	r6, sl, #0
 8016fdc:	4b9f      	ldr	r3, [pc, #636]	; (801725c <_dtoa_r+0x5f4>)
 8016fde:	4fa0      	ldr	r7, [pc, #640]	; (8017260 <_dtoa_r+0x5f8>)
 8016fe0:	f006 020f 	and.w	r2, r6, #15
 8016fe4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016fec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8016ff0:	f7f1 fa3a 	bl	8008468 <__aeabi_dmul>
 8016ff4:	e9cd 0100 	strd	r0, r1, [sp]
 8016ff8:	1136      	asrs	r6, r6, #4
 8016ffa:	2300      	movs	r3, #0
 8016ffc:	2502      	movs	r5, #2
 8016ffe:	2e00      	cmp	r6, #0
 8017000:	d17f      	bne.n	8017102 <_dtoa_r+0x49a>
 8017002:	2b00      	cmp	r3, #0
 8017004:	d1e1      	bne.n	8016fca <_dtoa_r+0x362>
 8017006:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017008:	2b00      	cmp	r3, #0
 801700a:	f000 8087 	beq.w	801711c <_dtoa_r+0x4b4>
 801700e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8017012:	2200      	movs	r2, #0
 8017014:	4b93      	ldr	r3, [pc, #588]	; (8017264 <_dtoa_r+0x5fc>)
 8017016:	4630      	mov	r0, r6
 8017018:	4639      	mov	r1, r7
 801701a:	f7f1 fc97 	bl	800894c <__aeabi_dcmplt>
 801701e:	2800      	cmp	r0, #0
 8017020:	d07c      	beq.n	801711c <_dtoa_r+0x4b4>
 8017022:	f1b9 0f00 	cmp.w	r9, #0
 8017026:	d079      	beq.n	801711c <_dtoa_r+0x4b4>
 8017028:	9b02      	ldr	r3, [sp, #8]
 801702a:	2b00      	cmp	r3, #0
 801702c:	dd35      	ble.n	801709a <_dtoa_r+0x432>
 801702e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8017032:	9308      	str	r3, [sp, #32]
 8017034:	4639      	mov	r1, r7
 8017036:	2200      	movs	r2, #0
 8017038:	4b8b      	ldr	r3, [pc, #556]	; (8017268 <_dtoa_r+0x600>)
 801703a:	4630      	mov	r0, r6
 801703c:	f7f1 fa14 	bl	8008468 <__aeabi_dmul>
 8017040:	e9cd 0100 	strd	r0, r1, [sp]
 8017044:	9f02      	ldr	r7, [sp, #8]
 8017046:	3501      	adds	r5, #1
 8017048:	4628      	mov	r0, r5
 801704a:	f7f1 f9a3 	bl	8008394 <__aeabi_i2d>
 801704e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017052:	f7f1 fa09 	bl	8008468 <__aeabi_dmul>
 8017056:	2200      	movs	r2, #0
 8017058:	4b84      	ldr	r3, [pc, #528]	; (801726c <_dtoa_r+0x604>)
 801705a:	f7f1 f84f 	bl	80080fc <__adddf3>
 801705e:	4605      	mov	r5, r0
 8017060:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8017064:	2f00      	cmp	r7, #0
 8017066:	d15d      	bne.n	8017124 <_dtoa_r+0x4bc>
 8017068:	2200      	movs	r2, #0
 801706a:	4b81      	ldr	r3, [pc, #516]	; (8017270 <_dtoa_r+0x608>)
 801706c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017070:	f7f1 f842 	bl	80080f8 <__aeabi_dsub>
 8017074:	462a      	mov	r2, r5
 8017076:	4633      	mov	r3, r6
 8017078:	e9cd 0100 	strd	r0, r1, [sp]
 801707c:	f7f1 fc84 	bl	8008988 <__aeabi_dcmpgt>
 8017080:	2800      	cmp	r0, #0
 8017082:	f040 8288 	bne.w	8017596 <_dtoa_r+0x92e>
 8017086:	462a      	mov	r2, r5
 8017088:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801708c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017090:	f7f1 fc5c 	bl	800894c <__aeabi_dcmplt>
 8017094:	2800      	cmp	r0, #0
 8017096:	f040 827c 	bne.w	8017592 <_dtoa_r+0x92a>
 801709a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801709e:	e9cd 2300 	strd	r2, r3, [sp]
 80170a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	f2c0 8150 	blt.w	801734a <_dtoa_r+0x6e2>
 80170aa:	f1ba 0f0e 	cmp.w	sl, #14
 80170ae:	f300 814c 	bgt.w	801734a <_dtoa_r+0x6e2>
 80170b2:	4b6a      	ldr	r3, [pc, #424]	; (801725c <_dtoa_r+0x5f4>)
 80170b4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80170b8:	ed93 7b00 	vldr	d7, [r3]
 80170bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80170be:	2b00      	cmp	r3, #0
 80170c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80170c4:	f280 80d8 	bge.w	8017278 <_dtoa_r+0x610>
 80170c8:	f1b9 0f00 	cmp.w	r9, #0
 80170cc:	f300 80d4 	bgt.w	8017278 <_dtoa_r+0x610>
 80170d0:	f040 825e 	bne.w	8017590 <_dtoa_r+0x928>
 80170d4:	2200      	movs	r2, #0
 80170d6:	4b66      	ldr	r3, [pc, #408]	; (8017270 <_dtoa_r+0x608>)
 80170d8:	ec51 0b17 	vmov	r0, r1, d7
 80170dc:	f7f1 f9c4 	bl	8008468 <__aeabi_dmul>
 80170e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80170e4:	f7f1 fc46 	bl	8008974 <__aeabi_dcmpge>
 80170e8:	464f      	mov	r7, r9
 80170ea:	464e      	mov	r6, r9
 80170ec:	2800      	cmp	r0, #0
 80170ee:	f040 8234 	bne.w	801755a <_dtoa_r+0x8f2>
 80170f2:	2331      	movs	r3, #49	; 0x31
 80170f4:	f10b 0501 	add.w	r5, fp, #1
 80170f8:	f88b 3000 	strb.w	r3, [fp]
 80170fc:	f10a 0a01 	add.w	sl, sl, #1
 8017100:	e22f      	b.n	8017562 <_dtoa_r+0x8fa>
 8017102:	07f2      	lsls	r2, r6, #31
 8017104:	d505      	bpl.n	8017112 <_dtoa_r+0x4aa>
 8017106:	e9d7 2300 	ldrd	r2, r3, [r7]
 801710a:	f7f1 f9ad 	bl	8008468 <__aeabi_dmul>
 801710e:	3501      	adds	r5, #1
 8017110:	2301      	movs	r3, #1
 8017112:	1076      	asrs	r6, r6, #1
 8017114:	3708      	adds	r7, #8
 8017116:	e772      	b.n	8016ffe <_dtoa_r+0x396>
 8017118:	2502      	movs	r5, #2
 801711a:	e774      	b.n	8017006 <_dtoa_r+0x39e>
 801711c:	f8cd a020 	str.w	sl, [sp, #32]
 8017120:	464f      	mov	r7, r9
 8017122:	e791      	b.n	8017048 <_dtoa_r+0x3e0>
 8017124:	4b4d      	ldr	r3, [pc, #308]	; (801725c <_dtoa_r+0x5f4>)
 8017126:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801712a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801712e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017130:	2b00      	cmp	r3, #0
 8017132:	d047      	beq.n	80171c4 <_dtoa_r+0x55c>
 8017134:	4602      	mov	r2, r0
 8017136:	460b      	mov	r3, r1
 8017138:	2000      	movs	r0, #0
 801713a:	494e      	ldr	r1, [pc, #312]	; (8017274 <_dtoa_r+0x60c>)
 801713c:	f7f1 fabe 	bl	80086bc <__aeabi_ddiv>
 8017140:	462a      	mov	r2, r5
 8017142:	4633      	mov	r3, r6
 8017144:	f7f0 ffd8 	bl	80080f8 <__aeabi_dsub>
 8017148:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801714c:	465d      	mov	r5, fp
 801714e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017152:	f7f1 fc39 	bl	80089c8 <__aeabi_d2iz>
 8017156:	4606      	mov	r6, r0
 8017158:	f7f1 f91c 	bl	8008394 <__aeabi_i2d>
 801715c:	4602      	mov	r2, r0
 801715e:	460b      	mov	r3, r1
 8017160:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017164:	f7f0 ffc8 	bl	80080f8 <__aeabi_dsub>
 8017168:	3630      	adds	r6, #48	; 0x30
 801716a:	f805 6b01 	strb.w	r6, [r5], #1
 801716e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017172:	e9cd 0100 	strd	r0, r1, [sp]
 8017176:	f7f1 fbe9 	bl	800894c <__aeabi_dcmplt>
 801717a:	2800      	cmp	r0, #0
 801717c:	d163      	bne.n	8017246 <_dtoa_r+0x5de>
 801717e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017182:	2000      	movs	r0, #0
 8017184:	4937      	ldr	r1, [pc, #220]	; (8017264 <_dtoa_r+0x5fc>)
 8017186:	f7f0 ffb7 	bl	80080f8 <__aeabi_dsub>
 801718a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801718e:	f7f1 fbdd 	bl	800894c <__aeabi_dcmplt>
 8017192:	2800      	cmp	r0, #0
 8017194:	f040 80b7 	bne.w	8017306 <_dtoa_r+0x69e>
 8017198:	eba5 030b 	sub.w	r3, r5, fp
 801719c:	429f      	cmp	r7, r3
 801719e:	f77f af7c 	ble.w	801709a <_dtoa_r+0x432>
 80171a2:	2200      	movs	r2, #0
 80171a4:	4b30      	ldr	r3, [pc, #192]	; (8017268 <_dtoa_r+0x600>)
 80171a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80171aa:	f7f1 f95d 	bl	8008468 <__aeabi_dmul>
 80171ae:	2200      	movs	r2, #0
 80171b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80171b4:	4b2c      	ldr	r3, [pc, #176]	; (8017268 <_dtoa_r+0x600>)
 80171b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80171ba:	f7f1 f955 	bl	8008468 <__aeabi_dmul>
 80171be:	e9cd 0100 	strd	r0, r1, [sp]
 80171c2:	e7c4      	b.n	801714e <_dtoa_r+0x4e6>
 80171c4:	462a      	mov	r2, r5
 80171c6:	4633      	mov	r3, r6
 80171c8:	f7f1 f94e 	bl	8008468 <__aeabi_dmul>
 80171cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80171d0:	eb0b 0507 	add.w	r5, fp, r7
 80171d4:	465e      	mov	r6, fp
 80171d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80171da:	f7f1 fbf5 	bl	80089c8 <__aeabi_d2iz>
 80171de:	4607      	mov	r7, r0
 80171e0:	f7f1 f8d8 	bl	8008394 <__aeabi_i2d>
 80171e4:	3730      	adds	r7, #48	; 0x30
 80171e6:	4602      	mov	r2, r0
 80171e8:	460b      	mov	r3, r1
 80171ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80171ee:	f7f0 ff83 	bl	80080f8 <__aeabi_dsub>
 80171f2:	f806 7b01 	strb.w	r7, [r6], #1
 80171f6:	42ae      	cmp	r6, r5
 80171f8:	e9cd 0100 	strd	r0, r1, [sp]
 80171fc:	f04f 0200 	mov.w	r2, #0
 8017200:	d126      	bne.n	8017250 <_dtoa_r+0x5e8>
 8017202:	4b1c      	ldr	r3, [pc, #112]	; (8017274 <_dtoa_r+0x60c>)
 8017204:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017208:	f7f0 ff78 	bl	80080fc <__adddf3>
 801720c:	4602      	mov	r2, r0
 801720e:	460b      	mov	r3, r1
 8017210:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017214:	f7f1 fbb8 	bl	8008988 <__aeabi_dcmpgt>
 8017218:	2800      	cmp	r0, #0
 801721a:	d174      	bne.n	8017306 <_dtoa_r+0x69e>
 801721c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8017220:	2000      	movs	r0, #0
 8017222:	4914      	ldr	r1, [pc, #80]	; (8017274 <_dtoa_r+0x60c>)
 8017224:	f7f0 ff68 	bl	80080f8 <__aeabi_dsub>
 8017228:	4602      	mov	r2, r0
 801722a:	460b      	mov	r3, r1
 801722c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8017230:	f7f1 fb8c 	bl	800894c <__aeabi_dcmplt>
 8017234:	2800      	cmp	r0, #0
 8017236:	f43f af30 	beq.w	801709a <_dtoa_r+0x432>
 801723a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801723e:	2b30      	cmp	r3, #48	; 0x30
 8017240:	f105 32ff 	add.w	r2, r5, #4294967295
 8017244:	d002      	beq.n	801724c <_dtoa_r+0x5e4>
 8017246:	f8dd a020 	ldr.w	sl, [sp, #32]
 801724a:	e04a      	b.n	80172e2 <_dtoa_r+0x67a>
 801724c:	4615      	mov	r5, r2
 801724e:	e7f4      	b.n	801723a <_dtoa_r+0x5d2>
 8017250:	4b05      	ldr	r3, [pc, #20]	; (8017268 <_dtoa_r+0x600>)
 8017252:	f7f1 f909 	bl	8008468 <__aeabi_dmul>
 8017256:	e9cd 0100 	strd	r0, r1, [sp]
 801725a:	e7bc      	b.n	80171d6 <_dtoa_r+0x56e>
 801725c:	0801a188 	.word	0x0801a188
 8017260:	0801a160 	.word	0x0801a160
 8017264:	3ff00000 	.word	0x3ff00000
 8017268:	40240000 	.word	0x40240000
 801726c:	401c0000 	.word	0x401c0000
 8017270:	40140000 	.word	0x40140000
 8017274:	3fe00000 	.word	0x3fe00000
 8017278:	e9dd 6700 	ldrd	r6, r7, [sp]
 801727c:	465d      	mov	r5, fp
 801727e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017282:	4630      	mov	r0, r6
 8017284:	4639      	mov	r1, r7
 8017286:	f7f1 fa19 	bl	80086bc <__aeabi_ddiv>
 801728a:	f7f1 fb9d 	bl	80089c8 <__aeabi_d2iz>
 801728e:	4680      	mov	r8, r0
 8017290:	f7f1 f880 	bl	8008394 <__aeabi_i2d>
 8017294:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017298:	f7f1 f8e6 	bl	8008468 <__aeabi_dmul>
 801729c:	4602      	mov	r2, r0
 801729e:	460b      	mov	r3, r1
 80172a0:	4630      	mov	r0, r6
 80172a2:	4639      	mov	r1, r7
 80172a4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80172a8:	f7f0 ff26 	bl	80080f8 <__aeabi_dsub>
 80172ac:	f805 6b01 	strb.w	r6, [r5], #1
 80172b0:	eba5 060b 	sub.w	r6, r5, fp
 80172b4:	45b1      	cmp	r9, r6
 80172b6:	4602      	mov	r2, r0
 80172b8:	460b      	mov	r3, r1
 80172ba:	d139      	bne.n	8017330 <_dtoa_r+0x6c8>
 80172bc:	f7f0 ff1e 	bl	80080fc <__adddf3>
 80172c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80172c4:	4606      	mov	r6, r0
 80172c6:	460f      	mov	r7, r1
 80172c8:	f7f1 fb5e 	bl	8008988 <__aeabi_dcmpgt>
 80172cc:	b9c8      	cbnz	r0, 8017302 <_dtoa_r+0x69a>
 80172ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80172d2:	4630      	mov	r0, r6
 80172d4:	4639      	mov	r1, r7
 80172d6:	f7f1 fb2f 	bl	8008938 <__aeabi_dcmpeq>
 80172da:	b110      	cbz	r0, 80172e2 <_dtoa_r+0x67a>
 80172dc:	f018 0f01 	tst.w	r8, #1
 80172e0:	d10f      	bne.n	8017302 <_dtoa_r+0x69a>
 80172e2:	9904      	ldr	r1, [sp, #16]
 80172e4:	4620      	mov	r0, r4
 80172e6:	f001 f819 	bl	801831c <_Bfree>
 80172ea:	2300      	movs	r3, #0
 80172ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80172ee:	702b      	strb	r3, [r5, #0]
 80172f0:	f10a 0301 	add.w	r3, sl, #1
 80172f4:	6013      	str	r3, [r2, #0]
 80172f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80172f8:	2b00      	cmp	r3, #0
 80172fa:	f000 8241 	beq.w	8017780 <_dtoa_r+0xb18>
 80172fe:	601d      	str	r5, [r3, #0]
 8017300:	e23e      	b.n	8017780 <_dtoa_r+0xb18>
 8017302:	f8cd a020 	str.w	sl, [sp, #32]
 8017306:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801730a:	2a39      	cmp	r2, #57	; 0x39
 801730c:	f105 33ff 	add.w	r3, r5, #4294967295
 8017310:	d108      	bne.n	8017324 <_dtoa_r+0x6bc>
 8017312:	459b      	cmp	fp, r3
 8017314:	d10a      	bne.n	801732c <_dtoa_r+0x6c4>
 8017316:	9b08      	ldr	r3, [sp, #32]
 8017318:	3301      	adds	r3, #1
 801731a:	9308      	str	r3, [sp, #32]
 801731c:	2330      	movs	r3, #48	; 0x30
 801731e:	f88b 3000 	strb.w	r3, [fp]
 8017322:	465b      	mov	r3, fp
 8017324:	781a      	ldrb	r2, [r3, #0]
 8017326:	3201      	adds	r2, #1
 8017328:	701a      	strb	r2, [r3, #0]
 801732a:	e78c      	b.n	8017246 <_dtoa_r+0x5de>
 801732c:	461d      	mov	r5, r3
 801732e:	e7ea      	b.n	8017306 <_dtoa_r+0x69e>
 8017330:	2200      	movs	r2, #0
 8017332:	4b9b      	ldr	r3, [pc, #620]	; (80175a0 <_dtoa_r+0x938>)
 8017334:	f7f1 f898 	bl	8008468 <__aeabi_dmul>
 8017338:	2200      	movs	r2, #0
 801733a:	2300      	movs	r3, #0
 801733c:	4606      	mov	r6, r0
 801733e:	460f      	mov	r7, r1
 8017340:	f7f1 fafa 	bl	8008938 <__aeabi_dcmpeq>
 8017344:	2800      	cmp	r0, #0
 8017346:	d09a      	beq.n	801727e <_dtoa_r+0x616>
 8017348:	e7cb      	b.n	80172e2 <_dtoa_r+0x67a>
 801734a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801734c:	2a00      	cmp	r2, #0
 801734e:	f000 808b 	beq.w	8017468 <_dtoa_r+0x800>
 8017352:	9a06      	ldr	r2, [sp, #24]
 8017354:	2a01      	cmp	r2, #1
 8017356:	dc6e      	bgt.n	8017436 <_dtoa_r+0x7ce>
 8017358:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801735a:	2a00      	cmp	r2, #0
 801735c:	d067      	beq.n	801742e <_dtoa_r+0x7c6>
 801735e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8017362:	9f07      	ldr	r7, [sp, #28]
 8017364:	9d05      	ldr	r5, [sp, #20]
 8017366:	9a05      	ldr	r2, [sp, #20]
 8017368:	2101      	movs	r1, #1
 801736a:	441a      	add	r2, r3
 801736c:	4620      	mov	r0, r4
 801736e:	9205      	str	r2, [sp, #20]
 8017370:	4498      	add	r8, r3
 8017372:	f001 f8b1 	bl	80184d8 <__i2b>
 8017376:	4606      	mov	r6, r0
 8017378:	2d00      	cmp	r5, #0
 801737a:	dd0c      	ble.n	8017396 <_dtoa_r+0x72e>
 801737c:	f1b8 0f00 	cmp.w	r8, #0
 8017380:	dd09      	ble.n	8017396 <_dtoa_r+0x72e>
 8017382:	4545      	cmp	r5, r8
 8017384:	9a05      	ldr	r2, [sp, #20]
 8017386:	462b      	mov	r3, r5
 8017388:	bfa8      	it	ge
 801738a:	4643      	movge	r3, r8
 801738c:	1ad2      	subs	r2, r2, r3
 801738e:	9205      	str	r2, [sp, #20]
 8017390:	1aed      	subs	r5, r5, r3
 8017392:	eba8 0803 	sub.w	r8, r8, r3
 8017396:	9b07      	ldr	r3, [sp, #28]
 8017398:	b1eb      	cbz	r3, 80173d6 <_dtoa_r+0x76e>
 801739a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801739c:	2b00      	cmp	r3, #0
 801739e:	d067      	beq.n	8017470 <_dtoa_r+0x808>
 80173a0:	b18f      	cbz	r7, 80173c6 <_dtoa_r+0x75e>
 80173a2:	4631      	mov	r1, r6
 80173a4:	463a      	mov	r2, r7
 80173a6:	4620      	mov	r0, r4
 80173a8:	f001 f936 	bl	8018618 <__pow5mult>
 80173ac:	9a04      	ldr	r2, [sp, #16]
 80173ae:	4601      	mov	r1, r0
 80173b0:	4606      	mov	r6, r0
 80173b2:	4620      	mov	r0, r4
 80173b4:	f001 f899 	bl	80184ea <__multiply>
 80173b8:	9904      	ldr	r1, [sp, #16]
 80173ba:	9008      	str	r0, [sp, #32]
 80173bc:	4620      	mov	r0, r4
 80173be:	f000 ffad 	bl	801831c <_Bfree>
 80173c2:	9b08      	ldr	r3, [sp, #32]
 80173c4:	9304      	str	r3, [sp, #16]
 80173c6:	9b07      	ldr	r3, [sp, #28]
 80173c8:	1bda      	subs	r2, r3, r7
 80173ca:	d004      	beq.n	80173d6 <_dtoa_r+0x76e>
 80173cc:	9904      	ldr	r1, [sp, #16]
 80173ce:	4620      	mov	r0, r4
 80173d0:	f001 f922 	bl	8018618 <__pow5mult>
 80173d4:	9004      	str	r0, [sp, #16]
 80173d6:	2101      	movs	r1, #1
 80173d8:	4620      	mov	r0, r4
 80173da:	f001 f87d 	bl	80184d8 <__i2b>
 80173de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80173e0:	4607      	mov	r7, r0
 80173e2:	2b00      	cmp	r3, #0
 80173e4:	f000 81d0 	beq.w	8017788 <_dtoa_r+0xb20>
 80173e8:	461a      	mov	r2, r3
 80173ea:	4601      	mov	r1, r0
 80173ec:	4620      	mov	r0, r4
 80173ee:	f001 f913 	bl	8018618 <__pow5mult>
 80173f2:	9b06      	ldr	r3, [sp, #24]
 80173f4:	2b01      	cmp	r3, #1
 80173f6:	4607      	mov	r7, r0
 80173f8:	dc40      	bgt.n	801747c <_dtoa_r+0x814>
 80173fa:	9b00      	ldr	r3, [sp, #0]
 80173fc:	2b00      	cmp	r3, #0
 80173fe:	d139      	bne.n	8017474 <_dtoa_r+0x80c>
 8017400:	9b01      	ldr	r3, [sp, #4]
 8017402:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017406:	2b00      	cmp	r3, #0
 8017408:	d136      	bne.n	8017478 <_dtoa_r+0x810>
 801740a:	9b01      	ldr	r3, [sp, #4]
 801740c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8017410:	0d1b      	lsrs	r3, r3, #20
 8017412:	051b      	lsls	r3, r3, #20
 8017414:	b12b      	cbz	r3, 8017422 <_dtoa_r+0x7ba>
 8017416:	9b05      	ldr	r3, [sp, #20]
 8017418:	3301      	adds	r3, #1
 801741a:	9305      	str	r3, [sp, #20]
 801741c:	f108 0801 	add.w	r8, r8, #1
 8017420:	2301      	movs	r3, #1
 8017422:	9307      	str	r3, [sp, #28]
 8017424:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017426:	2b00      	cmp	r3, #0
 8017428:	d12a      	bne.n	8017480 <_dtoa_r+0x818>
 801742a:	2001      	movs	r0, #1
 801742c:	e030      	b.n	8017490 <_dtoa_r+0x828>
 801742e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017430:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8017434:	e795      	b.n	8017362 <_dtoa_r+0x6fa>
 8017436:	9b07      	ldr	r3, [sp, #28]
 8017438:	f109 37ff 	add.w	r7, r9, #4294967295
 801743c:	42bb      	cmp	r3, r7
 801743e:	bfbf      	itttt	lt
 8017440:	9b07      	ldrlt	r3, [sp, #28]
 8017442:	9707      	strlt	r7, [sp, #28]
 8017444:	1afa      	sublt	r2, r7, r3
 8017446:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8017448:	bfbb      	ittet	lt
 801744a:	189b      	addlt	r3, r3, r2
 801744c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801744e:	1bdf      	subge	r7, r3, r7
 8017450:	2700      	movlt	r7, #0
 8017452:	f1b9 0f00 	cmp.w	r9, #0
 8017456:	bfb5      	itete	lt
 8017458:	9b05      	ldrlt	r3, [sp, #20]
 801745a:	9d05      	ldrge	r5, [sp, #20]
 801745c:	eba3 0509 	sublt.w	r5, r3, r9
 8017460:	464b      	movge	r3, r9
 8017462:	bfb8      	it	lt
 8017464:	2300      	movlt	r3, #0
 8017466:	e77e      	b.n	8017366 <_dtoa_r+0x6fe>
 8017468:	9f07      	ldr	r7, [sp, #28]
 801746a:	9d05      	ldr	r5, [sp, #20]
 801746c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801746e:	e783      	b.n	8017378 <_dtoa_r+0x710>
 8017470:	9a07      	ldr	r2, [sp, #28]
 8017472:	e7ab      	b.n	80173cc <_dtoa_r+0x764>
 8017474:	2300      	movs	r3, #0
 8017476:	e7d4      	b.n	8017422 <_dtoa_r+0x7ba>
 8017478:	9b00      	ldr	r3, [sp, #0]
 801747a:	e7d2      	b.n	8017422 <_dtoa_r+0x7ba>
 801747c:	2300      	movs	r3, #0
 801747e:	9307      	str	r3, [sp, #28]
 8017480:	693b      	ldr	r3, [r7, #16]
 8017482:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8017486:	6918      	ldr	r0, [r3, #16]
 8017488:	f000 ffd8 	bl	801843c <__hi0bits>
 801748c:	f1c0 0020 	rsb	r0, r0, #32
 8017490:	4440      	add	r0, r8
 8017492:	f010 001f 	ands.w	r0, r0, #31
 8017496:	d047      	beq.n	8017528 <_dtoa_r+0x8c0>
 8017498:	f1c0 0320 	rsb	r3, r0, #32
 801749c:	2b04      	cmp	r3, #4
 801749e:	dd3b      	ble.n	8017518 <_dtoa_r+0x8b0>
 80174a0:	9b05      	ldr	r3, [sp, #20]
 80174a2:	f1c0 001c 	rsb	r0, r0, #28
 80174a6:	4403      	add	r3, r0
 80174a8:	9305      	str	r3, [sp, #20]
 80174aa:	4405      	add	r5, r0
 80174ac:	4480      	add	r8, r0
 80174ae:	9b05      	ldr	r3, [sp, #20]
 80174b0:	2b00      	cmp	r3, #0
 80174b2:	dd05      	ble.n	80174c0 <_dtoa_r+0x858>
 80174b4:	461a      	mov	r2, r3
 80174b6:	9904      	ldr	r1, [sp, #16]
 80174b8:	4620      	mov	r0, r4
 80174ba:	f001 f8fb 	bl	80186b4 <__lshift>
 80174be:	9004      	str	r0, [sp, #16]
 80174c0:	f1b8 0f00 	cmp.w	r8, #0
 80174c4:	dd05      	ble.n	80174d2 <_dtoa_r+0x86a>
 80174c6:	4639      	mov	r1, r7
 80174c8:	4642      	mov	r2, r8
 80174ca:	4620      	mov	r0, r4
 80174cc:	f001 f8f2 	bl	80186b4 <__lshift>
 80174d0:	4607      	mov	r7, r0
 80174d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80174d4:	b353      	cbz	r3, 801752c <_dtoa_r+0x8c4>
 80174d6:	4639      	mov	r1, r7
 80174d8:	9804      	ldr	r0, [sp, #16]
 80174da:	f001 f93f 	bl	801875c <__mcmp>
 80174de:	2800      	cmp	r0, #0
 80174e0:	da24      	bge.n	801752c <_dtoa_r+0x8c4>
 80174e2:	2300      	movs	r3, #0
 80174e4:	220a      	movs	r2, #10
 80174e6:	9904      	ldr	r1, [sp, #16]
 80174e8:	4620      	mov	r0, r4
 80174ea:	f000 ff2e 	bl	801834a <__multadd>
 80174ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80174f0:	9004      	str	r0, [sp, #16]
 80174f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80174f6:	2b00      	cmp	r3, #0
 80174f8:	f000 814d 	beq.w	8017796 <_dtoa_r+0xb2e>
 80174fc:	2300      	movs	r3, #0
 80174fe:	4631      	mov	r1, r6
 8017500:	220a      	movs	r2, #10
 8017502:	4620      	mov	r0, r4
 8017504:	f000 ff21 	bl	801834a <__multadd>
 8017508:	9b02      	ldr	r3, [sp, #8]
 801750a:	2b00      	cmp	r3, #0
 801750c:	4606      	mov	r6, r0
 801750e:	dc4f      	bgt.n	80175b0 <_dtoa_r+0x948>
 8017510:	9b06      	ldr	r3, [sp, #24]
 8017512:	2b02      	cmp	r3, #2
 8017514:	dd4c      	ble.n	80175b0 <_dtoa_r+0x948>
 8017516:	e011      	b.n	801753c <_dtoa_r+0x8d4>
 8017518:	d0c9      	beq.n	80174ae <_dtoa_r+0x846>
 801751a:	9a05      	ldr	r2, [sp, #20]
 801751c:	331c      	adds	r3, #28
 801751e:	441a      	add	r2, r3
 8017520:	9205      	str	r2, [sp, #20]
 8017522:	441d      	add	r5, r3
 8017524:	4498      	add	r8, r3
 8017526:	e7c2      	b.n	80174ae <_dtoa_r+0x846>
 8017528:	4603      	mov	r3, r0
 801752a:	e7f6      	b.n	801751a <_dtoa_r+0x8b2>
 801752c:	f1b9 0f00 	cmp.w	r9, #0
 8017530:	dc38      	bgt.n	80175a4 <_dtoa_r+0x93c>
 8017532:	9b06      	ldr	r3, [sp, #24]
 8017534:	2b02      	cmp	r3, #2
 8017536:	dd35      	ble.n	80175a4 <_dtoa_r+0x93c>
 8017538:	f8cd 9008 	str.w	r9, [sp, #8]
 801753c:	9b02      	ldr	r3, [sp, #8]
 801753e:	b963      	cbnz	r3, 801755a <_dtoa_r+0x8f2>
 8017540:	4639      	mov	r1, r7
 8017542:	2205      	movs	r2, #5
 8017544:	4620      	mov	r0, r4
 8017546:	f000 ff00 	bl	801834a <__multadd>
 801754a:	4601      	mov	r1, r0
 801754c:	4607      	mov	r7, r0
 801754e:	9804      	ldr	r0, [sp, #16]
 8017550:	f001 f904 	bl	801875c <__mcmp>
 8017554:	2800      	cmp	r0, #0
 8017556:	f73f adcc 	bgt.w	80170f2 <_dtoa_r+0x48a>
 801755a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801755c:	465d      	mov	r5, fp
 801755e:	ea6f 0a03 	mvn.w	sl, r3
 8017562:	f04f 0900 	mov.w	r9, #0
 8017566:	4639      	mov	r1, r7
 8017568:	4620      	mov	r0, r4
 801756a:	f000 fed7 	bl	801831c <_Bfree>
 801756e:	2e00      	cmp	r6, #0
 8017570:	f43f aeb7 	beq.w	80172e2 <_dtoa_r+0x67a>
 8017574:	f1b9 0f00 	cmp.w	r9, #0
 8017578:	d005      	beq.n	8017586 <_dtoa_r+0x91e>
 801757a:	45b1      	cmp	r9, r6
 801757c:	d003      	beq.n	8017586 <_dtoa_r+0x91e>
 801757e:	4649      	mov	r1, r9
 8017580:	4620      	mov	r0, r4
 8017582:	f000 fecb 	bl	801831c <_Bfree>
 8017586:	4631      	mov	r1, r6
 8017588:	4620      	mov	r0, r4
 801758a:	f000 fec7 	bl	801831c <_Bfree>
 801758e:	e6a8      	b.n	80172e2 <_dtoa_r+0x67a>
 8017590:	2700      	movs	r7, #0
 8017592:	463e      	mov	r6, r7
 8017594:	e7e1      	b.n	801755a <_dtoa_r+0x8f2>
 8017596:	f8dd a020 	ldr.w	sl, [sp, #32]
 801759a:	463e      	mov	r6, r7
 801759c:	e5a9      	b.n	80170f2 <_dtoa_r+0x48a>
 801759e:	bf00      	nop
 80175a0:	40240000 	.word	0x40240000
 80175a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80175a6:	f8cd 9008 	str.w	r9, [sp, #8]
 80175aa:	2b00      	cmp	r3, #0
 80175ac:	f000 80fa 	beq.w	80177a4 <_dtoa_r+0xb3c>
 80175b0:	2d00      	cmp	r5, #0
 80175b2:	dd05      	ble.n	80175c0 <_dtoa_r+0x958>
 80175b4:	4631      	mov	r1, r6
 80175b6:	462a      	mov	r2, r5
 80175b8:	4620      	mov	r0, r4
 80175ba:	f001 f87b 	bl	80186b4 <__lshift>
 80175be:	4606      	mov	r6, r0
 80175c0:	9b07      	ldr	r3, [sp, #28]
 80175c2:	2b00      	cmp	r3, #0
 80175c4:	d04c      	beq.n	8017660 <_dtoa_r+0x9f8>
 80175c6:	6871      	ldr	r1, [r6, #4]
 80175c8:	4620      	mov	r0, r4
 80175ca:	f000 fe73 	bl	80182b4 <_Balloc>
 80175ce:	6932      	ldr	r2, [r6, #16]
 80175d0:	3202      	adds	r2, #2
 80175d2:	4605      	mov	r5, r0
 80175d4:	0092      	lsls	r2, r2, #2
 80175d6:	f106 010c 	add.w	r1, r6, #12
 80175da:	300c      	adds	r0, #12
 80175dc:	f7fd fb86 	bl	8014cec <memcpy>
 80175e0:	2201      	movs	r2, #1
 80175e2:	4629      	mov	r1, r5
 80175e4:	4620      	mov	r0, r4
 80175e6:	f001 f865 	bl	80186b4 <__lshift>
 80175ea:	9b00      	ldr	r3, [sp, #0]
 80175ec:	f8cd b014 	str.w	fp, [sp, #20]
 80175f0:	f003 0301 	and.w	r3, r3, #1
 80175f4:	46b1      	mov	r9, r6
 80175f6:	9307      	str	r3, [sp, #28]
 80175f8:	4606      	mov	r6, r0
 80175fa:	4639      	mov	r1, r7
 80175fc:	9804      	ldr	r0, [sp, #16]
 80175fe:	f7ff faa5 	bl	8016b4c <quorem>
 8017602:	4649      	mov	r1, r9
 8017604:	4605      	mov	r5, r0
 8017606:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801760a:	9804      	ldr	r0, [sp, #16]
 801760c:	f001 f8a6 	bl	801875c <__mcmp>
 8017610:	4632      	mov	r2, r6
 8017612:	9000      	str	r0, [sp, #0]
 8017614:	4639      	mov	r1, r7
 8017616:	4620      	mov	r0, r4
 8017618:	f001 f8ba 	bl	8018790 <__mdiff>
 801761c:	68c3      	ldr	r3, [r0, #12]
 801761e:	4602      	mov	r2, r0
 8017620:	bb03      	cbnz	r3, 8017664 <_dtoa_r+0x9fc>
 8017622:	4601      	mov	r1, r0
 8017624:	9008      	str	r0, [sp, #32]
 8017626:	9804      	ldr	r0, [sp, #16]
 8017628:	f001 f898 	bl	801875c <__mcmp>
 801762c:	9a08      	ldr	r2, [sp, #32]
 801762e:	4603      	mov	r3, r0
 8017630:	4611      	mov	r1, r2
 8017632:	4620      	mov	r0, r4
 8017634:	9308      	str	r3, [sp, #32]
 8017636:	f000 fe71 	bl	801831c <_Bfree>
 801763a:	9b08      	ldr	r3, [sp, #32]
 801763c:	b9a3      	cbnz	r3, 8017668 <_dtoa_r+0xa00>
 801763e:	9a06      	ldr	r2, [sp, #24]
 8017640:	b992      	cbnz	r2, 8017668 <_dtoa_r+0xa00>
 8017642:	9a07      	ldr	r2, [sp, #28]
 8017644:	b982      	cbnz	r2, 8017668 <_dtoa_r+0xa00>
 8017646:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801764a:	d029      	beq.n	80176a0 <_dtoa_r+0xa38>
 801764c:	9b00      	ldr	r3, [sp, #0]
 801764e:	2b00      	cmp	r3, #0
 8017650:	dd01      	ble.n	8017656 <_dtoa_r+0x9ee>
 8017652:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8017656:	9b05      	ldr	r3, [sp, #20]
 8017658:	1c5d      	adds	r5, r3, #1
 801765a:	f883 8000 	strb.w	r8, [r3]
 801765e:	e782      	b.n	8017566 <_dtoa_r+0x8fe>
 8017660:	4630      	mov	r0, r6
 8017662:	e7c2      	b.n	80175ea <_dtoa_r+0x982>
 8017664:	2301      	movs	r3, #1
 8017666:	e7e3      	b.n	8017630 <_dtoa_r+0x9c8>
 8017668:	9a00      	ldr	r2, [sp, #0]
 801766a:	2a00      	cmp	r2, #0
 801766c:	db04      	blt.n	8017678 <_dtoa_r+0xa10>
 801766e:	d125      	bne.n	80176bc <_dtoa_r+0xa54>
 8017670:	9a06      	ldr	r2, [sp, #24]
 8017672:	bb1a      	cbnz	r2, 80176bc <_dtoa_r+0xa54>
 8017674:	9a07      	ldr	r2, [sp, #28]
 8017676:	bb0a      	cbnz	r2, 80176bc <_dtoa_r+0xa54>
 8017678:	2b00      	cmp	r3, #0
 801767a:	ddec      	ble.n	8017656 <_dtoa_r+0x9ee>
 801767c:	2201      	movs	r2, #1
 801767e:	9904      	ldr	r1, [sp, #16]
 8017680:	4620      	mov	r0, r4
 8017682:	f001 f817 	bl	80186b4 <__lshift>
 8017686:	4639      	mov	r1, r7
 8017688:	9004      	str	r0, [sp, #16]
 801768a:	f001 f867 	bl	801875c <__mcmp>
 801768e:	2800      	cmp	r0, #0
 8017690:	dc03      	bgt.n	801769a <_dtoa_r+0xa32>
 8017692:	d1e0      	bne.n	8017656 <_dtoa_r+0x9ee>
 8017694:	f018 0f01 	tst.w	r8, #1
 8017698:	d0dd      	beq.n	8017656 <_dtoa_r+0x9ee>
 801769a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801769e:	d1d8      	bne.n	8017652 <_dtoa_r+0x9ea>
 80176a0:	9b05      	ldr	r3, [sp, #20]
 80176a2:	9a05      	ldr	r2, [sp, #20]
 80176a4:	1c5d      	adds	r5, r3, #1
 80176a6:	2339      	movs	r3, #57	; 0x39
 80176a8:	7013      	strb	r3, [r2, #0]
 80176aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80176ae:	2b39      	cmp	r3, #57	; 0x39
 80176b0:	f105 32ff 	add.w	r2, r5, #4294967295
 80176b4:	d04f      	beq.n	8017756 <_dtoa_r+0xaee>
 80176b6:	3301      	adds	r3, #1
 80176b8:	7013      	strb	r3, [r2, #0]
 80176ba:	e754      	b.n	8017566 <_dtoa_r+0x8fe>
 80176bc:	9a05      	ldr	r2, [sp, #20]
 80176be:	2b00      	cmp	r3, #0
 80176c0:	f102 0501 	add.w	r5, r2, #1
 80176c4:	dd06      	ble.n	80176d4 <_dtoa_r+0xa6c>
 80176c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80176ca:	d0e9      	beq.n	80176a0 <_dtoa_r+0xa38>
 80176cc:	f108 0801 	add.w	r8, r8, #1
 80176d0:	9b05      	ldr	r3, [sp, #20]
 80176d2:	e7c2      	b.n	801765a <_dtoa_r+0x9f2>
 80176d4:	9a02      	ldr	r2, [sp, #8]
 80176d6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80176da:	eba5 030b 	sub.w	r3, r5, fp
 80176de:	4293      	cmp	r3, r2
 80176e0:	d021      	beq.n	8017726 <_dtoa_r+0xabe>
 80176e2:	2300      	movs	r3, #0
 80176e4:	220a      	movs	r2, #10
 80176e6:	9904      	ldr	r1, [sp, #16]
 80176e8:	4620      	mov	r0, r4
 80176ea:	f000 fe2e 	bl	801834a <__multadd>
 80176ee:	45b1      	cmp	r9, r6
 80176f0:	9004      	str	r0, [sp, #16]
 80176f2:	f04f 0300 	mov.w	r3, #0
 80176f6:	f04f 020a 	mov.w	r2, #10
 80176fa:	4649      	mov	r1, r9
 80176fc:	4620      	mov	r0, r4
 80176fe:	d105      	bne.n	801770c <_dtoa_r+0xaa4>
 8017700:	f000 fe23 	bl	801834a <__multadd>
 8017704:	4681      	mov	r9, r0
 8017706:	4606      	mov	r6, r0
 8017708:	9505      	str	r5, [sp, #20]
 801770a:	e776      	b.n	80175fa <_dtoa_r+0x992>
 801770c:	f000 fe1d 	bl	801834a <__multadd>
 8017710:	4631      	mov	r1, r6
 8017712:	4681      	mov	r9, r0
 8017714:	2300      	movs	r3, #0
 8017716:	220a      	movs	r2, #10
 8017718:	4620      	mov	r0, r4
 801771a:	f000 fe16 	bl	801834a <__multadd>
 801771e:	4606      	mov	r6, r0
 8017720:	e7f2      	b.n	8017708 <_dtoa_r+0xaa0>
 8017722:	f04f 0900 	mov.w	r9, #0
 8017726:	2201      	movs	r2, #1
 8017728:	9904      	ldr	r1, [sp, #16]
 801772a:	4620      	mov	r0, r4
 801772c:	f000 ffc2 	bl	80186b4 <__lshift>
 8017730:	4639      	mov	r1, r7
 8017732:	9004      	str	r0, [sp, #16]
 8017734:	f001 f812 	bl	801875c <__mcmp>
 8017738:	2800      	cmp	r0, #0
 801773a:	dcb6      	bgt.n	80176aa <_dtoa_r+0xa42>
 801773c:	d102      	bne.n	8017744 <_dtoa_r+0xadc>
 801773e:	f018 0f01 	tst.w	r8, #1
 8017742:	d1b2      	bne.n	80176aa <_dtoa_r+0xa42>
 8017744:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8017748:	2b30      	cmp	r3, #48	; 0x30
 801774a:	f105 32ff 	add.w	r2, r5, #4294967295
 801774e:	f47f af0a 	bne.w	8017566 <_dtoa_r+0x8fe>
 8017752:	4615      	mov	r5, r2
 8017754:	e7f6      	b.n	8017744 <_dtoa_r+0xadc>
 8017756:	4593      	cmp	fp, r2
 8017758:	d105      	bne.n	8017766 <_dtoa_r+0xafe>
 801775a:	2331      	movs	r3, #49	; 0x31
 801775c:	f10a 0a01 	add.w	sl, sl, #1
 8017760:	f88b 3000 	strb.w	r3, [fp]
 8017764:	e6ff      	b.n	8017566 <_dtoa_r+0x8fe>
 8017766:	4615      	mov	r5, r2
 8017768:	e79f      	b.n	80176aa <_dtoa_r+0xa42>
 801776a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80177d0 <_dtoa_r+0xb68>
 801776e:	e007      	b.n	8017780 <_dtoa_r+0xb18>
 8017770:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017772:	f8df b060 	ldr.w	fp, [pc, #96]	; 80177d4 <_dtoa_r+0xb6c>
 8017776:	b11b      	cbz	r3, 8017780 <_dtoa_r+0xb18>
 8017778:	f10b 0308 	add.w	r3, fp, #8
 801777c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801777e:	6013      	str	r3, [r2, #0]
 8017780:	4658      	mov	r0, fp
 8017782:	b017      	add	sp, #92	; 0x5c
 8017784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017788:	9b06      	ldr	r3, [sp, #24]
 801778a:	2b01      	cmp	r3, #1
 801778c:	f77f ae35 	ble.w	80173fa <_dtoa_r+0x792>
 8017790:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017792:	9307      	str	r3, [sp, #28]
 8017794:	e649      	b.n	801742a <_dtoa_r+0x7c2>
 8017796:	9b02      	ldr	r3, [sp, #8]
 8017798:	2b00      	cmp	r3, #0
 801779a:	dc03      	bgt.n	80177a4 <_dtoa_r+0xb3c>
 801779c:	9b06      	ldr	r3, [sp, #24]
 801779e:	2b02      	cmp	r3, #2
 80177a0:	f73f aecc 	bgt.w	801753c <_dtoa_r+0x8d4>
 80177a4:	465d      	mov	r5, fp
 80177a6:	4639      	mov	r1, r7
 80177a8:	9804      	ldr	r0, [sp, #16]
 80177aa:	f7ff f9cf 	bl	8016b4c <quorem>
 80177ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80177b2:	f805 8b01 	strb.w	r8, [r5], #1
 80177b6:	9a02      	ldr	r2, [sp, #8]
 80177b8:	eba5 030b 	sub.w	r3, r5, fp
 80177bc:	429a      	cmp	r2, r3
 80177be:	ddb0      	ble.n	8017722 <_dtoa_r+0xaba>
 80177c0:	2300      	movs	r3, #0
 80177c2:	220a      	movs	r2, #10
 80177c4:	9904      	ldr	r1, [sp, #16]
 80177c6:	4620      	mov	r0, r4
 80177c8:	f000 fdbf 	bl	801834a <__multadd>
 80177cc:	9004      	str	r0, [sp, #16]
 80177ce:	e7ea      	b.n	80177a6 <_dtoa_r+0xb3e>
 80177d0:	0801a283 	.word	0x0801a283
 80177d4:	0801a0e0 	.word	0x0801a0e0

080177d8 <__sflush_r>:
 80177d8:	898a      	ldrh	r2, [r1, #12]
 80177da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80177de:	4605      	mov	r5, r0
 80177e0:	0710      	lsls	r0, r2, #28
 80177e2:	460c      	mov	r4, r1
 80177e4:	d458      	bmi.n	8017898 <__sflush_r+0xc0>
 80177e6:	684b      	ldr	r3, [r1, #4]
 80177e8:	2b00      	cmp	r3, #0
 80177ea:	dc05      	bgt.n	80177f8 <__sflush_r+0x20>
 80177ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80177ee:	2b00      	cmp	r3, #0
 80177f0:	dc02      	bgt.n	80177f8 <__sflush_r+0x20>
 80177f2:	2000      	movs	r0, #0
 80177f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80177f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80177fa:	2e00      	cmp	r6, #0
 80177fc:	d0f9      	beq.n	80177f2 <__sflush_r+0x1a>
 80177fe:	2300      	movs	r3, #0
 8017800:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017804:	682f      	ldr	r7, [r5, #0]
 8017806:	6a21      	ldr	r1, [r4, #32]
 8017808:	602b      	str	r3, [r5, #0]
 801780a:	d032      	beq.n	8017872 <__sflush_r+0x9a>
 801780c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801780e:	89a3      	ldrh	r3, [r4, #12]
 8017810:	075a      	lsls	r2, r3, #29
 8017812:	d505      	bpl.n	8017820 <__sflush_r+0x48>
 8017814:	6863      	ldr	r3, [r4, #4]
 8017816:	1ac0      	subs	r0, r0, r3
 8017818:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801781a:	b10b      	cbz	r3, 8017820 <__sflush_r+0x48>
 801781c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801781e:	1ac0      	subs	r0, r0, r3
 8017820:	2300      	movs	r3, #0
 8017822:	4602      	mov	r2, r0
 8017824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8017826:	6a21      	ldr	r1, [r4, #32]
 8017828:	4628      	mov	r0, r5
 801782a:	47b0      	blx	r6
 801782c:	1c43      	adds	r3, r0, #1
 801782e:	89a3      	ldrh	r3, [r4, #12]
 8017830:	d106      	bne.n	8017840 <__sflush_r+0x68>
 8017832:	6829      	ldr	r1, [r5, #0]
 8017834:	291d      	cmp	r1, #29
 8017836:	d848      	bhi.n	80178ca <__sflush_r+0xf2>
 8017838:	4a29      	ldr	r2, [pc, #164]	; (80178e0 <__sflush_r+0x108>)
 801783a:	40ca      	lsrs	r2, r1
 801783c:	07d6      	lsls	r6, r2, #31
 801783e:	d544      	bpl.n	80178ca <__sflush_r+0xf2>
 8017840:	2200      	movs	r2, #0
 8017842:	6062      	str	r2, [r4, #4]
 8017844:	04d9      	lsls	r1, r3, #19
 8017846:	6922      	ldr	r2, [r4, #16]
 8017848:	6022      	str	r2, [r4, #0]
 801784a:	d504      	bpl.n	8017856 <__sflush_r+0x7e>
 801784c:	1c42      	adds	r2, r0, #1
 801784e:	d101      	bne.n	8017854 <__sflush_r+0x7c>
 8017850:	682b      	ldr	r3, [r5, #0]
 8017852:	b903      	cbnz	r3, 8017856 <__sflush_r+0x7e>
 8017854:	6560      	str	r0, [r4, #84]	; 0x54
 8017856:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017858:	602f      	str	r7, [r5, #0]
 801785a:	2900      	cmp	r1, #0
 801785c:	d0c9      	beq.n	80177f2 <__sflush_r+0x1a>
 801785e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017862:	4299      	cmp	r1, r3
 8017864:	d002      	beq.n	801786c <__sflush_r+0x94>
 8017866:	4628      	mov	r0, r5
 8017868:	f001 f932 	bl	8018ad0 <_free_r>
 801786c:	2000      	movs	r0, #0
 801786e:	6360      	str	r0, [r4, #52]	; 0x34
 8017870:	e7c0      	b.n	80177f4 <__sflush_r+0x1c>
 8017872:	2301      	movs	r3, #1
 8017874:	4628      	mov	r0, r5
 8017876:	47b0      	blx	r6
 8017878:	1c41      	adds	r1, r0, #1
 801787a:	d1c8      	bne.n	801780e <__sflush_r+0x36>
 801787c:	682b      	ldr	r3, [r5, #0]
 801787e:	2b00      	cmp	r3, #0
 8017880:	d0c5      	beq.n	801780e <__sflush_r+0x36>
 8017882:	2b1d      	cmp	r3, #29
 8017884:	d001      	beq.n	801788a <__sflush_r+0xb2>
 8017886:	2b16      	cmp	r3, #22
 8017888:	d101      	bne.n	801788e <__sflush_r+0xb6>
 801788a:	602f      	str	r7, [r5, #0]
 801788c:	e7b1      	b.n	80177f2 <__sflush_r+0x1a>
 801788e:	89a3      	ldrh	r3, [r4, #12]
 8017890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017894:	81a3      	strh	r3, [r4, #12]
 8017896:	e7ad      	b.n	80177f4 <__sflush_r+0x1c>
 8017898:	690f      	ldr	r7, [r1, #16]
 801789a:	2f00      	cmp	r7, #0
 801789c:	d0a9      	beq.n	80177f2 <__sflush_r+0x1a>
 801789e:	0793      	lsls	r3, r2, #30
 80178a0:	680e      	ldr	r6, [r1, #0]
 80178a2:	bf08      	it	eq
 80178a4:	694b      	ldreq	r3, [r1, #20]
 80178a6:	600f      	str	r7, [r1, #0]
 80178a8:	bf18      	it	ne
 80178aa:	2300      	movne	r3, #0
 80178ac:	eba6 0807 	sub.w	r8, r6, r7
 80178b0:	608b      	str	r3, [r1, #8]
 80178b2:	f1b8 0f00 	cmp.w	r8, #0
 80178b6:	dd9c      	ble.n	80177f2 <__sflush_r+0x1a>
 80178b8:	4643      	mov	r3, r8
 80178ba:	463a      	mov	r2, r7
 80178bc:	6a21      	ldr	r1, [r4, #32]
 80178be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80178c0:	4628      	mov	r0, r5
 80178c2:	47b0      	blx	r6
 80178c4:	2800      	cmp	r0, #0
 80178c6:	dc06      	bgt.n	80178d6 <__sflush_r+0xfe>
 80178c8:	89a3      	ldrh	r3, [r4, #12]
 80178ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80178ce:	81a3      	strh	r3, [r4, #12]
 80178d0:	f04f 30ff 	mov.w	r0, #4294967295
 80178d4:	e78e      	b.n	80177f4 <__sflush_r+0x1c>
 80178d6:	4407      	add	r7, r0
 80178d8:	eba8 0800 	sub.w	r8, r8, r0
 80178dc:	e7e9      	b.n	80178b2 <__sflush_r+0xda>
 80178de:	bf00      	nop
 80178e0:	20400001 	.word	0x20400001

080178e4 <_fflush_r>:
 80178e4:	b538      	push	{r3, r4, r5, lr}
 80178e6:	690b      	ldr	r3, [r1, #16]
 80178e8:	4605      	mov	r5, r0
 80178ea:	460c      	mov	r4, r1
 80178ec:	b1db      	cbz	r3, 8017926 <_fflush_r+0x42>
 80178ee:	b118      	cbz	r0, 80178f8 <_fflush_r+0x14>
 80178f0:	6983      	ldr	r3, [r0, #24]
 80178f2:	b90b      	cbnz	r3, 80178f8 <_fflush_r+0x14>
 80178f4:	f000 f872 	bl	80179dc <__sinit>
 80178f8:	4b0c      	ldr	r3, [pc, #48]	; (801792c <_fflush_r+0x48>)
 80178fa:	429c      	cmp	r4, r3
 80178fc:	d109      	bne.n	8017912 <_fflush_r+0x2e>
 80178fe:	686c      	ldr	r4, [r5, #4]
 8017900:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017904:	b17b      	cbz	r3, 8017926 <_fflush_r+0x42>
 8017906:	4621      	mov	r1, r4
 8017908:	4628      	mov	r0, r5
 801790a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801790e:	f7ff bf63 	b.w	80177d8 <__sflush_r>
 8017912:	4b07      	ldr	r3, [pc, #28]	; (8017930 <_fflush_r+0x4c>)
 8017914:	429c      	cmp	r4, r3
 8017916:	d101      	bne.n	801791c <_fflush_r+0x38>
 8017918:	68ac      	ldr	r4, [r5, #8]
 801791a:	e7f1      	b.n	8017900 <_fflush_r+0x1c>
 801791c:	4b05      	ldr	r3, [pc, #20]	; (8017934 <_fflush_r+0x50>)
 801791e:	429c      	cmp	r4, r3
 8017920:	bf08      	it	eq
 8017922:	68ec      	ldreq	r4, [r5, #12]
 8017924:	e7ec      	b.n	8017900 <_fflush_r+0x1c>
 8017926:	2000      	movs	r0, #0
 8017928:	bd38      	pop	{r3, r4, r5, pc}
 801792a:	bf00      	nop
 801792c:	0801a110 	.word	0x0801a110
 8017930:	0801a130 	.word	0x0801a130
 8017934:	0801a0f0 	.word	0x0801a0f0

08017938 <fflush>:
 8017938:	4601      	mov	r1, r0
 801793a:	b920      	cbnz	r0, 8017946 <fflush+0xe>
 801793c:	4b04      	ldr	r3, [pc, #16]	; (8017950 <fflush+0x18>)
 801793e:	4905      	ldr	r1, [pc, #20]	; (8017954 <fflush+0x1c>)
 8017940:	6818      	ldr	r0, [r3, #0]
 8017942:	f000 b8d3 	b.w	8017aec <_fwalk_reent>
 8017946:	4b04      	ldr	r3, [pc, #16]	; (8017958 <fflush+0x20>)
 8017948:	6818      	ldr	r0, [r3, #0]
 801794a:	f7ff bfcb 	b.w	80178e4 <_fflush_r>
 801794e:	bf00      	nop
 8017950:	0801a050 	.word	0x0801a050
 8017954:	080178e5 	.word	0x080178e5
 8017958:	20000028 	.word	0x20000028

0801795c <std>:
 801795c:	2300      	movs	r3, #0
 801795e:	b510      	push	{r4, lr}
 8017960:	4604      	mov	r4, r0
 8017962:	e9c0 3300 	strd	r3, r3, [r0]
 8017966:	6083      	str	r3, [r0, #8]
 8017968:	8181      	strh	r1, [r0, #12]
 801796a:	6643      	str	r3, [r0, #100]	; 0x64
 801796c:	81c2      	strh	r2, [r0, #14]
 801796e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8017972:	6183      	str	r3, [r0, #24]
 8017974:	4619      	mov	r1, r3
 8017976:	2208      	movs	r2, #8
 8017978:	305c      	adds	r0, #92	; 0x5c
 801797a:	f7fd f9c2 	bl	8014d02 <memset>
 801797e:	4b05      	ldr	r3, [pc, #20]	; (8017994 <std+0x38>)
 8017980:	6263      	str	r3, [r4, #36]	; 0x24
 8017982:	4b05      	ldr	r3, [pc, #20]	; (8017998 <std+0x3c>)
 8017984:	62a3      	str	r3, [r4, #40]	; 0x28
 8017986:	4b05      	ldr	r3, [pc, #20]	; (801799c <std+0x40>)
 8017988:	62e3      	str	r3, [r4, #44]	; 0x2c
 801798a:	4b05      	ldr	r3, [pc, #20]	; (80179a0 <std+0x44>)
 801798c:	6224      	str	r4, [r4, #32]
 801798e:	6323      	str	r3, [r4, #48]	; 0x30
 8017990:	bd10      	pop	{r4, pc}
 8017992:	bf00      	nop
 8017994:	08019895 	.word	0x08019895
 8017998:	080198b7 	.word	0x080198b7
 801799c:	080198ef 	.word	0x080198ef
 80179a0:	08019913 	.word	0x08019913

080179a4 <_cleanup_r>:
 80179a4:	4901      	ldr	r1, [pc, #4]	; (80179ac <_cleanup_r+0x8>)
 80179a6:	f000 b8a1 	b.w	8017aec <_fwalk_reent>
 80179aa:	bf00      	nop
 80179ac:	080178e5 	.word	0x080178e5

080179b0 <__sfmoreglue>:
 80179b0:	b570      	push	{r4, r5, r6, lr}
 80179b2:	1e4a      	subs	r2, r1, #1
 80179b4:	2568      	movs	r5, #104	; 0x68
 80179b6:	4355      	muls	r5, r2
 80179b8:	460e      	mov	r6, r1
 80179ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80179be:	f001 f8d5 	bl	8018b6c <_malloc_r>
 80179c2:	4604      	mov	r4, r0
 80179c4:	b140      	cbz	r0, 80179d8 <__sfmoreglue+0x28>
 80179c6:	2100      	movs	r1, #0
 80179c8:	e9c0 1600 	strd	r1, r6, [r0]
 80179cc:	300c      	adds	r0, #12
 80179ce:	60a0      	str	r0, [r4, #8]
 80179d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80179d4:	f7fd f995 	bl	8014d02 <memset>
 80179d8:	4620      	mov	r0, r4
 80179da:	bd70      	pop	{r4, r5, r6, pc}

080179dc <__sinit>:
 80179dc:	6983      	ldr	r3, [r0, #24]
 80179de:	b510      	push	{r4, lr}
 80179e0:	4604      	mov	r4, r0
 80179e2:	bb33      	cbnz	r3, 8017a32 <__sinit+0x56>
 80179e4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80179e8:	6503      	str	r3, [r0, #80]	; 0x50
 80179ea:	4b12      	ldr	r3, [pc, #72]	; (8017a34 <__sinit+0x58>)
 80179ec:	4a12      	ldr	r2, [pc, #72]	; (8017a38 <__sinit+0x5c>)
 80179ee:	681b      	ldr	r3, [r3, #0]
 80179f0:	6282      	str	r2, [r0, #40]	; 0x28
 80179f2:	4298      	cmp	r0, r3
 80179f4:	bf04      	itt	eq
 80179f6:	2301      	moveq	r3, #1
 80179f8:	6183      	streq	r3, [r0, #24]
 80179fa:	f000 f81f 	bl	8017a3c <__sfp>
 80179fe:	6060      	str	r0, [r4, #4]
 8017a00:	4620      	mov	r0, r4
 8017a02:	f000 f81b 	bl	8017a3c <__sfp>
 8017a06:	60a0      	str	r0, [r4, #8]
 8017a08:	4620      	mov	r0, r4
 8017a0a:	f000 f817 	bl	8017a3c <__sfp>
 8017a0e:	2200      	movs	r2, #0
 8017a10:	60e0      	str	r0, [r4, #12]
 8017a12:	2104      	movs	r1, #4
 8017a14:	6860      	ldr	r0, [r4, #4]
 8017a16:	f7ff ffa1 	bl	801795c <std>
 8017a1a:	2201      	movs	r2, #1
 8017a1c:	2109      	movs	r1, #9
 8017a1e:	68a0      	ldr	r0, [r4, #8]
 8017a20:	f7ff ff9c 	bl	801795c <std>
 8017a24:	2202      	movs	r2, #2
 8017a26:	2112      	movs	r1, #18
 8017a28:	68e0      	ldr	r0, [r4, #12]
 8017a2a:	f7ff ff97 	bl	801795c <std>
 8017a2e:	2301      	movs	r3, #1
 8017a30:	61a3      	str	r3, [r4, #24]
 8017a32:	bd10      	pop	{r4, pc}
 8017a34:	0801a050 	.word	0x0801a050
 8017a38:	080179a5 	.word	0x080179a5

08017a3c <__sfp>:
 8017a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017a3e:	4b1b      	ldr	r3, [pc, #108]	; (8017aac <__sfp+0x70>)
 8017a40:	681e      	ldr	r6, [r3, #0]
 8017a42:	69b3      	ldr	r3, [r6, #24]
 8017a44:	4607      	mov	r7, r0
 8017a46:	b913      	cbnz	r3, 8017a4e <__sfp+0x12>
 8017a48:	4630      	mov	r0, r6
 8017a4a:	f7ff ffc7 	bl	80179dc <__sinit>
 8017a4e:	3648      	adds	r6, #72	; 0x48
 8017a50:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8017a54:	3b01      	subs	r3, #1
 8017a56:	d503      	bpl.n	8017a60 <__sfp+0x24>
 8017a58:	6833      	ldr	r3, [r6, #0]
 8017a5a:	b133      	cbz	r3, 8017a6a <__sfp+0x2e>
 8017a5c:	6836      	ldr	r6, [r6, #0]
 8017a5e:	e7f7      	b.n	8017a50 <__sfp+0x14>
 8017a60:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8017a64:	b16d      	cbz	r5, 8017a82 <__sfp+0x46>
 8017a66:	3468      	adds	r4, #104	; 0x68
 8017a68:	e7f4      	b.n	8017a54 <__sfp+0x18>
 8017a6a:	2104      	movs	r1, #4
 8017a6c:	4638      	mov	r0, r7
 8017a6e:	f7ff ff9f 	bl	80179b0 <__sfmoreglue>
 8017a72:	6030      	str	r0, [r6, #0]
 8017a74:	2800      	cmp	r0, #0
 8017a76:	d1f1      	bne.n	8017a5c <__sfp+0x20>
 8017a78:	230c      	movs	r3, #12
 8017a7a:	603b      	str	r3, [r7, #0]
 8017a7c:	4604      	mov	r4, r0
 8017a7e:	4620      	mov	r0, r4
 8017a80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a82:	4b0b      	ldr	r3, [pc, #44]	; (8017ab0 <__sfp+0x74>)
 8017a84:	6665      	str	r5, [r4, #100]	; 0x64
 8017a86:	e9c4 5500 	strd	r5, r5, [r4]
 8017a8a:	60a5      	str	r5, [r4, #8]
 8017a8c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8017a90:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8017a94:	2208      	movs	r2, #8
 8017a96:	4629      	mov	r1, r5
 8017a98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8017a9c:	f7fd f931 	bl	8014d02 <memset>
 8017aa0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8017aa4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8017aa8:	e7e9      	b.n	8017a7e <__sfp+0x42>
 8017aaa:	bf00      	nop
 8017aac:	0801a050 	.word	0x0801a050
 8017ab0:	ffff0001 	.word	0xffff0001

08017ab4 <_fwalk>:
 8017ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017ab8:	4688      	mov	r8, r1
 8017aba:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8017abe:	2600      	movs	r6, #0
 8017ac0:	b914      	cbnz	r4, 8017ac8 <_fwalk+0x14>
 8017ac2:	4630      	mov	r0, r6
 8017ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ac8:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8017acc:	3f01      	subs	r7, #1
 8017ace:	d501      	bpl.n	8017ad4 <_fwalk+0x20>
 8017ad0:	6824      	ldr	r4, [r4, #0]
 8017ad2:	e7f5      	b.n	8017ac0 <_fwalk+0xc>
 8017ad4:	89ab      	ldrh	r3, [r5, #12]
 8017ad6:	2b01      	cmp	r3, #1
 8017ad8:	d906      	bls.n	8017ae8 <_fwalk+0x34>
 8017ada:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017ade:	3301      	adds	r3, #1
 8017ae0:	d002      	beq.n	8017ae8 <_fwalk+0x34>
 8017ae2:	4628      	mov	r0, r5
 8017ae4:	47c0      	blx	r8
 8017ae6:	4306      	orrs	r6, r0
 8017ae8:	3568      	adds	r5, #104	; 0x68
 8017aea:	e7ef      	b.n	8017acc <_fwalk+0x18>

08017aec <_fwalk_reent>:
 8017aec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017af0:	4680      	mov	r8, r0
 8017af2:	4689      	mov	r9, r1
 8017af4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8017af8:	2600      	movs	r6, #0
 8017afa:	b914      	cbnz	r4, 8017b02 <_fwalk_reent+0x16>
 8017afc:	4630      	mov	r0, r6
 8017afe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017b02:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8017b06:	3f01      	subs	r7, #1
 8017b08:	d501      	bpl.n	8017b0e <_fwalk_reent+0x22>
 8017b0a:	6824      	ldr	r4, [r4, #0]
 8017b0c:	e7f5      	b.n	8017afa <_fwalk_reent+0xe>
 8017b0e:	89ab      	ldrh	r3, [r5, #12]
 8017b10:	2b01      	cmp	r3, #1
 8017b12:	d907      	bls.n	8017b24 <_fwalk_reent+0x38>
 8017b14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017b18:	3301      	adds	r3, #1
 8017b1a:	d003      	beq.n	8017b24 <_fwalk_reent+0x38>
 8017b1c:	4629      	mov	r1, r5
 8017b1e:	4640      	mov	r0, r8
 8017b20:	47c8      	blx	r9
 8017b22:	4306      	orrs	r6, r0
 8017b24:	3568      	adds	r5, #104	; 0x68
 8017b26:	e7ee      	b.n	8017b06 <_fwalk_reent+0x1a>

08017b28 <rshift>:
 8017b28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017b2a:	6906      	ldr	r6, [r0, #16]
 8017b2c:	114b      	asrs	r3, r1, #5
 8017b2e:	429e      	cmp	r6, r3
 8017b30:	f100 0414 	add.w	r4, r0, #20
 8017b34:	dd30      	ble.n	8017b98 <rshift+0x70>
 8017b36:	f011 011f 	ands.w	r1, r1, #31
 8017b3a:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8017b3e:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8017b42:	d108      	bne.n	8017b56 <rshift+0x2e>
 8017b44:	4621      	mov	r1, r4
 8017b46:	42b2      	cmp	r2, r6
 8017b48:	460b      	mov	r3, r1
 8017b4a:	d211      	bcs.n	8017b70 <rshift+0x48>
 8017b4c:	f852 3b04 	ldr.w	r3, [r2], #4
 8017b50:	f841 3b04 	str.w	r3, [r1], #4
 8017b54:	e7f7      	b.n	8017b46 <rshift+0x1e>
 8017b56:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8017b5a:	f1c1 0c20 	rsb	ip, r1, #32
 8017b5e:	40cd      	lsrs	r5, r1
 8017b60:	3204      	adds	r2, #4
 8017b62:	4623      	mov	r3, r4
 8017b64:	42b2      	cmp	r2, r6
 8017b66:	4617      	mov	r7, r2
 8017b68:	d30c      	bcc.n	8017b84 <rshift+0x5c>
 8017b6a:	601d      	str	r5, [r3, #0]
 8017b6c:	b105      	cbz	r5, 8017b70 <rshift+0x48>
 8017b6e:	3304      	adds	r3, #4
 8017b70:	1b1a      	subs	r2, r3, r4
 8017b72:	42a3      	cmp	r3, r4
 8017b74:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8017b78:	bf08      	it	eq
 8017b7a:	2300      	moveq	r3, #0
 8017b7c:	6102      	str	r2, [r0, #16]
 8017b7e:	bf08      	it	eq
 8017b80:	6143      	streq	r3, [r0, #20]
 8017b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017b84:	683f      	ldr	r7, [r7, #0]
 8017b86:	fa07 f70c 	lsl.w	r7, r7, ip
 8017b8a:	433d      	orrs	r5, r7
 8017b8c:	f843 5b04 	str.w	r5, [r3], #4
 8017b90:	f852 5b04 	ldr.w	r5, [r2], #4
 8017b94:	40cd      	lsrs	r5, r1
 8017b96:	e7e5      	b.n	8017b64 <rshift+0x3c>
 8017b98:	4623      	mov	r3, r4
 8017b9a:	e7e9      	b.n	8017b70 <rshift+0x48>

08017b9c <__hexdig_fun>:
 8017b9c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8017ba0:	2b09      	cmp	r3, #9
 8017ba2:	d802      	bhi.n	8017baa <__hexdig_fun+0xe>
 8017ba4:	3820      	subs	r0, #32
 8017ba6:	b2c0      	uxtb	r0, r0
 8017ba8:	4770      	bx	lr
 8017baa:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8017bae:	2b05      	cmp	r3, #5
 8017bb0:	d801      	bhi.n	8017bb6 <__hexdig_fun+0x1a>
 8017bb2:	3847      	subs	r0, #71	; 0x47
 8017bb4:	e7f7      	b.n	8017ba6 <__hexdig_fun+0xa>
 8017bb6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8017bba:	2b05      	cmp	r3, #5
 8017bbc:	d801      	bhi.n	8017bc2 <__hexdig_fun+0x26>
 8017bbe:	3827      	subs	r0, #39	; 0x27
 8017bc0:	e7f1      	b.n	8017ba6 <__hexdig_fun+0xa>
 8017bc2:	2000      	movs	r0, #0
 8017bc4:	4770      	bx	lr

08017bc6 <__gethex>:
 8017bc6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017bca:	b08b      	sub	sp, #44	; 0x2c
 8017bcc:	468a      	mov	sl, r1
 8017bce:	9002      	str	r0, [sp, #8]
 8017bd0:	9816      	ldr	r0, [sp, #88]	; 0x58
 8017bd2:	9306      	str	r3, [sp, #24]
 8017bd4:	4690      	mov	r8, r2
 8017bd6:	f000 fadf 	bl	8018198 <__localeconv_l>
 8017bda:	6803      	ldr	r3, [r0, #0]
 8017bdc:	9303      	str	r3, [sp, #12]
 8017bde:	4618      	mov	r0, r3
 8017be0:	f7f0 fa2e 	bl	8008040 <strlen>
 8017be4:	9b03      	ldr	r3, [sp, #12]
 8017be6:	9001      	str	r0, [sp, #4]
 8017be8:	4403      	add	r3, r0
 8017bea:	f04f 0b00 	mov.w	fp, #0
 8017bee:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8017bf2:	9307      	str	r3, [sp, #28]
 8017bf4:	f8da 3000 	ldr.w	r3, [sl]
 8017bf8:	3302      	adds	r3, #2
 8017bfa:	461f      	mov	r7, r3
 8017bfc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8017c00:	2830      	cmp	r0, #48	; 0x30
 8017c02:	d06c      	beq.n	8017cde <__gethex+0x118>
 8017c04:	f7ff ffca 	bl	8017b9c <__hexdig_fun>
 8017c08:	4604      	mov	r4, r0
 8017c0a:	2800      	cmp	r0, #0
 8017c0c:	d16a      	bne.n	8017ce4 <__gethex+0x11e>
 8017c0e:	9a01      	ldr	r2, [sp, #4]
 8017c10:	9903      	ldr	r1, [sp, #12]
 8017c12:	4638      	mov	r0, r7
 8017c14:	f001 fe81 	bl	801991a <strncmp>
 8017c18:	2800      	cmp	r0, #0
 8017c1a:	d166      	bne.n	8017cea <__gethex+0x124>
 8017c1c:	9b01      	ldr	r3, [sp, #4]
 8017c1e:	5cf8      	ldrb	r0, [r7, r3]
 8017c20:	18fe      	adds	r6, r7, r3
 8017c22:	f7ff ffbb 	bl	8017b9c <__hexdig_fun>
 8017c26:	2800      	cmp	r0, #0
 8017c28:	d062      	beq.n	8017cf0 <__gethex+0x12a>
 8017c2a:	4633      	mov	r3, r6
 8017c2c:	7818      	ldrb	r0, [r3, #0]
 8017c2e:	2830      	cmp	r0, #48	; 0x30
 8017c30:	461f      	mov	r7, r3
 8017c32:	f103 0301 	add.w	r3, r3, #1
 8017c36:	d0f9      	beq.n	8017c2c <__gethex+0x66>
 8017c38:	f7ff ffb0 	bl	8017b9c <__hexdig_fun>
 8017c3c:	fab0 f580 	clz	r5, r0
 8017c40:	096d      	lsrs	r5, r5, #5
 8017c42:	4634      	mov	r4, r6
 8017c44:	f04f 0b01 	mov.w	fp, #1
 8017c48:	463a      	mov	r2, r7
 8017c4a:	4616      	mov	r6, r2
 8017c4c:	3201      	adds	r2, #1
 8017c4e:	7830      	ldrb	r0, [r6, #0]
 8017c50:	f7ff ffa4 	bl	8017b9c <__hexdig_fun>
 8017c54:	2800      	cmp	r0, #0
 8017c56:	d1f8      	bne.n	8017c4a <__gethex+0x84>
 8017c58:	9a01      	ldr	r2, [sp, #4]
 8017c5a:	9903      	ldr	r1, [sp, #12]
 8017c5c:	4630      	mov	r0, r6
 8017c5e:	f001 fe5c 	bl	801991a <strncmp>
 8017c62:	b950      	cbnz	r0, 8017c7a <__gethex+0xb4>
 8017c64:	b954      	cbnz	r4, 8017c7c <__gethex+0xb6>
 8017c66:	9b01      	ldr	r3, [sp, #4]
 8017c68:	18f4      	adds	r4, r6, r3
 8017c6a:	4622      	mov	r2, r4
 8017c6c:	4616      	mov	r6, r2
 8017c6e:	3201      	adds	r2, #1
 8017c70:	7830      	ldrb	r0, [r6, #0]
 8017c72:	f7ff ff93 	bl	8017b9c <__hexdig_fun>
 8017c76:	2800      	cmp	r0, #0
 8017c78:	d1f8      	bne.n	8017c6c <__gethex+0xa6>
 8017c7a:	b10c      	cbz	r4, 8017c80 <__gethex+0xba>
 8017c7c:	1ba4      	subs	r4, r4, r6
 8017c7e:	00a4      	lsls	r4, r4, #2
 8017c80:	7833      	ldrb	r3, [r6, #0]
 8017c82:	2b50      	cmp	r3, #80	; 0x50
 8017c84:	d001      	beq.n	8017c8a <__gethex+0xc4>
 8017c86:	2b70      	cmp	r3, #112	; 0x70
 8017c88:	d140      	bne.n	8017d0c <__gethex+0x146>
 8017c8a:	7873      	ldrb	r3, [r6, #1]
 8017c8c:	2b2b      	cmp	r3, #43	; 0x2b
 8017c8e:	d031      	beq.n	8017cf4 <__gethex+0x12e>
 8017c90:	2b2d      	cmp	r3, #45	; 0x2d
 8017c92:	d033      	beq.n	8017cfc <__gethex+0x136>
 8017c94:	1c71      	adds	r1, r6, #1
 8017c96:	f04f 0900 	mov.w	r9, #0
 8017c9a:	7808      	ldrb	r0, [r1, #0]
 8017c9c:	f7ff ff7e 	bl	8017b9c <__hexdig_fun>
 8017ca0:	1e43      	subs	r3, r0, #1
 8017ca2:	b2db      	uxtb	r3, r3
 8017ca4:	2b18      	cmp	r3, #24
 8017ca6:	d831      	bhi.n	8017d0c <__gethex+0x146>
 8017ca8:	f1a0 0210 	sub.w	r2, r0, #16
 8017cac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8017cb0:	f7ff ff74 	bl	8017b9c <__hexdig_fun>
 8017cb4:	1e43      	subs	r3, r0, #1
 8017cb6:	b2db      	uxtb	r3, r3
 8017cb8:	2b18      	cmp	r3, #24
 8017cba:	d922      	bls.n	8017d02 <__gethex+0x13c>
 8017cbc:	f1b9 0f00 	cmp.w	r9, #0
 8017cc0:	d000      	beq.n	8017cc4 <__gethex+0xfe>
 8017cc2:	4252      	negs	r2, r2
 8017cc4:	4414      	add	r4, r2
 8017cc6:	f8ca 1000 	str.w	r1, [sl]
 8017cca:	b30d      	cbz	r5, 8017d10 <__gethex+0x14a>
 8017ccc:	f1bb 0f00 	cmp.w	fp, #0
 8017cd0:	bf0c      	ite	eq
 8017cd2:	2706      	moveq	r7, #6
 8017cd4:	2700      	movne	r7, #0
 8017cd6:	4638      	mov	r0, r7
 8017cd8:	b00b      	add	sp, #44	; 0x2c
 8017cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017cde:	f10b 0b01 	add.w	fp, fp, #1
 8017ce2:	e78a      	b.n	8017bfa <__gethex+0x34>
 8017ce4:	2500      	movs	r5, #0
 8017ce6:	462c      	mov	r4, r5
 8017ce8:	e7ae      	b.n	8017c48 <__gethex+0x82>
 8017cea:	463e      	mov	r6, r7
 8017cec:	2501      	movs	r5, #1
 8017cee:	e7c7      	b.n	8017c80 <__gethex+0xba>
 8017cf0:	4604      	mov	r4, r0
 8017cf2:	e7fb      	b.n	8017cec <__gethex+0x126>
 8017cf4:	f04f 0900 	mov.w	r9, #0
 8017cf8:	1cb1      	adds	r1, r6, #2
 8017cfa:	e7ce      	b.n	8017c9a <__gethex+0xd4>
 8017cfc:	f04f 0901 	mov.w	r9, #1
 8017d00:	e7fa      	b.n	8017cf8 <__gethex+0x132>
 8017d02:	230a      	movs	r3, #10
 8017d04:	fb03 0202 	mla	r2, r3, r2, r0
 8017d08:	3a10      	subs	r2, #16
 8017d0a:	e7cf      	b.n	8017cac <__gethex+0xe6>
 8017d0c:	4631      	mov	r1, r6
 8017d0e:	e7da      	b.n	8017cc6 <__gethex+0x100>
 8017d10:	1bf3      	subs	r3, r6, r7
 8017d12:	3b01      	subs	r3, #1
 8017d14:	4629      	mov	r1, r5
 8017d16:	2b07      	cmp	r3, #7
 8017d18:	dc49      	bgt.n	8017dae <__gethex+0x1e8>
 8017d1a:	9802      	ldr	r0, [sp, #8]
 8017d1c:	f000 faca 	bl	80182b4 <_Balloc>
 8017d20:	9b01      	ldr	r3, [sp, #4]
 8017d22:	f100 0914 	add.w	r9, r0, #20
 8017d26:	f04f 0b00 	mov.w	fp, #0
 8017d2a:	f1c3 0301 	rsb	r3, r3, #1
 8017d2e:	4605      	mov	r5, r0
 8017d30:	f8cd 9010 	str.w	r9, [sp, #16]
 8017d34:	46da      	mov	sl, fp
 8017d36:	9308      	str	r3, [sp, #32]
 8017d38:	42b7      	cmp	r7, r6
 8017d3a:	d33b      	bcc.n	8017db4 <__gethex+0x1ee>
 8017d3c:	9804      	ldr	r0, [sp, #16]
 8017d3e:	f840 ab04 	str.w	sl, [r0], #4
 8017d42:	eba0 0009 	sub.w	r0, r0, r9
 8017d46:	1080      	asrs	r0, r0, #2
 8017d48:	6128      	str	r0, [r5, #16]
 8017d4a:	0147      	lsls	r7, r0, #5
 8017d4c:	4650      	mov	r0, sl
 8017d4e:	f000 fb75 	bl	801843c <__hi0bits>
 8017d52:	f8d8 6000 	ldr.w	r6, [r8]
 8017d56:	1a3f      	subs	r7, r7, r0
 8017d58:	42b7      	cmp	r7, r6
 8017d5a:	dd64      	ble.n	8017e26 <__gethex+0x260>
 8017d5c:	1bbf      	subs	r7, r7, r6
 8017d5e:	4639      	mov	r1, r7
 8017d60:	4628      	mov	r0, r5
 8017d62:	f000 fe85 	bl	8018a70 <__any_on>
 8017d66:	4682      	mov	sl, r0
 8017d68:	b178      	cbz	r0, 8017d8a <__gethex+0x1c4>
 8017d6a:	1e7b      	subs	r3, r7, #1
 8017d6c:	1159      	asrs	r1, r3, #5
 8017d6e:	f003 021f 	and.w	r2, r3, #31
 8017d72:	f04f 0a01 	mov.w	sl, #1
 8017d76:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8017d7a:	fa0a f202 	lsl.w	r2, sl, r2
 8017d7e:	420a      	tst	r2, r1
 8017d80:	d003      	beq.n	8017d8a <__gethex+0x1c4>
 8017d82:	4553      	cmp	r3, sl
 8017d84:	dc46      	bgt.n	8017e14 <__gethex+0x24e>
 8017d86:	f04f 0a02 	mov.w	sl, #2
 8017d8a:	4639      	mov	r1, r7
 8017d8c:	4628      	mov	r0, r5
 8017d8e:	f7ff fecb 	bl	8017b28 <rshift>
 8017d92:	443c      	add	r4, r7
 8017d94:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017d98:	42a3      	cmp	r3, r4
 8017d9a:	da52      	bge.n	8017e42 <__gethex+0x27c>
 8017d9c:	4629      	mov	r1, r5
 8017d9e:	9802      	ldr	r0, [sp, #8]
 8017da0:	f000 fabc 	bl	801831c <_Bfree>
 8017da4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8017da6:	2300      	movs	r3, #0
 8017da8:	6013      	str	r3, [r2, #0]
 8017daa:	27a3      	movs	r7, #163	; 0xa3
 8017dac:	e793      	b.n	8017cd6 <__gethex+0x110>
 8017dae:	3101      	adds	r1, #1
 8017db0:	105b      	asrs	r3, r3, #1
 8017db2:	e7b0      	b.n	8017d16 <__gethex+0x150>
 8017db4:	1e73      	subs	r3, r6, #1
 8017db6:	9305      	str	r3, [sp, #20]
 8017db8:	9a07      	ldr	r2, [sp, #28]
 8017dba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8017dbe:	4293      	cmp	r3, r2
 8017dc0:	d018      	beq.n	8017df4 <__gethex+0x22e>
 8017dc2:	f1bb 0f20 	cmp.w	fp, #32
 8017dc6:	d107      	bne.n	8017dd8 <__gethex+0x212>
 8017dc8:	9b04      	ldr	r3, [sp, #16]
 8017dca:	f8c3 a000 	str.w	sl, [r3]
 8017dce:	3304      	adds	r3, #4
 8017dd0:	f04f 0a00 	mov.w	sl, #0
 8017dd4:	9304      	str	r3, [sp, #16]
 8017dd6:	46d3      	mov	fp, sl
 8017dd8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8017ddc:	f7ff fede 	bl	8017b9c <__hexdig_fun>
 8017de0:	f000 000f 	and.w	r0, r0, #15
 8017de4:	fa00 f00b 	lsl.w	r0, r0, fp
 8017de8:	ea4a 0a00 	orr.w	sl, sl, r0
 8017dec:	f10b 0b04 	add.w	fp, fp, #4
 8017df0:	9b05      	ldr	r3, [sp, #20]
 8017df2:	e00d      	b.n	8017e10 <__gethex+0x24a>
 8017df4:	9b05      	ldr	r3, [sp, #20]
 8017df6:	9a08      	ldr	r2, [sp, #32]
 8017df8:	4413      	add	r3, r2
 8017dfa:	42bb      	cmp	r3, r7
 8017dfc:	d3e1      	bcc.n	8017dc2 <__gethex+0x1fc>
 8017dfe:	4618      	mov	r0, r3
 8017e00:	9a01      	ldr	r2, [sp, #4]
 8017e02:	9903      	ldr	r1, [sp, #12]
 8017e04:	9309      	str	r3, [sp, #36]	; 0x24
 8017e06:	f001 fd88 	bl	801991a <strncmp>
 8017e0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017e0c:	2800      	cmp	r0, #0
 8017e0e:	d1d8      	bne.n	8017dc2 <__gethex+0x1fc>
 8017e10:	461e      	mov	r6, r3
 8017e12:	e791      	b.n	8017d38 <__gethex+0x172>
 8017e14:	1eb9      	subs	r1, r7, #2
 8017e16:	4628      	mov	r0, r5
 8017e18:	f000 fe2a 	bl	8018a70 <__any_on>
 8017e1c:	2800      	cmp	r0, #0
 8017e1e:	d0b2      	beq.n	8017d86 <__gethex+0x1c0>
 8017e20:	f04f 0a03 	mov.w	sl, #3
 8017e24:	e7b1      	b.n	8017d8a <__gethex+0x1c4>
 8017e26:	da09      	bge.n	8017e3c <__gethex+0x276>
 8017e28:	1bf7      	subs	r7, r6, r7
 8017e2a:	4629      	mov	r1, r5
 8017e2c:	463a      	mov	r2, r7
 8017e2e:	9802      	ldr	r0, [sp, #8]
 8017e30:	f000 fc40 	bl	80186b4 <__lshift>
 8017e34:	1be4      	subs	r4, r4, r7
 8017e36:	4605      	mov	r5, r0
 8017e38:	f100 0914 	add.w	r9, r0, #20
 8017e3c:	f04f 0a00 	mov.w	sl, #0
 8017e40:	e7a8      	b.n	8017d94 <__gethex+0x1ce>
 8017e42:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8017e46:	42a0      	cmp	r0, r4
 8017e48:	dd6a      	ble.n	8017f20 <__gethex+0x35a>
 8017e4a:	1b04      	subs	r4, r0, r4
 8017e4c:	42a6      	cmp	r6, r4
 8017e4e:	dc2e      	bgt.n	8017eae <__gethex+0x2e8>
 8017e50:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017e54:	2b02      	cmp	r3, #2
 8017e56:	d022      	beq.n	8017e9e <__gethex+0x2d8>
 8017e58:	2b03      	cmp	r3, #3
 8017e5a:	d024      	beq.n	8017ea6 <__gethex+0x2e0>
 8017e5c:	2b01      	cmp	r3, #1
 8017e5e:	d115      	bne.n	8017e8c <__gethex+0x2c6>
 8017e60:	42a6      	cmp	r6, r4
 8017e62:	d113      	bne.n	8017e8c <__gethex+0x2c6>
 8017e64:	2e01      	cmp	r6, #1
 8017e66:	dc0b      	bgt.n	8017e80 <__gethex+0x2ba>
 8017e68:	9a06      	ldr	r2, [sp, #24]
 8017e6a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8017e6e:	6013      	str	r3, [r2, #0]
 8017e70:	2301      	movs	r3, #1
 8017e72:	612b      	str	r3, [r5, #16]
 8017e74:	f8c9 3000 	str.w	r3, [r9]
 8017e78:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017e7a:	2762      	movs	r7, #98	; 0x62
 8017e7c:	601d      	str	r5, [r3, #0]
 8017e7e:	e72a      	b.n	8017cd6 <__gethex+0x110>
 8017e80:	1e71      	subs	r1, r6, #1
 8017e82:	4628      	mov	r0, r5
 8017e84:	f000 fdf4 	bl	8018a70 <__any_on>
 8017e88:	2800      	cmp	r0, #0
 8017e8a:	d1ed      	bne.n	8017e68 <__gethex+0x2a2>
 8017e8c:	4629      	mov	r1, r5
 8017e8e:	9802      	ldr	r0, [sp, #8]
 8017e90:	f000 fa44 	bl	801831c <_Bfree>
 8017e94:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8017e96:	2300      	movs	r3, #0
 8017e98:	6013      	str	r3, [r2, #0]
 8017e9a:	2750      	movs	r7, #80	; 0x50
 8017e9c:	e71b      	b.n	8017cd6 <__gethex+0x110>
 8017e9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017ea0:	2b00      	cmp	r3, #0
 8017ea2:	d0e1      	beq.n	8017e68 <__gethex+0x2a2>
 8017ea4:	e7f2      	b.n	8017e8c <__gethex+0x2c6>
 8017ea6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017ea8:	2b00      	cmp	r3, #0
 8017eaa:	d1dd      	bne.n	8017e68 <__gethex+0x2a2>
 8017eac:	e7ee      	b.n	8017e8c <__gethex+0x2c6>
 8017eae:	1e67      	subs	r7, r4, #1
 8017eb0:	f1ba 0f00 	cmp.w	sl, #0
 8017eb4:	d131      	bne.n	8017f1a <__gethex+0x354>
 8017eb6:	b127      	cbz	r7, 8017ec2 <__gethex+0x2fc>
 8017eb8:	4639      	mov	r1, r7
 8017eba:	4628      	mov	r0, r5
 8017ebc:	f000 fdd8 	bl	8018a70 <__any_on>
 8017ec0:	4682      	mov	sl, r0
 8017ec2:	117a      	asrs	r2, r7, #5
 8017ec4:	2301      	movs	r3, #1
 8017ec6:	f007 071f 	and.w	r7, r7, #31
 8017eca:	fa03 f707 	lsl.w	r7, r3, r7
 8017ece:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8017ed2:	4621      	mov	r1, r4
 8017ed4:	421f      	tst	r7, r3
 8017ed6:	4628      	mov	r0, r5
 8017ed8:	bf18      	it	ne
 8017eda:	f04a 0a02 	orrne.w	sl, sl, #2
 8017ede:	1b36      	subs	r6, r6, r4
 8017ee0:	f7ff fe22 	bl	8017b28 <rshift>
 8017ee4:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8017ee8:	2702      	movs	r7, #2
 8017eea:	f1ba 0f00 	cmp.w	sl, #0
 8017eee:	d048      	beq.n	8017f82 <__gethex+0x3bc>
 8017ef0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8017ef4:	2b02      	cmp	r3, #2
 8017ef6:	d015      	beq.n	8017f24 <__gethex+0x35e>
 8017ef8:	2b03      	cmp	r3, #3
 8017efa:	d017      	beq.n	8017f2c <__gethex+0x366>
 8017efc:	2b01      	cmp	r3, #1
 8017efe:	d109      	bne.n	8017f14 <__gethex+0x34e>
 8017f00:	f01a 0f02 	tst.w	sl, #2
 8017f04:	d006      	beq.n	8017f14 <__gethex+0x34e>
 8017f06:	f8d9 3000 	ldr.w	r3, [r9]
 8017f0a:	ea4a 0a03 	orr.w	sl, sl, r3
 8017f0e:	f01a 0f01 	tst.w	sl, #1
 8017f12:	d10e      	bne.n	8017f32 <__gethex+0x36c>
 8017f14:	f047 0710 	orr.w	r7, r7, #16
 8017f18:	e033      	b.n	8017f82 <__gethex+0x3bc>
 8017f1a:	f04f 0a01 	mov.w	sl, #1
 8017f1e:	e7d0      	b.n	8017ec2 <__gethex+0x2fc>
 8017f20:	2701      	movs	r7, #1
 8017f22:	e7e2      	b.n	8017eea <__gethex+0x324>
 8017f24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017f26:	f1c3 0301 	rsb	r3, r3, #1
 8017f2a:	9315      	str	r3, [sp, #84]	; 0x54
 8017f2c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017f2e:	2b00      	cmp	r3, #0
 8017f30:	d0f0      	beq.n	8017f14 <__gethex+0x34e>
 8017f32:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8017f36:	f105 0314 	add.w	r3, r5, #20
 8017f3a:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8017f3e:	eb03 010a 	add.w	r1, r3, sl
 8017f42:	f04f 0c00 	mov.w	ip, #0
 8017f46:	4618      	mov	r0, r3
 8017f48:	f853 2b04 	ldr.w	r2, [r3], #4
 8017f4c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8017f50:	d01c      	beq.n	8017f8c <__gethex+0x3c6>
 8017f52:	3201      	adds	r2, #1
 8017f54:	6002      	str	r2, [r0, #0]
 8017f56:	2f02      	cmp	r7, #2
 8017f58:	f105 0314 	add.w	r3, r5, #20
 8017f5c:	d138      	bne.n	8017fd0 <__gethex+0x40a>
 8017f5e:	f8d8 2000 	ldr.w	r2, [r8]
 8017f62:	3a01      	subs	r2, #1
 8017f64:	42b2      	cmp	r2, r6
 8017f66:	d10a      	bne.n	8017f7e <__gethex+0x3b8>
 8017f68:	1171      	asrs	r1, r6, #5
 8017f6a:	2201      	movs	r2, #1
 8017f6c:	f006 061f 	and.w	r6, r6, #31
 8017f70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8017f74:	fa02 f606 	lsl.w	r6, r2, r6
 8017f78:	421e      	tst	r6, r3
 8017f7a:	bf18      	it	ne
 8017f7c:	4617      	movne	r7, r2
 8017f7e:	f047 0720 	orr.w	r7, r7, #32
 8017f82:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8017f84:	601d      	str	r5, [r3, #0]
 8017f86:	9b06      	ldr	r3, [sp, #24]
 8017f88:	601c      	str	r4, [r3, #0]
 8017f8a:	e6a4      	b.n	8017cd6 <__gethex+0x110>
 8017f8c:	4299      	cmp	r1, r3
 8017f8e:	f843 cc04 	str.w	ip, [r3, #-4]
 8017f92:	d8d8      	bhi.n	8017f46 <__gethex+0x380>
 8017f94:	68ab      	ldr	r3, [r5, #8]
 8017f96:	4599      	cmp	r9, r3
 8017f98:	db12      	blt.n	8017fc0 <__gethex+0x3fa>
 8017f9a:	6869      	ldr	r1, [r5, #4]
 8017f9c:	9802      	ldr	r0, [sp, #8]
 8017f9e:	3101      	adds	r1, #1
 8017fa0:	f000 f988 	bl	80182b4 <_Balloc>
 8017fa4:	692a      	ldr	r2, [r5, #16]
 8017fa6:	3202      	adds	r2, #2
 8017fa8:	f105 010c 	add.w	r1, r5, #12
 8017fac:	4683      	mov	fp, r0
 8017fae:	0092      	lsls	r2, r2, #2
 8017fb0:	300c      	adds	r0, #12
 8017fb2:	f7fc fe9b 	bl	8014cec <memcpy>
 8017fb6:	4629      	mov	r1, r5
 8017fb8:	9802      	ldr	r0, [sp, #8]
 8017fba:	f000 f9af 	bl	801831c <_Bfree>
 8017fbe:	465d      	mov	r5, fp
 8017fc0:	692b      	ldr	r3, [r5, #16]
 8017fc2:	1c5a      	adds	r2, r3, #1
 8017fc4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8017fc8:	612a      	str	r2, [r5, #16]
 8017fca:	2201      	movs	r2, #1
 8017fcc:	615a      	str	r2, [r3, #20]
 8017fce:	e7c2      	b.n	8017f56 <__gethex+0x390>
 8017fd0:	692a      	ldr	r2, [r5, #16]
 8017fd2:	454a      	cmp	r2, r9
 8017fd4:	dd0b      	ble.n	8017fee <__gethex+0x428>
 8017fd6:	2101      	movs	r1, #1
 8017fd8:	4628      	mov	r0, r5
 8017fda:	f7ff fda5 	bl	8017b28 <rshift>
 8017fde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8017fe2:	3401      	adds	r4, #1
 8017fe4:	42a3      	cmp	r3, r4
 8017fe6:	f6ff aed9 	blt.w	8017d9c <__gethex+0x1d6>
 8017fea:	2701      	movs	r7, #1
 8017fec:	e7c7      	b.n	8017f7e <__gethex+0x3b8>
 8017fee:	f016 061f 	ands.w	r6, r6, #31
 8017ff2:	d0fa      	beq.n	8017fea <__gethex+0x424>
 8017ff4:	449a      	add	sl, r3
 8017ff6:	f1c6 0620 	rsb	r6, r6, #32
 8017ffa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8017ffe:	f000 fa1d 	bl	801843c <__hi0bits>
 8018002:	42b0      	cmp	r0, r6
 8018004:	dbe7      	blt.n	8017fd6 <__gethex+0x410>
 8018006:	e7f0      	b.n	8017fea <__gethex+0x424>

08018008 <L_shift>:
 8018008:	f1c2 0208 	rsb	r2, r2, #8
 801800c:	0092      	lsls	r2, r2, #2
 801800e:	b570      	push	{r4, r5, r6, lr}
 8018010:	f1c2 0620 	rsb	r6, r2, #32
 8018014:	6843      	ldr	r3, [r0, #4]
 8018016:	6804      	ldr	r4, [r0, #0]
 8018018:	fa03 f506 	lsl.w	r5, r3, r6
 801801c:	432c      	orrs	r4, r5
 801801e:	40d3      	lsrs	r3, r2
 8018020:	6004      	str	r4, [r0, #0]
 8018022:	f840 3f04 	str.w	r3, [r0, #4]!
 8018026:	4288      	cmp	r0, r1
 8018028:	d3f4      	bcc.n	8018014 <L_shift+0xc>
 801802a:	bd70      	pop	{r4, r5, r6, pc}

0801802c <__match>:
 801802c:	b530      	push	{r4, r5, lr}
 801802e:	6803      	ldr	r3, [r0, #0]
 8018030:	3301      	adds	r3, #1
 8018032:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018036:	b914      	cbnz	r4, 801803e <__match+0x12>
 8018038:	6003      	str	r3, [r0, #0]
 801803a:	2001      	movs	r0, #1
 801803c:	bd30      	pop	{r4, r5, pc}
 801803e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018042:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8018046:	2d19      	cmp	r5, #25
 8018048:	bf98      	it	ls
 801804a:	3220      	addls	r2, #32
 801804c:	42a2      	cmp	r2, r4
 801804e:	d0f0      	beq.n	8018032 <__match+0x6>
 8018050:	2000      	movs	r0, #0
 8018052:	e7f3      	b.n	801803c <__match+0x10>

08018054 <__hexnan>:
 8018054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018058:	680b      	ldr	r3, [r1, #0]
 801805a:	6801      	ldr	r1, [r0, #0]
 801805c:	115f      	asrs	r7, r3, #5
 801805e:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8018062:	f013 031f 	ands.w	r3, r3, #31
 8018066:	b087      	sub	sp, #28
 8018068:	bf18      	it	ne
 801806a:	3704      	addne	r7, #4
 801806c:	2500      	movs	r5, #0
 801806e:	1f3e      	subs	r6, r7, #4
 8018070:	4682      	mov	sl, r0
 8018072:	4690      	mov	r8, r2
 8018074:	9301      	str	r3, [sp, #4]
 8018076:	f847 5c04 	str.w	r5, [r7, #-4]
 801807a:	46b1      	mov	r9, r6
 801807c:	4634      	mov	r4, r6
 801807e:	9502      	str	r5, [sp, #8]
 8018080:	46ab      	mov	fp, r5
 8018082:	784a      	ldrb	r2, [r1, #1]
 8018084:	1c4b      	adds	r3, r1, #1
 8018086:	9303      	str	r3, [sp, #12]
 8018088:	b342      	cbz	r2, 80180dc <__hexnan+0x88>
 801808a:	4610      	mov	r0, r2
 801808c:	9105      	str	r1, [sp, #20]
 801808e:	9204      	str	r2, [sp, #16]
 8018090:	f7ff fd84 	bl	8017b9c <__hexdig_fun>
 8018094:	2800      	cmp	r0, #0
 8018096:	d143      	bne.n	8018120 <__hexnan+0xcc>
 8018098:	9a04      	ldr	r2, [sp, #16]
 801809a:	9905      	ldr	r1, [sp, #20]
 801809c:	2a20      	cmp	r2, #32
 801809e:	d818      	bhi.n	80180d2 <__hexnan+0x7e>
 80180a0:	9b02      	ldr	r3, [sp, #8]
 80180a2:	459b      	cmp	fp, r3
 80180a4:	dd13      	ble.n	80180ce <__hexnan+0x7a>
 80180a6:	454c      	cmp	r4, r9
 80180a8:	d206      	bcs.n	80180b8 <__hexnan+0x64>
 80180aa:	2d07      	cmp	r5, #7
 80180ac:	dc04      	bgt.n	80180b8 <__hexnan+0x64>
 80180ae:	462a      	mov	r2, r5
 80180b0:	4649      	mov	r1, r9
 80180b2:	4620      	mov	r0, r4
 80180b4:	f7ff ffa8 	bl	8018008 <L_shift>
 80180b8:	4544      	cmp	r4, r8
 80180ba:	d944      	bls.n	8018146 <__hexnan+0xf2>
 80180bc:	2300      	movs	r3, #0
 80180be:	f1a4 0904 	sub.w	r9, r4, #4
 80180c2:	f844 3c04 	str.w	r3, [r4, #-4]
 80180c6:	f8cd b008 	str.w	fp, [sp, #8]
 80180ca:	464c      	mov	r4, r9
 80180cc:	461d      	mov	r5, r3
 80180ce:	9903      	ldr	r1, [sp, #12]
 80180d0:	e7d7      	b.n	8018082 <__hexnan+0x2e>
 80180d2:	2a29      	cmp	r2, #41	; 0x29
 80180d4:	d14a      	bne.n	801816c <__hexnan+0x118>
 80180d6:	3102      	adds	r1, #2
 80180d8:	f8ca 1000 	str.w	r1, [sl]
 80180dc:	f1bb 0f00 	cmp.w	fp, #0
 80180e0:	d044      	beq.n	801816c <__hexnan+0x118>
 80180e2:	454c      	cmp	r4, r9
 80180e4:	d206      	bcs.n	80180f4 <__hexnan+0xa0>
 80180e6:	2d07      	cmp	r5, #7
 80180e8:	dc04      	bgt.n	80180f4 <__hexnan+0xa0>
 80180ea:	462a      	mov	r2, r5
 80180ec:	4649      	mov	r1, r9
 80180ee:	4620      	mov	r0, r4
 80180f0:	f7ff ff8a 	bl	8018008 <L_shift>
 80180f4:	4544      	cmp	r4, r8
 80180f6:	d928      	bls.n	801814a <__hexnan+0xf6>
 80180f8:	4643      	mov	r3, r8
 80180fa:	f854 2b04 	ldr.w	r2, [r4], #4
 80180fe:	f843 2b04 	str.w	r2, [r3], #4
 8018102:	42a6      	cmp	r6, r4
 8018104:	d2f9      	bcs.n	80180fa <__hexnan+0xa6>
 8018106:	2200      	movs	r2, #0
 8018108:	f843 2b04 	str.w	r2, [r3], #4
 801810c:	429e      	cmp	r6, r3
 801810e:	d2fb      	bcs.n	8018108 <__hexnan+0xb4>
 8018110:	6833      	ldr	r3, [r6, #0]
 8018112:	b91b      	cbnz	r3, 801811c <__hexnan+0xc8>
 8018114:	4546      	cmp	r6, r8
 8018116:	d127      	bne.n	8018168 <__hexnan+0x114>
 8018118:	2301      	movs	r3, #1
 801811a:	6033      	str	r3, [r6, #0]
 801811c:	2005      	movs	r0, #5
 801811e:	e026      	b.n	801816e <__hexnan+0x11a>
 8018120:	3501      	adds	r5, #1
 8018122:	2d08      	cmp	r5, #8
 8018124:	f10b 0b01 	add.w	fp, fp, #1
 8018128:	dd06      	ble.n	8018138 <__hexnan+0xe4>
 801812a:	4544      	cmp	r4, r8
 801812c:	d9cf      	bls.n	80180ce <__hexnan+0x7a>
 801812e:	2300      	movs	r3, #0
 8018130:	f844 3c04 	str.w	r3, [r4, #-4]
 8018134:	2501      	movs	r5, #1
 8018136:	3c04      	subs	r4, #4
 8018138:	6822      	ldr	r2, [r4, #0]
 801813a:	f000 000f 	and.w	r0, r0, #15
 801813e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8018142:	6020      	str	r0, [r4, #0]
 8018144:	e7c3      	b.n	80180ce <__hexnan+0x7a>
 8018146:	2508      	movs	r5, #8
 8018148:	e7c1      	b.n	80180ce <__hexnan+0x7a>
 801814a:	9b01      	ldr	r3, [sp, #4]
 801814c:	2b00      	cmp	r3, #0
 801814e:	d0df      	beq.n	8018110 <__hexnan+0xbc>
 8018150:	f04f 32ff 	mov.w	r2, #4294967295
 8018154:	f1c3 0320 	rsb	r3, r3, #32
 8018158:	fa22 f303 	lsr.w	r3, r2, r3
 801815c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8018160:	401a      	ands	r2, r3
 8018162:	f847 2c04 	str.w	r2, [r7, #-4]
 8018166:	e7d3      	b.n	8018110 <__hexnan+0xbc>
 8018168:	3e04      	subs	r6, #4
 801816a:	e7d1      	b.n	8018110 <__hexnan+0xbc>
 801816c:	2004      	movs	r0, #4
 801816e:	b007      	add	sp, #28
 8018170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018174 <__locale_ctype_ptr_l>:
 8018174:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8018178:	4770      	bx	lr
	...

0801817c <__locale_ctype_ptr>:
 801817c:	4b04      	ldr	r3, [pc, #16]	; (8018190 <__locale_ctype_ptr+0x14>)
 801817e:	4a05      	ldr	r2, [pc, #20]	; (8018194 <__locale_ctype_ptr+0x18>)
 8018180:	681b      	ldr	r3, [r3, #0]
 8018182:	6a1b      	ldr	r3, [r3, #32]
 8018184:	2b00      	cmp	r3, #0
 8018186:	bf08      	it	eq
 8018188:	4613      	moveq	r3, r2
 801818a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801818e:	4770      	bx	lr
 8018190:	20000028 	.word	0x20000028
 8018194:	2000008c 	.word	0x2000008c

08018198 <__localeconv_l>:
 8018198:	30f0      	adds	r0, #240	; 0xf0
 801819a:	4770      	bx	lr

0801819c <_localeconv_r>:
 801819c:	4b04      	ldr	r3, [pc, #16]	; (80181b0 <_localeconv_r+0x14>)
 801819e:	681b      	ldr	r3, [r3, #0]
 80181a0:	6a18      	ldr	r0, [r3, #32]
 80181a2:	4b04      	ldr	r3, [pc, #16]	; (80181b4 <_localeconv_r+0x18>)
 80181a4:	2800      	cmp	r0, #0
 80181a6:	bf08      	it	eq
 80181a8:	4618      	moveq	r0, r3
 80181aa:	30f0      	adds	r0, #240	; 0xf0
 80181ac:	4770      	bx	lr
 80181ae:	bf00      	nop
 80181b0:	20000028 	.word	0x20000028
 80181b4:	2000008c 	.word	0x2000008c

080181b8 <__swhatbuf_r>:
 80181b8:	b570      	push	{r4, r5, r6, lr}
 80181ba:	460e      	mov	r6, r1
 80181bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80181c0:	2900      	cmp	r1, #0
 80181c2:	b096      	sub	sp, #88	; 0x58
 80181c4:	4614      	mov	r4, r2
 80181c6:	461d      	mov	r5, r3
 80181c8:	da07      	bge.n	80181da <__swhatbuf_r+0x22>
 80181ca:	2300      	movs	r3, #0
 80181cc:	602b      	str	r3, [r5, #0]
 80181ce:	89b3      	ldrh	r3, [r6, #12]
 80181d0:	061a      	lsls	r2, r3, #24
 80181d2:	d410      	bmi.n	80181f6 <__swhatbuf_r+0x3e>
 80181d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80181d8:	e00e      	b.n	80181f8 <__swhatbuf_r+0x40>
 80181da:	466a      	mov	r2, sp
 80181dc:	f001 fd18 	bl	8019c10 <_fstat_r>
 80181e0:	2800      	cmp	r0, #0
 80181e2:	dbf2      	blt.n	80181ca <__swhatbuf_r+0x12>
 80181e4:	9a01      	ldr	r2, [sp, #4]
 80181e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80181ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80181ee:	425a      	negs	r2, r3
 80181f0:	415a      	adcs	r2, r3
 80181f2:	602a      	str	r2, [r5, #0]
 80181f4:	e7ee      	b.n	80181d4 <__swhatbuf_r+0x1c>
 80181f6:	2340      	movs	r3, #64	; 0x40
 80181f8:	2000      	movs	r0, #0
 80181fa:	6023      	str	r3, [r4, #0]
 80181fc:	b016      	add	sp, #88	; 0x58
 80181fe:	bd70      	pop	{r4, r5, r6, pc}

08018200 <__smakebuf_r>:
 8018200:	898b      	ldrh	r3, [r1, #12]
 8018202:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8018204:	079d      	lsls	r5, r3, #30
 8018206:	4606      	mov	r6, r0
 8018208:	460c      	mov	r4, r1
 801820a:	d507      	bpl.n	801821c <__smakebuf_r+0x1c>
 801820c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8018210:	6023      	str	r3, [r4, #0]
 8018212:	6123      	str	r3, [r4, #16]
 8018214:	2301      	movs	r3, #1
 8018216:	6163      	str	r3, [r4, #20]
 8018218:	b002      	add	sp, #8
 801821a:	bd70      	pop	{r4, r5, r6, pc}
 801821c:	ab01      	add	r3, sp, #4
 801821e:	466a      	mov	r2, sp
 8018220:	f7ff ffca 	bl	80181b8 <__swhatbuf_r>
 8018224:	9900      	ldr	r1, [sp, #0]
 8018226:	4605      	mov	r5, r0
 8018228:	4630      	mov	r0, r6
 801822a:	f000 fc9f 	bl	8018b6c <_malloc_r>
 801822e:	b948      	cbnz	r0, 8018244 <__smakebuf_r+0x44>
 8018230:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018234:	059a      	lsls	r2, r3, #22
 8018236:	d4ef      	bmi.n	8018218 <__smakebuf_r+0x18>
 8018238:	f023 0303 	bic.w	r3, r3, #3
 801823c:	f043 0302 	orr.w	r3, r3, #2
 8018240:	81a3      	strh	r3, [r4, #12]
 8018242:	e7e3      	b.n	801820c <__smakebuf_r+0xc>
 8018244:	4b0d      	ldr	r3, [pc, #52]	; (801827c <__smakebuf_r+0x7c>)
 8018246:	62b3      	str	r3, [r6, #40]	; 0x28
 8018248:	89a3      	ldrh	r3, [r4, #12]
 801824a:	6020      	str	r0, [r4, #0]
 801824c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018250:	81a3      	strh	r3, [r4, #12]
 8018252:	9b00      	ldr	r3, [sp, #0]
 8018254:	6163      	str	r3, [r4, #20]
 8018256:	9b01      	ldr	r3, [sp, #4]
 8018258:	6120      	str	r0, [r4, #16]
 801825a:	b15b      	cbz	r3, 8018274 <__smakebuf_r+0x74>
 801825c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018260:	4630      	mov	r0, r6
 8018262:	f001 fce7 	bl	8019c34 <_isatty_r>
 8018266:	b128      	cbz	r0, 8018274 <__smakebuf_r+0x74>
 8018268:	89a3      	ldrh	r3, [r4, #12]
 801826a:	f023 0303 	bic.w	r3, r3, #3
 801826e:	f043 0301 	orr.w	r3, r3, #1
 8018272:	81a3      	strh	r3, [r4, #12]
 8018274:	89a3      	ldrh	r3, [r4, #12]
 8018276:	431d      	orrs	r5, r3
 8018278:	81a5      	strh	r5, [r4, #12]
 801827a:	e7cd      	b.n	8018218 <__smakebuf_r+0x18>
 801827c:	080179a5 	.word	0x080179a5

08018280 <malloc>:
 8018280:	4b02      	ldr	r3, [pc, #8]	; (801828c <malloc+0xc>)
 8018282:	4601      	mov	r1, r0
 8018284:	6818      	ldr	r0, [r3, #0]
 8018286:	f000 bc71 	b.w	8018b6c <_malloc_r>
 801828a:	bf00      	nop
 801828c:	20000028 	.word	0x20000028

08018290 <__ascii_mbtowc>:
 8018290:	b082      	sub	sp, #8
 8018292:	b901      	cbnz	r1, 8018296 <__ascii_mbtowc+0x6>
 8018294:	a901      	add	r1, sp, #4
 8018296:	b142      	cbz	r2, 80182aa <__ascii_mbtowc+0x1a>
 8018298:	b14b      	cbz	r3, 80182ae <__ascii_mbtowc+0x1e>
 801829a:	7813      	ldrb	r3, [r2, #0]
 801829c:	600b      	str	r3, [r1, #0]
 801829e:	7812      	ldrb	r2, [r2, #0]
 80182a0:	1c10      	adds	r0, r2, #0
 80182a2:	bf18      	it	ne
 80182a4:	2001      	movne	r0, #1
 80182a6:	b002      	add	sp, #8
 80182a8:	4770      	bx	lr
 80182aa:	4610      	mov	r0, r2
 80182ac:	e7fb      	b.n	80182a6 <__ascii_mbtowc+0x16>
 80182ae:	f06f 0001 	mvn.w	r0, #1
 80182b2:	e7f8      	b.n	80182a6 <__ascii_mbtowc+0x16>

080182b4 <_Balloc>:
 80182b4:	b570      	push	{r4, r5, r6, lr}
 80182b6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80182b8:	4604      	mov	r4, r0
 80182ba:	460e      	mov	r6, r1
 80182bc:	b93d      	cbnz	r5, 80182ce <_Balloc+0x1a>
 80182be:	2010      	movs	r0, #16
 80182c0:	f7ff ffde 	bl	8018280 <malloc>
 80182c4:	6260      	str	r0, [r4, #36]	; 0x24
 80182c6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80182ca:	6005      	str	r5, [r0, #0]
 80182cc:	60c5      	str	r5, [r0, #12]
 80182ce:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80182d0:	68eb      	ldr	r3, [r5, #12]
 80182d2:	b183      	cbz	r3, 80182f6 <_Balloc+0x42>
 80182d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80182d6:	68db      	ldr	r3, [r3, #12]
 80182d8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80182dc:	b9b8      	cbnz	r0, 801830e <_Balloc+0x5a>
 80182de:	2101      	movs	r1, #1
 80182e0:	fa01 f506 	lsl.w	r5, r1, r6
 80182e4:	1d6a      	adds	r2, r5, #5
 80182e6:	0092      	lsls	r2, r2, #2
 80182e8:	4620      	mov	r0, r4
 80182ea:	f000 fbe2 	bl	8018ab2 <_calloc_r>
 80182ee:	b160      	cbz	r0, 801830a <_Balloc+0x56>
 80182f0:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80182f4:	e00e      	b.n	8018314 <_Balloc+0x60>
 80182f6:	2221      	movs	r2, #33	; 0x21
 80182f8:	2104      	movs	r1, #4
 80182fa:	4620      	mov	r0, r4
 80182fc:	f000 fbd9 	bl	8018ab2 <_calloc_r>
 8018300:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018302:	60e8      	str	r0, [r5, #12]
 8018304:	68db      	ldr	r3, [r3, #12]
 8018306:	2b00      	cmp	r3, #0
 8018308:	d1e4      	bne.n	80182d4 <_Balloc+0x20>
 801830a:	2000      	movs	r0, #0
 801830c:	bd70      	pop	{r4, r5, r6, pc}
 801830e:	6802      	ldr	r2, [r0, #0]
 8018310:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8018314:	2300      	movs	r3, #0
 8018316:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801831a:	e7f7      	b.n	801830c <_Balloc+0x58>

0801831c <_Bfree>:
 801831c:	b570      	push	{r4, r5, r6, lr}
 801831e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8018320:	4606      	mov	r6, r0
 8018322:	460d      	mov	r5, r1
 8018324:	b93c      	cbnz	r4, 8018336 <_Bfree+0x1a>
 8018326:	2010      	movs	r0, #16
 8018328:	f7ff ffaa 	bl	8018280 <malloc>
 801832c:	6270      	str	r0, [r6, #36]	; 0x24
 801832e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8018332:	6004      	str	r4, [r0, #0]
 8018334:	60c4      	str	r4, [r0, #12]
 8018336:	b13d      	cbz	r5, 8018348 <_Bfree+0x2c>
 8018338:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801833a:	686a      	ldr	r2, [r5, #4]
 801833c:	68db      	ldr	r3, [r3, #12]
 801833e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8018342:	6029      	str	r1, [r5, #0]
 8018344:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8018348:	bd70      	pop	{r4, r5, r6, pc}

0801834a <__multadd>:
 801834a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801834e:	690d      	ldr	r5, [r1, #16]
 8018350:	461f      	mov	r7, r3
 8018352:	4606      	mov	r6, r0
 8018354:	460c      	mov	r4, r1
 8018356:	f101 0c14 	add.w	ip, r1, #20
 801835a:	2300      	movs	r3, #0
 801835c:	f8dc 0000 	ldr.w	r0, [ip]
 8018360:	b281      	uxth	r1, r0
 8018362:	fb02 7101 	mla	r1, r2, r1, r7
 8018366:	0c0f      	lsrs	r7, r1, #16
 8018368:	0c00      	lsrs	r0, r0, #16
 801836a:	fb02 7000 	mla	r0, r2, r0, r7
 801836e:	b289      	uxth	r1, r1
 8018370:	3301      	adds	r3, #1
 8018372:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8018376:	429d      	cmp	r5, r3
 8018378:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801837c:	f84c 1b04 	str.w	r1, [ip], #4
 8018380:	dcec      	bgt.n	801835c <__multadd+0x12>
 8018382:	b1d7      	cbz	r7, 80183ba <__multadd+0x70>
 8018384:	68a3      	ldr	r3, [r4, #8]
 8018386:	42ab      	cmp	r3, r5
 8018388:	dc12      	bgt.n	80183b0 <__multadd+0x66>
 801838a:	6861      	ldr	r1, [r4, #4]
 801838c:	4630      	mov	r0, r6
 801838e:	3101      	adds	r1, #1
 8018390:	f7ff ff90 	bl	80182b4 <_Balloc>
 8018394:	6922      	ldr	r2, [r4, #16]
 8018396:	3202      	adds	r2, #2
 8018398:	f104 010c 	add.w	r1, r4, #12
 801839c:	4680      	mov	r8, r0
 801839e:	0092      	lsls	r2, r2, #2
 80183a0:	300c      	adds	r0, #12
 80183a2:	f7fc fca3 	bl	8014cec <memcpy>
 80183a6:	4621      	mov	r1, r4
 80183a8:	4630      	mov	r0, r6
 80183aa:	f7ff ffb7 	bl	801831c <_Bfree>
 80183ae:	4644      	mov	r4, r8
 80183b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80183b4:	3501      	adds	r5, #1
 80183b6:	615f      	str	r7, [r3, #20]
 80183b8:	6125      	str	r5, [r4, #16]
 80183ba:	4620      	mov	r0, r4
 80183bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080183c0 <__s2b>:
 80183c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80183c4:	460c      	mov	r4, r1
 80183c6:	4615      	mov	r5, r2
 80183c8:	461f      	mov	r7, r3
 80183ca:	2209      	movs	r2, #9
 80183cc:	3308      	adds	r3, #8
 80183ce:	4606      	mov	r6, r0
 80183d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80183d4:	2100      	movs	r1, #0
 80183d6:	2201      	movs	r2, #1
 80183d8:	429a      	cmp	r2, r3
 80183da:	db20      	blt.n	801841e <__s2b+0x5e>
 80183dc:	4630      	mov	r0, r6
 80183de:	f7ff ff69 	bl	80182b4 <_Balloc>
 80183e2:	9b08      	ldr	r3, [sp, #32]
 80183e4:	6143      	str	r3, [r0, #20]
 80183e6:	2d09      	cmp	r5, #9
 80183e8:	f04f 0301 	mov.w	r3, #1
 80183ec:	6103      	str	r3, [r0, #16]
 80183ee:	dd19      	ble.n	8018424 <__s2b+0x64>
 80183f0:	f104 0809 	add.w	r8, r4, #9
 80183f4:	46c1      	mov	r9, r8
 80183f6:	442c      	add	r4, r5
 80183f8:	f819 3b01 	ldrb.w	r3, [r9], #1
 80183fc:	4601      	mov	r1, r0
 80183fe:	3b30      	subs	r3, #48	; 0x30
 8018400:	220a      	movs	r2, #10
 8018402:	4630      	mov	r0, r6
 8018404:	f7ff ffa1 	bl	801834a <__multadd>
 8018408:	45a1      	cmp	r9, r4
 801840a:	d1f5      	bne.n	80183f8 <__s2b+0x38>
 801840c:	eb08 0405 	add.w	r4, r8, r5
 8018410:	3c08      	subs	r4, #8
 8018412:	1b2d      	subs	r5, r5, r4
 8018414:	1963      	adds	r3, r4, r5
 8018416:	42bb      	cmp	r3, r7
 8018418:	db07      	blt.n	801842a <__s2b+0x6a>
 801841a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801841e:	0052      	lsls	r2, r2, #1
 8018420:	3101      	adds	r1, #1
 8018422:	e7d9      	b.n	80183d8 <__s2b+0x18>
 8018424:	340a      	adds	r4, #10
 8018426:	2509      	movs	r5, #9
 8018428:	e7f3      	b.n	8018412 <__s2b+0x52>
 801842a:	f814 3b01 	ldrb.w	r3, [r4], #1
 801842e:	4601      	mov	r1, r0
 8018430:	3b30      	subs	r3, #48	; 0x30
 8018432:	220a      	movs	r2, #10
 8018434:	4630      	mov	r0, r6
 8018436:	f7ff ff88 	bl	801834a <__multadd>
 801843a:	e7eb      	b.n	8018414 <__s2b+0x54>

0801843c <__hi0bits>:
 801843c:	0c02      	lsrs	r2, r0, #16
 801843e:	0412      	lsls	r2, r2, #16
 8018440:	4603      	mov	r3, r0
 8018442:	b9b2      	cbnz	r2, 8018472 <__hi0bits+0x36>
 8018444:	0403      	lsls	r3, r0, #16
 8018446:	2010      	movs	r0, #16
 8018448:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801844c:	bf04      	itt	eq
 801844e:	021b      	lsleq	r3, r3, #8
 8018450:	3008      	addeq	r0, #8
 8018452:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8018456:	bf04      	itt	eq
 8018458:	011b      	lsleq	r3, r3, #4
 801845a:	3004      	addeq	r0, #4
 801845c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8018460:	bf04      	itt	eq
 8018462:	009b      	lsleq	r3, r3, #2
 8018464:	3002      	addeq	r0, #2
 8018466:	2b00      	cmp	r3, #0
 8018468:	db06      	blt.n	8018478 <__hi0bits+0x3c>
 801846a:	005b      	lsls	r3, r3, #1
 801846c:	d503      	bpl.n	8018476 <__hi0bits+0x3a>
 801846e:	3001      	adds	r0, #1
 8018470:	4770      	bx	lr
 8018472:	2000      	movs	r0, #0
 8018474:	e7e8      	b.n	8018448 <__hi0bits+0xc>
 8018476:	2020      	movs	r0, #32
 8018478:	4770      	bx	lr

0801847a <__lo0bits>:
 801847a:	6803      	ldr	r3, [r0, #0]
 801847c:	f013 0207 	ands.w	r2, r3, #7
 8018480:	4601      	mov	r1, r0
 8018482:	d00b      	beq.n	801849c <__lo0bits+0x22>
 8018484:	07da      	lsls	r2, r3, #31
 8018486:	d423      	bmi.n	80184d0 <__lo0bits+0x56>
 8018488:	0798      	lsls	r0, r3, #30
 801848a:	bf49      	itett	mi
 801848c:	085b      	lsrmi	r3, r3, #1
 801848e:	089b      	lsrpl	r3, r3, #2
 8018490:	2001      	movmi	r0, #1
 8018492:	600b      	strmi	r3, [r1, #0]
 8018494:	bf5c      	itt	pl
 8018496:	600b      	strpl	r3, [r1, #0]
 8018498:	2002      	movpl	r0, #2
 801849a:	4770      	bx	lr
 801849c:	b298      	uxth	r0, r3
 801849e:	b9a8      	cbnz	r0, 80184cc <__lo0bits+0x52>
 80184a0:	0c1b      	lsrs	r3, r3, #16
 80184a2:	2010      	movs	r0, #16
 80184a4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80184a8:	bf04      	itt	eq
 80184aa:	0a1b      	lsreq	r3, r3, #8
 80184ac:	3008      	addeq	r0, #8
 80184ae:	071a      	lsls	r2, r3, #28
 80184b0:	bf04      	itt	eq
 80184b2:	091b      	lsreq	r3, r3, #4
 80184b4:	3004      	addeq	r0, #4
 80184b6:	079a      	lsls	r2, r3, #30
 80184b8:	bf04      	itt	eq
 80184ba:	089b      	lsreq	r3, r3, #2
 80184bc:	3002      	addeq	r0, #2
 80184be:	07da      	lsls	r2, r3, #31
 80184c0:	d402      	bmi.n	80184c8 <__lo0bits+0x4e>
 80184c2:	085b      	lsrs	r3, r3, #1
 80184c4:	d006      	beq.n	80184d4 <__lo0bits+0x5a>
 80184c6:	3001      	adds	r0, #1
 80184c8:	600b      	str	r3, [r1, #0]
 80184ca:	4770      	bx	lr
 80184cc:	4610      	mov	r0, r2
 80184ce:	e7e9      	b.n	80184a4 <__lo0bits+0x2a>
 80184d0:	2000      	movs	r0, #0
 80184d2:	4770      	bx	lr
 80184d4:	2020      	movs	r0, #32
 80184d6:	4770      	bx	lr

080184d8 <__i2b>:
 80184d8:	b510      	push	{r4, lr}
 80184da:	460c      	mov	r4, r1
 80184dc:	2101      	movs	r1, #1
 80184de:	f7ff fee9 	bl	80182b4 <_Balloc>
 80184e2:	2201      	movs	r2, #1
 80184e4:	6144      	str	r4, [r0, #20]
 80184e6:	6102      	str	r2, [r0, #16]
 80184e8:	bd10      	pop	{r4, pc}

080184ea <__multiply>:
 80184ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184ee:	4614      	mov	r4, r2
 80184f0:	690a      	ldr	r2, [r1, #16]
 80184f2:	6923      	ldr	r3, [r4, #16]
 80184f4:	429a      	cmp	r2, r3
 80184f6:	bfb8      	it	lt
 80184f8:	460b      	movlt	r3, r1
 80184fa:	4688      	mov	r8, r1
 80184fc:	bfbc      	itt	lt
 80184fe:	46a0      	movlt	r8, r4
 8018500:	461c      	movlt	r4, r3
 8018502:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8018506:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801850a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801850e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8018512:	eb07 0609 	add.w	r6, r7, r9
 8018516:	42b3      	cmp	r3, r6
 8018518:	bfb8      	it	lt
 801851a:	3101      	addlt	r1, #1
 801851c:	f7ff feca 	bl	80182b4 <_Balloc>
 8018520:	f100 0514 	add.w	r5, r0, #20
 8018524:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8018528:	462b      	mov	r3, r5
 801852a:	2200      	movs	r2, #0
 801852c:	4573      	cmp	r3, lr
 801852e:	d316      	bcc.n	801855e <__multiply+0x74>
 8018530:	f104 0214 	add.w	r2, r4, #20
 8018534:	f108 0114 	add.w	r1, r8, #20
 8018538:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801853c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8018540:	9300      	str	r3, [sp, #0]
 8018542:	9b00      	ldr	r3, [sp, #0]
 8018544:	9201      	str	r2, [sp, #4]
 8018546:	4293      	cmp	r3, r2
 8018548:	d80c      	bhi.n	8018564 <__multiply+0x7a>
 801854a:	2e00      	cmp	r6, #0
 801854c:	dd03      	ble.n	8018556 <__multiply+0x6c>
 801854e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8018552:	2b00      	cmp	r3, #0
 8018554:	d05d      	beq.n	8018612 <__multiply+0x128>
 8018556:	6106      	str	r6, [r0, #16]
 8018558:	b003      	add	sp, #12
 801855a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801855e:	f843 2b04 	str.w	r2, [r3], #4
 8018562:	e7e3      	b.n	801852c <__multiply+0x42>
 8018564:	f8b2 b000 	ldrh.w	fp, [r2]
 8018568:	f1bb 0f00 	cmp.w	fp, #0
 801856c:	d023      	beq.n	80185b6 <__multiply+0xcc>
 801856e:	4689      	mov	r9, r1
 8018570:	46ac      	mov	ip, r5
 8018572:	f04f 0800 	mov.w	r8, #0
 8018576:	f859 4b04 	ldr.w	r4, [r9], #4
 801857a:	f8dc a000 	ldr.w	sl, [ip]
 801857e:	b2a3      	uxth	r3, r4
 8018580:	fa1f fa8a 	uxth.w	sl, sl
 8018584:	fb0b a303 	mla	r3, fp, r3, sl
 8018588:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801858c:	f8dc 4000 	ldr.w	r4, [ip]
 8018590:	4443      	add	r3, r8
 8018592:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8018596:	fb0b 840a 	mla	r4, fp, sl, r8
 801859a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801859e:	46e2      	mov	sl, ip
 80185a0:	b29b      	uxth	r3, r3
 80185a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80185a6:	454f      	cmp	r7, r9
 80185a8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80185ac:	f84a 3b04 	str.w	r3, [sl], #4
 80185b0:	d82b      	bhi.n	801860a <__multiply+0x120>
 80185b2:	f8cc 8004 	str.w	r8, [ip, #4]
 80185b6:	9b01      	ldr	r3, [sp, #4]
 80185b8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80185bc:	3204      	adds	r2, #4
 80185be:	f1ba 0f00 	cmp.w	sl, #0
 80185c2:	d020      	beq.n	8018606 <__multiply+0x11c>
 80185c4:	682b      	ldr	r3, [r5, #0]
 80185c6:	4689      	mov	r9, r1
 80185c8:	46a8      	mov	r8, r5
 80185ca:	f04f 0b00 	mov.w	fp, #0
 80185ce:	f8b9 c000 	ldrh.w	ip, [r9]
 80185d2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80185d6:	fb0a 440c 	mla	r4, sl, ip, r4
 80185da:	445c      	add	r4, fp
 80185dc:	46c4      	mov	ip, r8
 80185de:	b29b      	uxth	r3, r3
 80185e0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80185e4:	f84c 3b04 	str.w	r3, [ip], #4
 80185e8:	f859 3b04 	ldr.w	r3, [r9], #4
 80185ec:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80185f0:	0c1b      	lsrs	r3, r3, #16
 80185f2:	fb0a b303 	mla	r3, sl, r3, fp
 80185f6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80185fa:	454f      	cmp	r7, r9
 80185fc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8018600:	d805      	bhi.n	801860e <__multiply+0x124>
 8018602:	f8c8 3004 	str.w	r3, [r8, #4]
 8018606:	3504      	adds	r5, #4
 8018608:	e79b      	b.n	8018542 <__multiply+0x58>
 801860a:	46d4      	mov	ip, sl
 801860c:	e7b3      	b.n	8018576 <__multiply+0x8c>
 801860e:	46e0      	mov	r8, ip
 8018610:	e7dd      	b.n	80185ce <__multiply+0xe4>
 8018612:	3e01      	subs	r6, #1
 8018614:	e799      	b.n	801854a <__multiply+0x60>
	...

08018618 <__pow5mult>:
 8018618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801861c:	4615      	mov	r5, r2
 801861e:	f012 0203 	ands.w	r2, r2, #3
 8018622:	4606      	mov	r6, r0
 8018624:	460f      	mov	r7, r1
 8018626:	d007      	beq.n	8018638 <__pow5mult+0x20>
 8018628:	3a01      	subs	r2, #1
 801862a:	4c21      	ldr	r4, [pc, #132]	; (80186b0 <__pow5mult+0x98>)
 801862c:	2300      	movs	r3, #0
 801862e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8018632:	f7ff fe8a 	bl	801834a <__multadd>
 8018636:	4607      	mov	r7, r0
 8018638:	10ad      	asrs	r5, r5, #2
 801863a:	d035      	beq.n	80186a8 <__pow5mult+0x90>
 801863c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801863e:	b93c      	cbnz	r4, 8018650 <__pow5mult+0x38>
 8018640:	2010      	movs	r0, #16
 8018642:	f7ff fe1d 	bl	8018280 <malloc>
 8018646:	6270      	str	r0, [r6, #36]	; 0x24
 8018648:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801864c:	6004      	str	r4, [r0, #0]
 801864e:	60c4      	str	r4, [r0, #12]
 8018650:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8018654:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8018658:	b94c      	cbnz	r4, 801866e <__pow5mult+0x56>
 801865a:	f240 2171 	movw	r1, #625	; 0x271
 801865e:	4630      	mov	r0, r6
 8018660:	f7ff ff3a 	bl	80184d8 <__i2b>
 8018664:	2300      	movs	r3, #0
 8018666:	f8c8 0008 	str.w	r0, [r8, #8]
 801866a:	4604      	mov	r4, r0
 801866c:	6003      	str	r3, [r0, #0]
 801866e:	f04f 0800 	mov.w	r8, #0
 8018672:	07eb      	lsls	r3, r5, #31
 8018674:	d50a      	bpl.n	801868c <__pow5mult+0x74>
 8018676:	4639      	mov	r1, r7
 8018678:	4622      	mov	r2, r4
 801867a:	4630      	mov	r0, r6
 801867c:	f7ff ff35 	bl	80184ea <__multiply>
 8018680:	4639      	mov	r1, r7
 8018682:	4681      	mov	r9, r0
 8018684:	4630      	mov	r0, r6
 8018686:	f7ff fe49 	bl	801831c <_Bfree>
 801868a:	464f      	mov	r7, r9
 801868c:	106d      	asrs	r5, r5, #1
 801868e:	d00b      	beq.n	80186a8 <__pow5mult+0x90>
 8018690:	6820      	ldr	r0, [r4, #0]
 8018692:	b938      	cbnz	r0, 80186a4 <__pow5mult+0x8c>
 8018694:	4622      	mov	r2, r4
 8018696:	4621      	mov	r1, r4
 8018698:	4630      	mov	r0, r6
 801869a:	f7ff ff26 	bl	80184ea <__multiply>
 801869e:	6020      	str	r0, [r4, #0]
 80186a0:	f8c0 8000 	str.w	r8, [r0]
 80186a4:	4604      	mov	r4, r0
 80186a6:	e7e4      	b.n	8018672 <__pow5mult+0x5a>
 80186a8:	4638      	mov	r0, r7
 80186aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80186ae:	bf00      	nop
 80186b0:	0801a250 	.word	0x0801a250

080186b4 <__lshift>:
 80186b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80186b8:	460c      	mov	r4, r1
 80186ba:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80186be:	6923      	ldr	r3, [r4, #16]
 80186c0:	6849      	ldr	r1, [r1, #4]
 80186c2:	eb0a 0903 	add.w	r9, sl, r3
 80186c6:	68a3      	ldr	r3, [r4, #8]
 80186c8:	4607      	mov	r7, r0
 80186ca:	4616      	mov	r6, r2
 80186cc:	f109 0501 	add.w	r5, r9, #1
 80186d0:	42ab      	cmp	r3, r5
 80186d2:	db32      	blt.n	801873a <__lshift+0x86>
 80186d4:	4638      	mov	r0, r7
 80186d6:	f7ff fded 	bl	80182b4 <_Balloc>
 80186da:	2300      	movs	r3, #0
 80186dc:	4680      	mov	r8, r0
 80186de:	f100 0114 	add.w	r1, r0, #20
 80186e2:	461a      	mov	r2, r3
 80186e4:	4553      	cmp	r3, sl
 80186e6:	db2b      	blt.n	8018740 <__lshift+0x8c>
 80186e8:	6920      	ldr	r0, [r4, #16]
 80186ea:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80186ee:	f104 0314 	add.w	r3, r4, #20
 80186f2:	f016 021f 	ands.w	r2, r6, #31
 80186f6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80186fa:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80186fe:	d025      	beq.n	801874c <__lshift+0x98>
 8018700:	f1c2 0e20 	rsb	lr, r2, #32
 8018704:	2000      	movs	r0, #0
 8018706:	681e      	ldr	r6, [r3, #0]
 8018708:	468a      	mov	sl, r1
 801870a:	4096      	lsls	r6, r2
 801870c:	4330      	orrs	r0, r6
 801870e:	f84a 0b04 	str.w	r0, [sl], #4
 8018712:	f853 0b04 	ldr.w	r0, [r3], #4
 8018716:	459c      	cmp	ip, r3
 8018718:	fa20 f00e 	lsr.w	r0, r0, lr
 801871c:	d814      	bhi.n	8018748 <__lshift+0x94>
 801871e:	6048      	str	r0, [r1, #4]
 8018720:	b108      	cbz	r0, 8018726 <__lshift+0x72>
 8018722:	f109 0502 	add.w	r5, r9, #2
 8018726:	3d01      	subs	r5, #1
 8018728:	4638      	mov	r0, r7
 801872a:	f8c8 5010 	str.w	r5, [r8, #16]
 801872e:	4621      	mov	r1, r4
 8018730:	f7ff fdf4 	bl	801831c <_Bfree>
 8018734:	4640      	mov	r0, r8
 8018736:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801873a:	3101      	adds	r1, #1
 801873c:	005b      	lsls	r3, r3, #1
 801873e:	e7c7      	b.n	80186d0 <__lshift+0x1c>
 8018740:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8018744:	3301      	adds	r3, #1
 8018746:	e7cd      	b.n	80186e4 <__lshift+0x30>
 8018748:	4651      	mov	r1, sl
 801874a:	e7dc      	b.n	8018706 <__lshift+0x52>
 801874c:	3904      	subs	r1, #4
 801874e:	f853 2b04 	ldr.w	r2, [r3], #4
 8018752:	f841 2f04 	str.w	r2, [r1, #4]!
 8018756:	459c      	cmp	ip, r3
 8018758:	d8f9      	bhi.n	801874e <__lshift+0x9a>
 801875a:	e7e4      	b.n	8018726 <__lshift+0x72>

0801875c <__mcmp>:
 801875c:	6903      	ldr	r3, [r0, #16]
 801875e:	690a      	ldr	r2, [r1, #16]
 8018760:	1a9b      	subs	r3, r3, r2
 8018762:	b530      	push	{r4, r5, lr}
 8018764:	d10c      	bne.n	8018780 <__mcmp+0x24>
 8018766:	0092      	lsls	r2, r2, #2
 8018768:	3014      	adds	r0, #20
 801876a:	3114      	adds	r1, #20
 801876c:	1884      	adds	r4, r0, r2
 801876e:	4411      	add	r1, r2
 8018770:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8018774:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8018778:	4295      	cmp	r5, r2
 801877a:	d003      	beq.n	8018784 <__mcmp+0x28>
 801877c:	d305      	bcc.n	801878a <__mcmp+0x2e>
 801877e:	2301      	movs	r3, #1
 8018780:	4618      	mov	r0, r3
 8018782:	bd30      	pop	{r4, r5, pc}
 8018784:	42a0      	cmp	r0, r4
 8018786:	d3f3      	bcc.n	8018770 <__mcmp+0x14>
 8018788:	e7fa      	b.n	8018780 <__mcmp+0x24>
 801878a:	f04f 33ff 	mov.w	r3, #4294967295
 801878e:	e7f7      	b.n	8018780 <__mcmp+0x24>

08018790 <__mdiff>:
 8018790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018794:	460d      	mov	r5, r1
 8018796:	4607      	mov	r7, r0
 8018798:	4611      	mov	r1, r2
 801879a:	4628      	mov	r0, r5
 801879c:	4614      	mov	r4, r2
 801879e:	f7ff ffdd 	bl	801875c <__mcmp>
 80187a2:	1e06      	subs	r6, r0, #0
 80187a4:	d108      	bne.n	80187b8 <__mdiff+0x28>
 80187a6:	4631      	mov	r1, r6
 80187a8:	4638      	mov	r0, r7
 80187aa:	f7ff fd83 	bl	80182b4 <_Balloc>
 80187ae:	2301      	movs	r3, #1
 80187b0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80187b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80187b8:	bfa4      	itt	ge
 80187ba:	4623      	movge	r3, r4
 80187bc:	462c      	movge	r4, r5
 80187be:	4638      	mov	r0, r7
 80187c0:	6861      	ldr	r1, [r4, #4]
 80187c2:	bfa6      	itte	ge
 80187c4:	461d      	movge	r5, r3
 80187c6:	2600      	movge	r6, #0
 80187c8:	2601      	movlt	r6, #1
 80187ca:	f7ff fd73 	bl	80182b4 <_Balloc>
 80187ce:	692b      	ldr	r3, [r5, #16]
 80187d0:	60c6      	str	r6, [r0, #12]
 80187d2:	6926      	ldr	r6, [r4, #16]
 80187d4:	f105 0914 	add.w	r9, r5, #20
 80187d8:	f104 0214 	add.w	r2, r4, #20
 80187dc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80187e0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80187e4:	f100 0514 	add.w	r5, r0, #20
 80187e8:	f04f 0e00 	mov.w	lr, #0
 80187ec:	f852 ab04 	ldr.w	sl, [r2], #4
 80187f0:	f859 4b04 	ldr.w	r4, [r9], #4
 80187f4:	fa1e f18a 	uxtah	r1, lr, sl
 80187f8:	b2a3      	uxth	r3, r4
 80187fa:	1ac9      	subs	r1, r1, r3
 80187fc:	0c23      	lsrs	r3, r4, #16
 80187fe:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8018802:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8018806:	b289      	uxth	r1, r1
 8018808:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801880c:	45c8      	cmp	r8, r9
 801880e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8018812:	4694      	mov	ip, r2
 8018814:	f845 3b04 	str.w	r3, [r5], #4
 8018818:	d8e8      	bhi.n	80187ec <__mdiff+0x5c>
 801881a:	45bc      	cmp	ip, r7
 801881c:	d304      	bcc.n	8018828 <__mdiff+0x98>
 801881e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8018822:	b183      	cbz	r3, 8018846 <__mdiff+0xb6>
 8018824:	6106      	str	r6, [r0, #16]
 8018826:	e7c5      	b.n	80187b4 <__mdiff+0x24>
 8018828:	f85c 1b04 	ldr.w	r1, [ip], #4
 801882c:	fa1e f381 	uxtah	r3, lr, r1
 8018830:	141a      	asrs	r2, r3, #16
 8018832:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8018836:	b29b      	uxth	r3, r3
 8018838:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801883c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8018840:	f845 3b04 	str.w	r3, [r5], #4
 8018844:	e7e9      	b.n	801881a <__mdiff+0x8a>
 8018846:	3e01      	subs	r6, #1
 8018848:	e7e9      	b.n	801881e <__mdiff+0x8e>
	...

0801884c <__ulp>:
 801884c:	4b12      	ldr	r3, [pc, #72]	; (8018898 <__ulp+0x4c>)
 801884e:	ee10 2a90 	vmov	r2, s1
 8018852:	401a      	ands	r2, r3
 8018854:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8018858:	2b00      	cmp	r3, #0
 801885a:	dd04      	ble.n	8018866 <__ulp+0x1a>
 801885c:	2000      	movs	r0, #0
 801885e:	4619      	mov	r1, r3
 8018860:	ec41 0b10 	vmov	d0, r0, r1
 8018864:	4770      	bx	lr
 8018866:	425b      	negs	r3, r3
 8018868:	151b      	asrs	r3, r3, #20
 801886a:	2b13      	cmp	r3, #19
 801886c:	f04f 0000 	mov.w	r0, #0
 8018870:	f04f 0100 	mov.w	r1, #0
 8018874:	dc04      	bgt.n	8018880 <__ulp+0x34>
 8018876:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801887a:	fa42 f103 	asr.w	r1, r2, r3
 801887e:	e7ef      	b.n	8018860 <__ulp+0x14>
 8018880:	3b14      	subs	r3, #20
 8018882:	2b1e      	cmp	r3, #30
 8018884:	f04f 0201 	mov.w	r2, #1
 8018888:	bfda      	itte	le
 801888a:	f1c3 031f 	rsble	r3, r3, #31
 801888e:	fa02 f303 	lslle.w	r3, r2, r3
 8018892:	4613      	movgt	r3, r2
 8018894:	4618      	mov	r0, r3
 8018896:	e7e3      	b.n	8018860 <__ulp+0x14>
 8018898:	7ff00000 	.word	0x7ff00000

0801889c <__b2d>:
 801889c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801889e:	6905      	ldr	r5, [r0, #16]
 80188a0:	f100 0714 	add.w	r7, r0, #20
 80188a4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80188a8:	1f2e      	subs	r6, r5, #4
 80188aa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80188ae:	4620      	mov	r0, r4
 80188b0:	f7ff fdc4 	bl	801843c <__hi0bits>
 80188b4:	f1c0 0320 	rsb	r3, r0, #32
 80188b8:	280a      	cmp	r0, #10
 80188ba:	600b      	str	r3, [r1, #0]
 80188bc:	f8df c074 	ldr.w	ip, [pc, #116]	; 8018934 <__b2d+0x98>
 80188c0:	dc14      	bgt.n	80188ec <__b2d+0x50>
 80188c2:	f1c0 0e0b 	rsb	lr, r0, #11
 80188c6:	fa24 f10e 	lsr.w	r1, r4, lr
 80188ca:	42b7      	cmp	r7, r6
 80188cc:	ea41 030c 	orr.w	r3, r1, ip
 80188d0:	bf34      	ite	cc
 80188d2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80188d6:	2100      	movcs	r1, #0
 80188d8:	3015      	adds	r0, #21
 80188da:	fa04 f000 	lsl.w	r0, r4, r0
 80188de:	fa21 f10e 	lsr.w	r1, r1, lr
 80188e2:	ea40 0201 	orr.w	r2, r0, r1
 80188e6:	ec43 2b10 	vmov	d0, r2, r3
 80188ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80188ec:	42b7      	cmp	r7, r6
 80188ee:	bf3a      	itte	cc
 80188f0:	f1a5 0608 	subcc.w	r6, r5, #8
 80188f4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80188f8:	2100      	movcs	r1, #0
 80188fa:	380b      	subs	r0, #11
 80188fc:	d015      	beq.n	801892a <__b2d+0x8e>
 80188fe:	4084      	lsls	r4, r0
 8018900:	f1c0 0520 	rsb	r5, r0, #32
 8018904:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8018908:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 801890c:	42be      	cmp	r6, r7
 801890e:	fa21 fc05 	lsr.w	ip, r1, r5
 8018912:	ea44 030c 	orr.w	r3, r4, ip
 8018916:	bf8c      	ite	hi
 8018918:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801891c:	2400      	movls	r4, #0
 801891e:	fa01 f000 	lsl.w	r0, r1, r0
 8018922:	40ec      	lsrs	r4, r5
 8018924:	ea40 0204 	orr.w	r2, r0, r4
 8018928:	e7dd      	b.n	80188e6 <__b2d+0x4a>
 801892a:	ea44 030c 	orr.w	r3, r4, ip
 801892e:	460a      	mov	r2, r1
 8018930:	e7d9      	b.n	80188e6 <__b2d+0x4a>
 8018932:	bf00      	nop
 8018934:	3ff00000 	.word	0x3ff00000

08018938 <__d2b>:
 8018938:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801893c:	460e      	mov	r6, r1
 801893e:	2101      	movs	r1, #1
 8018940:	ec59 8b10 	vmov	r8, r9, d0
 8018944:	4615      	mov	r5, r2
 8018946:	f7ff fcb5 	bl	80182b4 <_Balloc>
 801894a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801894e:	4607      	mov	r7, r0
 8018950:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8018954:	bb34      	cbnz	r4, 80189a4 <__d2b+0x6c>
 8018956:	9301      	str	r3, [sp, #4]
 8018958:	f1b8 0300 	subs.w	r3, r8, #0
 801895c:	d027      	beq.n	80189ae <__d2b+0x76>
 801895e:	a802      	add	r0, sp, #8
 8018960:	f840 3d08 	str.w	r3, [r0, #-8]!
 8018964:	f7ff fd89 	bl	801847a <__lo0bits>
 8018968:	9900      	ldr	r1, [sp, #0]
 801896a:	b1f0      	cbz	r0, 80189aa <__d2b+0x72>
 801896c:	9a01      	ldr	r2, [sp, #4]
 801896e:	f1c0 0320 	rsb	r3, r0, #32
 8018972:	fa02 f303 	lsl.w	r3, r2, r3
 8018976:	430b      	orrs	r3, r1
 8018978:	40c2      	lsrs	r2, r0
 801897a:	617b      	str	r3, [r7, #20]
 801897c:	9201      	str	r2, [sp, #4]
 801897e:	9b01      	ldr	r3, [sp, #4]
 8018980:	61bb      	str	r3, [r7, #24]
 8018982:	2b00      	cmp	r3, #0
 8018984:	bf14      	ite	ne
 8018986:	2102      	movne	r1, #2
 8018988:	2101      	moveq	r1, #1
 801898a:	6139      	str	r1, [r7, #16]
 801898c:	b1c4      	cbz	r4, 80189c0 <__d2b+0x88>
 801898e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8018992:	4404      	add	r4, r0
 8018994:	6034      	str	r4, [r6, #0]
 8018996:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801899a:	6028      	str	r0, [r5, #0]
 801899c:	4638      	mov	r0, r7
 801899e:	b003      	add	sp, #12
 80189a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80189a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80189a8:	e7d5      	b.n	8018956 <__d2b+0x1e>
 80189aa:	6179      	str	r1, [r7, #20]
 80189ac:	e7e7      	b.n	801897e <__d2b+0x46>
 80189ae:	a801      	add	r0, sp, #4
 80189b0:	f7ff fd63 	bl	801847a <__lo0bits>
 80189b4:	9b01      	ldr	r3, [sp, #4]
 80189b6:	617b      	str	r3, [r7, #20]
 80189b8:	2101      	movs	r1, #1
 80189ba:	6139      	str	r1, [r7, #16]
 80189bc:	3020      	adds	r0, #32
 80189be:	e7e5      	b.n	801898c <__d2b+0x54>
 80189c0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80189c4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80189c8:	6030      	str	r0, [r6, #0]
 80189ca:	6918      	ldr	r0, [r3, #16]
 80189cc:	f7ff fd36 	bl	801843c <__hi0bits>
 80189d0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80189d4:	e7e1      	b.n	801899a <__d2b+0x62>

080189d6 <__ratio>:
 80189d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80189da:	4688      	mov	r8, r1
 80189dc:	4669      	mov	r1, sp
 80189de:	4681      	mov	r9, r0
 80189e0:	f7ff ff5c 	bl	801889c <__b2d>
 80189e4:	a901      	add	r1, sp, #4
 80189e6:	4640      	mov	r0, r8
 80189e8:	ec57 6b10 	vmov	r6, r7, d0
 80189ec:	f7ff ff56 	bl	801889c <__b2d>
 80189f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80189f4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80189f8:	eba3 0c02 	sub.w	ip, r3, r2
 80189fc:	e9dd 3200 	ldrd	r3, r2, [sp]
 8018a00:	1a9b      	subs	r3, r3, r2
 8018a02:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8018a06:	ec5b ab10 	vmov	sl, fp, d0
 8018a0a:	2b00      	cmp	r3, #0
 8018a0c:	bfce      	itee	gt
 8018a0e:	463a      	movgt	r2, r7
 8018a10:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8018a14:	465a      	movle	r2, fp
 8018a16:	4659      	mov	r1, fp
 8018a18:	463d      	mov	r5, r7
 8018a1a:	bfd4      	ite	le
 8018a1c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8018a20:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8018a24:	4630      	mov	r0, r6
 8018a26:	ee10 2a10 	vmov	r2, s0
 8018a2a:	460b      	mov	r3, r1
 8018a2c:	4629      	mov	r1, r5
 8018a2e:	f7ef fe45 	bl	80086bc <__aeabi_ddiv>
 8018a32:	ec41 0b10 	vmov	d0, r0, r1
 8018a36:	b003      	add	sp, #12
 8018a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08018a3c <__copybits>:
 8018a3c:	3901      	subs	r1, #1
 8018a3e:	b510      	push	{r4, lr}
 8018a40:	1149      	asrs	r1, r1, #5
 8018a42:	6914      	ldr	r4, [r2, #16]
 8018a44:	3101      	adds	r1, #1
 8018a46:	f102 0314 	add.w	r3, r2, #20
 8018a4a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8018a4e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8018a52:	42a3      	cmp	r3, r4
 8018a54:	4602      	mov	r2, r0
 8018a56:	d303      	bcc.n	8018a60 <__copybits+0x24>
 8018a58:	2300      	movs	r3, #0
 8018a5a:	428a      	cmp	r2, r1
 8018a5c:	d305      	bcc.n	8018a6a <__copybits+0x2e>
 8018a5e:	bd10      	pop	{r4, pc}
 8018a60:	f853 2b04 	ldr.w	r2, [r3], #4
 8018a64:	f840 2b04 	str.w	r2, [r0], #4
 8018a68:	e7f3      	b.n	8018a52 <__copybits+0x16>
 8018a6a:	f842 3b04 	str.w	r3, [r2], #4
 8018a6e:	e7f4      	b.n	8018a5a <__copybits+0x1e>

08018a70 <__any_on>:
 8018a70:	f100 0214 	add.w	r2, r0, #20
 8018a74:	6900      	ldr	r0, [r0, #16]
 8018a76:	114b      	asrs	r3, r1, #5
 8018a78:	4298      	cmp	r0, r3
 8018a7a:	b510      	push	{r4, lr}
 8018a7c:	db11      	blt.n	8018aa2 <__any_on+0x32>
 8018a7e:	dd0a      	ble.n	8018a96 <__any_on+0x26>
 8018a80:	f011 011f 	ands.w	r1, r1, #31
 8018a84:	d007      	beq.n	8018a96 <__any_on+0x26>
 8018a86:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8018a8a:	fa24 f001 	lsr.w	r0, r4, r1
 8018a8e:	fa00 f101 	lsl.w	r1, r0, r1
 8018a92:	428c      	cmp	r4, r1
 8018a94:	d10b      	bne.n	8018aae <__any_on+0x3e>
 8018a96:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8018a9a:	4293      	cmp	r3, r2
 8018a9c:	d803      	bhi.n	8018aa6 <__any_on+0x36>
 8018a9e:	2000      	movs	r0, #0
 8018aa0:	bd10      	pop	{r4, pc}
 8018aa2:	4603      	mov	r3, r0
 8018aa4:	e7f7      	b.n	8018a96 <__any_on+0x26>
 8018aa6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8018aaa:	2900      	cmp	r1, #0
 8018aac:	d0f5      	beq.n	8018a9a <__any_on+0x2a>
 8018aae:	2001      	movs	r0, #1
 8018ab0:	e7f6      	b.n	8018aa0 <__any_on+0x30>

08018ab2 <_calloc_r>:
 8018ab2:	b538      	push	{r3, r4, r5, lr}
 8018ab4:	fb02 f401 	mul.w	r4, r2, r1
 8018ab8:	4621      	mov	r1, r4
 8018aba:	f000 f857 	bl	8018b6c <_malloc_r>
 8018abe:	4605      	mov	r5, r0
 8018ac0:	b118      	cbz	r0, 8018aca <_calloc_r+0x18>
 8018ac2:	4622      	mov	r2, r4
 8018ac4:	2100      	movs	r1, #0
 8018ac6:	f7fc f91c 	bl	8014d02 <memset>
 8018aca:	4628      	mov	r0, r5
 8018acc:	bd38      	pop	{r3, r4, r5, pc}
	...

08018ad0 <_free_r>:
 8018ad0:	b538      	push	{r3, r4, r5, lr}
 8018ad2:	4605      	mov	r5, r0
 8018ad4:	2900      	cmp	r1, #0
 8018ad6:	d045      	beq.n	8018b64 <_free_r+0x94>
 8018ad8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018adc:	1f0c      	subs	r4, r1, #4
 8018ade:	2b00      	cmp	r3, #0
 8018ae0:	bfb8      	it	lt
 8018ae2:	18e4      	addlt	r4, r4, r3
 8018ae4:	f001 f8e1 	bl	8019caa <__malloc_lock>
 8018ae8:	4a1f      	ldr	r2, [pc, #124]	; (8018b68 <_free_r+0x98>)
 8018aea:	6813      	ldr	r3, [r2, #0]
 8018aec:	4610      	mov	r0, r2
 8018aee:	b933      	cbnz	r3, 8018afe <_free_r+0x2e>
 8018af0:	6063      	str	r3, [r4, #4]
 8018af2:	6014      	str	r4, [r2, #0]
 8018af4:	4628      	mov	r0, r5
 8018af6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018afa:	f001 b8d7 	b.w	8019cac <__malloc_unlock>
 8018afe:	42a3      	cmp	r3, r4
 8018b00:	d90c      	bls.n	8018b1c <_free_r+0x4c>
 8018b02:	6821      	ldr	r1, [r4, #0]
 8018b04:	1862      	adds	r2, r4, r1
 8018b06:	4293      	cmp	r3, r2
 8018b08:	bf04      	itt	eq
 8018b0a:	681a      	ldreq	r2, [r3, #0]
 8018b0c:	685b      	ldreq	r3, [r3, #4]
 8018b0e:	6063      	str	r3, [r4, #4]
 8018b10:	bf04      	itt	eq
 8018b12:	1852      	addeq	r2, r2, r1
 8018b14:	6022      	streq	r2, [r4, #0]
 8018b16:	6004      	str	r4, [r0, #0]
 8018b18:	e7ec      	b.n	8018af4 <_free_r+0x24>
 8018b1a:	4613      	mov	r3, r2
 8018b1c:	685a      	ldr	r2, [r3, #4]
 8018b1e:	b10a      	cbz	r2, 8018b24 <_free_r+0x54>
 8018b20:	42a2      	cmp	r2, r4
 8018b22:	d9fa      	bls.n	8018b1a <_free_r+0x4a>
 8018b24:	6819      	ldr	r1, [r3, #0]
 8018b26:	1858      	adds	r0, r3, r1
 8018b28:	42a0      	cmp	r0, r4
 8018b2a:	d10b      	bne.n	8018b44 <_free_r+0x74>
 8018b2c:	6820      	ldr	r0, [r4, #0]
 8018b2e:	4401      	add	r1, r0
 8018b30:	1858      	adds	r0, r3, r1
 8018b32:	4282      	cmp	r2, r0
 8018b34:	6019      	str	r1, [r3, #0]
 8018b36:	d1dd      	bne.n	8018af4 <_free_r+0x24>
 8018b38:	6810      	ldr	r0, [r2, #0]
 8018b3a:	6852      	ldr	r2, [r2, #4]
 8018b3c:	605a      	str	r2, [r3, #4]
 8018b3e:	4401      	add	r1, r0
 8018b40:	6019      	str	r1, [r3, #0]
 8018b42:	e7d7      	b.n	8018af4 <_free_r+0x24>
 8018b44:	d902      	bls.n	8018b4c <_free_r+0x7c>
 8018b46:	230c      	movs	r3, #12
 8018b48:	602b      	str	r3, [r5, #0]
 8018b4a:	e7d3      	b.n	8018af4 <_free_r+0x24>
 8018b4c:	6820      	ldr	r0, [r4, #0]
 8018b4e:	1821      	adds	r1, r4, r0
 8018b50:	428a      	cmp	r2, r1
 8018b52:	bf04      	itt	eq
 8018b54:	6811      	ldreq	r1, [r2, #0]
 8018b56:	6852      	ldreq	r2, [r2, #4]
 8018b58:	6062      	str	r2, [r4, #4]
 8018b5a:	bf04      	itt	eq
 8018b5c:	1809      	addeq	r1, r1, r0
 8018b5e:	6021      	streq	r1, [r4, #0]
 8018b60:	605c      	str	r4, [r3, #4]
 8018b62:	e7c7      	b.n	8018af4 <_free_r+0x24>
 8018b64:	bd38      	pop	{r3, r4, r5, pc}
 8018b66:	bf00      	nop
 8018b68:	200003f4 	.word	0x200003f4

08018b6c <_malloc_r>:
 8018b6c:	b570      	push	{r4, r5, r6, lr}
 8018b6e:	1ccd      	adds	r5, r1, #3
 8018b70:	f025 0503 	bic.w	r5, r5, #3
 8018b74:	3508      	adds	r5, #8
 8018b76:	2d0c      	cmp	r5, #12
 8018b78:	bf38      	it	cc
 8018b7a:	250c      	movcc	r5, #12
 8018b7c:	2d00      	cmp	r5, #0
 8018b7e:	4606      	mov	r6, r0
 8018b80:	db01      	blt.n	8018b86 <_malloc_r+0x1a>
 8018b82:	42a9      	cmp	r1, r5
 8018b84:	d903      	bls.n	8018b8e <_malloc_r+0x22>
 8018b86:	230c      	movs	r3, #12
 8018b88:	6033      	str	r3, [r6, #0]
 8018b8a:	2000      	movs	r0, #0
 8018b8c:	bd70      	pop	{r4, r5, r6, pc}
 8018b8e:	f001 f88c 	bl	8019caa <__malloc_lock>
 8018b92:	4a21      	ldr	r2, [pc, #132]	; (8018c18 <_malloc_r+0xac>)
 8018b94:	6814      	ldr	r4, [r2, #0]
 8018b96:	4621      	mov	r1, r4
 8018b98:	b991      	cbnz	r1, 8018bc0 <_malloc_r+0x54>
 8018b9a:	4c20      	ldr	r4, [pc, #128]	; (8018c1c <_malloc_r+0xb0>)
 8018b9c:	6823      	ldr	r3, [r4, #0]
 8018b9e:	b91b      	cbnz	r3, 8018ba8 <_malloc_r+0x3c>
 8018ba0:	4630      	mov	r0, r6
 8018ba2:	f000 fe35 	bl	8019810 <_sbrk_r>
 8018ba6:	6020      	str	r0, [r4, #0]
 8018ba8:	4629      	mov	r1, r5
 8018baa:	4630      	mov	r0, r6
 8018bac:	f000 fe30 	bl	8019810 <_sbrk_r>
 8018bb0:	1c43      	adds	r3, r0, #1
 8018bb2:	d124      	bne.n	8018bfe <_malloc_r+0x92>
 8018bb4:	230c      	movs	r3, #12
 8018bb6:	6033      	str	r3, [r6, #0]
 8018bb8:	4630      	mov	r0, r6
 8018bba:	f001 f877 	bl	8019cac <__malloc_unlock>
 8018bbe:	e7e4      	b.n	8018b8a <_malloc_r+0x1e>
 8018bc0:	680b      	ldr	r3, [r1, #0]
 8018bc2:	1b5b      	subs	r3, r3, r5
 8018bc4:	d418      	bmi.n	8018bf8 <_malloc_r+0x8c>
 8018bc6:	2b0b      	cmp	r3, #11
 8018bc8:	d90f      	bls.n	8018bea <_malloc_r+0x7e>
 8018bca:	600b      	str	r3, [r1, #0]
 8018bcc:	50cd      	str	r5, [r1, r3]
 8018bce:	18cc      	adds	r4, r1, r3
 8018bd0:	4630      	mov	r0, r6
 8018bd2:	f001 f86b 	bl	8019cac <__malloc_unlock>
 8018bd6:	f104 000b 	add.w	r0, r4, #11
 8018bda:	1d23      	adds	r3, r4, #4
 8018bdc:	f020 0007 	bic.w	r0, r0, #7
 8018be0:	1ac3      	subs	r3, r0, r3
 8018be2:	d0d3      	beq.n	8018b8c <_malloc_r+0x20>
 8018be4:	425a      	negs	r2, r3
 8018be6:	50e2      	str	r2, [r4, r3]
 8018be8:	e7d0      	b.n	8018b8c <_malloc_r+0x20>
 8018bea:	428c      	cmp	r4, r1
 8018bec:	684b      	ldr	r3, [r1, #4]
 8018bee:	bf16      	itet	ne
 8018bf0:	6063      	strne	r3, [r4, #4]
 8018bf2:	6013      	streq	r3, [r2, #0]
 8018bf4:	460c      	movne	r4, r1
 8018bf6:	e7eb      	b.n	8018bd0 <_malloc_r+0x64>
 8018bf8:	460c      	mov	r4, r1
 8018bfa:	6849      	ldr	r1, [r1, #4]
 8018bfc:	e7cc      	b.n	8018b98 <_malloc_r+0x2c>
 8018bfe:	1cc4      	adds	r4, r0, #3
 8018c00:	f024 0403 	bic.w	r4, r4, #3
 8018c04:	42a0      	cmp	r0, r4
 8018c06:	d005      	beq.n	8018c14 <_malloc_r+0xa8>
 8018c08:	1a21      	subs	r1, r4, r0
 8018c0a:	4630      	mov	r0, r6
 8018c0c:	f000 fe00 	bl	8019810 <_sbrk_r>
 8018c10:	3001      	adds	r0, #1
 8018c12:	d0cf      	beq.n	8018bb4 <_malloc_r+0x48>
 8018c14:	6025      	str	r5, [r4, #0]
 8018c16:	e7db      	b.n	8018bd0 <_malloc_r+0x64>
 8018c18:	200003f4 	.word	0x200003f4
 8018c1c:	200003f8 	.word	0x200003f8

08018c20 <__ssputs_r>:
 8018c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c24:	688e      	ldr	r6, [r1, #8]
 8018c26:	429e      	cmp	r6, r3
 8018c28:	4682      	mov	sl, r0
 8018c2a:	460c      	mov	r4, r1
 8018c2c:	4690      	mov	r8, r2
 8018c2e:	4699      	mov	r9, r3
 8018c30:	d837      	bhi.n	8018ca2 <__ssputs_r+0x82>
 8018c32:	898a      	ldrh	r2, [r1, #12]
 8018c34:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018c38:	d031      	beq.n	8018c9e <__ssputs_r+0x7e>
 8018c3a:	6825      	ldr	r5, [r4, #0]
 8018c3c:	6909      	ldr	r1, [r1, #16]
 8018c3e:	1a6f      	subs	r7, r5, r1
 8018c40:	6965      	ldr	r5, [r4, #20]
 8018c42:	2302      	movs	r3, #2
 8018c44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018c48:	fb95 f5f3 	sdiv	r5, r5, r3
 8018c4c:	f109 0301 	add.w	r3, r9, #1
 8018c50:	443b      	add	r3, r7
 8018c52:	429d      	cmp	r5, r3
 8018c54:	bf38      	it	cc
 8018c56:	461d      	movcc	r5, r3
 8018c58:	0553      	lsls	r3, r2, #21
 8018c5a:	d530      	bpl.n	8018cbe <__ssputs_r+0x9e>
 8018c5c:	4629      	mov	r1, r5
 8018c5e:	f7ff ff85 	bl	8018b6c <_malloc_r>
 8018c62:	4606      	mov	r6, r0
 8018c64:	b950      	cbnz	r0, 8018c7c <__ssputs_r+0x5c>
 8018c66:	230c      	movs	r3, #12
 8018c68:	f8ca 3000 	str.w	r3, [sl]
 8018c6c:	89a3      	ldrh	r3, [r4, #12]
 8018c6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018c72:	81a3      	strh	r3, [r4, #12]
 8018c74:	f04f 30ff 	mov.w	r0, #4294967295
 8018c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c7c:	463a      	mov	r2, r7
 8018c7e:	6921      	ldr	r1, [r4, #16]
 8018c80:	f7fc f834 	bl	8014cec <memcpy>
 8018c84:	89a3      	ldrh	r3, [r4, #12]
 8018c86:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018c8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018c8e:	81a3      	strh	r3, [r4, #12]
 8018c90:	6126      	str	r6, [r4, #16]
 8018c92:	6165      	str	r5, [r4, #20]
 8018c94:	443e      	add	r6, r7
 8018c96:	1bed      	subs	r5, r5, r7
 8018c98:	6026      	str	r6, [r4, #0]
 8018c9a:	60a5      	str	r5, [r4, #8]
 8018c9c:	464e      	mov	r6, r9
 8018c9e:	454e      	cmp	r6, r9
 8018ca0:	d900      	bls.n	8018ca4 <__ssputs_r+0x84>
 8018ca2:	464e      	mov	r6, r9
 8018ca4:	4632      	mov	r2, r6
 8018ca6:	4641      	mov	r1, r8
 8018ca8:	6820      	ldr	r0, [r4, #0]
 8018caa:	f000 ffe5 	bl	8019c78 <memmove>
 8018cae:	68a3      	ldr	r3, [r4, #8]
 8018cb0:	1b9b      	subs	r3, r3, r6
 8018cb2:	60a3      	str	r3, [r4, #8]
 8018cb4:	6823      	ldr	r3, [r4, #0]
 8018cb6:	441e      	add	r6, r3
 8018cb8:	6026      	str	r6, [r4, #0]
 8018cba:	2000      	movs	r0, #0
 8018cbc:	e7dc      	b.n	8018c78 <__ssputs_r+0x58>
 8018cbe:	462a      	mov	r2, r5
 8018cc0:	f000 fff5 	bl	8019cae <_realloc_r>
 8018cc4:	4606      	mov	r6, r0
 8018cc6:	2800      	cmp	r0, #0
 8018cc8:	d1e2      	bne.n	8018c90 <__ssputs_r+0x70>
 8018cca:	6921      	ldr	r1, [r4, #16]
 8018ccc:	4650      	mov	r0, sl
 8018cce:	f7ff feff 	bl	8018ad0 <_free_r>
 8018cd2:	e7c8      	b.n	8018c66 <__ssputs_r+0x46>

08018cd4 <_svfiprintf_r>:
 8018cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018cd8:	461d      	mov	r5, r3
 8018cda:	898b      	ldrh	r3, [r1, #12]
 8018cdc:	061f      	lsls	r7, r3, #24
 8018cde:	b09d      	sub	sp, #116	; 0x74
 8018ce0:	4680      	mov	r8, r0
 8018ce2:	460c      	mov	r4, r1
 8018ce4:	4616      	mov	r6, r2
 8018ce6:	d50f      	bpl.n	8018d08 <_svfiprintf_r+0x34>
 8018ce8:	690b      	ldr	r3, [r1, #16]
 8018cea:	b96b      	cbnz	r3, 8018d08 <_svfiprintf_r+0x34>
 8018cec:	2140      	movs	r1, #64	; 0x40
 8018cee:	f7ff ff3d 	bl	8018b6c <_malloc_r>
 8018cf2:	6020      	str	r0, [r4, #0]
 8018cf4:	6120      	str	r0, [r4, #16]
 8018cf6:	b928      	cbnz	r0, 8018d04 <_svfiprintf_r+0x30>
 8018cf8:	230c      	movs	r3, #12
 8018cfa:	f8c8 3000 	str.w	r3, [r8]
 8018cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8018d02:	e0c8      	b.n	8018e96 <_svfiprintf_r+0x1c2>
 8018d04:	2340      	movs	r3, #64	; 0x40
 8018d06:	6163      	str	r3, [r4, #20]
 8018d08:	2300      	movs	r3, #0
 8018d0a:	9309      	str	r3, [sp, #36]	; 0x24
 8018d0c:	2320      	movs	r3, #32
 8018d0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018d12:	2330      	movs	r3, #48	; 0x30
 8018d14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018d18:	9503      	str	r5, [sp, #12]
 8018d1a:	f04f 0b01 	mov.w	fp, #1
 8018d1e:	4637      	mov	r7, r6
 8018d20:	463d      	mov	r5, r7
 8018d22:	f815 3b01 	ldrb.w	r3, [r5], #1
 8018d26:	b10b      	cbz	r3, 8018d2c <_svfiprintf_r+0x58>
 8018d28:	2b25      	cmp	r3, #37	; 0x25
 8018d2a:	d13e      	bne.n	8018daa <_svfiprintf_r+0xd6>
 8018d2c:	ebb7 0a06 	subs.w	sl, r7, r6
 8018d30:	d00b      	beq.n	8018d4a <_svfiprintf_r+0x76>
 8018d32:	4653      	mov	r3, sl
 8018d34:	4632      	mov	r2, r6
 8018d36:	4621      	mov	r1, r4
 8018d38:	4640      	mov	r0, r8
 8018d3a:	f7ff ff71 	bl	8018c20 <__ssputs_r>
 8018d3e:	3001      	adds	r0, #1
 8018d40:	f000 80a4 	beq.w	8018e8c <_svfiprintf_r+0x1b8>
 8018d44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018d46:	4453      	add	r3, sl
 8018d48:	9309      	str	r3, [sp, #36]	; 0x24
 8018d4a:	783b      	ldrb	r3, [r7, #0]
 8018d4c:	2b00      	cmp	r3, #0
 8018d4e:	f000 809d 	beq.w	8018e8c <_svfiprintf_r+0x1b8>
 8018d52:	2300      	movs	r3, #0
 8018d54:	f04f 32ff 	mov.w	r2, #4294967295
 8018d58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018d5c:	9304      	str	r3, [sp, #16]
 8018d5e:	9307      	str	r3, [sp, #28]
 8018d60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018d64:	931a      	str	r3, [sp, #104]	; 0x68
 8018d66:	462f      	mov	r7, r5
 8018d68:	2205      	movs	r2, #5
 8018d6a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8018d6e:	4850      	ldr	r0, [pc, #320]	; (8018eb0 <_svfiprintf_r+0x1dc>)
 8018d70:	f7ef f96e 	bl	8008050 <memchr>
 8018d74:	9b04      	ldr	r3, [sp, #16]
 8018d76:	b9d0      	cbnz	r0, 8018dae <_svfiprintf_r+0xda>
 8018d78:	06d9      	lsls	r1, r3, #27
 8018d7a:	bf44      	itt	mi
 8018d7c:	2220      	movmi	r2, #32
 8018d7e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018d82:	071a      	lsls	r2, r3, #28
 8018d84:	bf44      	itt	mi
 8018d86:	222b      	movmi	r2, #43	; 0x2b
 8018d88:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018d8c:	782a      	ldrb	r2, [r5, #0]
 8018d8e:	2a2a      	cmp	r2, #42	; 0x2a
 8018d90:	d015      	beq.n	8018dbe <_svfiprintf_r+0xea>
 8018d92:	9a07      	ldr	r2, [sp, #28]
 8018d94:	462f      	mov	r7, r5
 8018d96:	2000      	movs	r0, #0
 8018d98:	250a      	movs	r5, #10
 8018d9a:	4639      	mov	r1, r7
 8018d9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018da0:	3b30      	subs	r3, #48	; 0x30
 8018da2:	2b09      	cmp	r3, #9
 8018da4:	d94d      	bls.n	8018e42 <_svfiprintf_r+0x16e>
 8018da6:	b1b8      	cbz	r0, 8018dd8 <_svfiprintf_r+0x104>
 8018da8:	e00f      	b.n	8018dca <_svfiprintf_r+0xf6>
 8018daa:	462f      	mov	r7, r5
 8018dac:	e7b8      	b.n	8018d20 <_svfiprintf_r+0x4c>
 8018dae:	4a40      	ldr	r2, [pc, #256]	; (8018eb0 <_svfiprintf_r+0x1dc>)
 8018db0:	1a80      	subs	r0, r0, r2
 8018db2:	fa0b f000 	lsl.w	r0, fp, r0
 8018db6:	4318      	orrs	r0, r3
 8018db8:	9004      	str	r0, [sp, #16]
 8018dba:	463d      	mov	r5, r7
 8018dbc:	e7d3      	b.n	8018d66 <_svfiprintf_r+0x92>
 8018dbe:	9a03      	ldr	r2, [sp, #12]
 8018dc0:	1d11      	adds	r1, r2, #4
 8018dc2:	6812      	ldr	r2, [r2, #0]
 8018dc4:	9103      	str	r1, [sp, #12]
 8018dc6:	2a00      	cmp	r2, #0
 8018dc8:	db01      	blt.n	8018dce <_svfiprintf_r+0xfa>
 8018dca:	9207      	str	r2, [sp, #28]
 8018dcc:	e004      	b.n	8018dd8 <_svfiprintf_r+0x104>
 8018dce:	4252      	negs	r2, r2
 8018dd0:	f043 0302 	orr.w	r3, r3, #2
 8018dd4:	9207      	str	r2, [sp, #28]
 8018dd6:	9304      	str	r3, [sp, #16]
 8018dd8:	783b      	ldrb	r3, [r7, #0]
 8018dda:	2b2e      	cmp	r3, #46	; 0x2e
 8018ddc:	d10c      	bne.n	8018df8 <_svfiprintf_r+0x124>
 8018dde:	787b      	ldrb	r3, [r7, #1]
 8018de0:	2b2a      	cmp	r3, #42	; 0x2a
 8018de2:	d133      	bne.n	8018e4c <_svfiprintf_r+0x178>
 8018de4:	9b03      	ldr	r3, [sp, #12]
 8018de6:	1d1a      	adds	r2, r3, #4
 8018de8:	681b      	ldr	r3, [r3, #0]
 8018dea:	9203      	str	r2, [sp, #12]
 8018dec:	2b00      	cmp	r3, #0
 8018dee:	bfb8      	it	lt
 8018df0:	f04f 33ff 	movlt.w	r3, #4294967295
 8018df4:	3702      	adds	r7, #2
 8018df6:	9305      	str	r3, [sp, #20]
 8018df8:	4d2e      	ldr	r5, [pc, #184]	; (8018eb4 <_svfiprintf_r+0x1e0>)
 8018dfa:	7839      	ldrb	r1, [r7, #0]
 8018dfc:	2203      	movs	r2, #3
 8018dfe:	4628      	mov	r0, r5
 8018e00:	f7ef f926 	bl	8008050 <memchr>
 8018e04:	b138      	cbz	r0, 8018e16 <_svfiprintf_r+0x142>
 8018e06:	2340      	movs	r3, #64	; 0x40
 8018e08:	1b40      	subs	r0, r0, r5
 8018e0a:	fa03 f000 	lsl.w	r0, r3, r0
 8018e0e:	9b04      	ldr	r3, [sp, #16]
 8018e10:	4303      	orrs	r3, r0
 8018e12:	3701      	adds	r7, #1
 8018e14:	9304      	str	r3, [sp, #16]
 8018e16:	7839      	ldrb	r1, [r7, #0]
 8018e18:	4827      	ldr	r0, [pc, #156]	; (8018eb8 <_svfiprintf_r+0x1e4>)
 8018e1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018e1e:	2206      	movs	r2, #6
 8018e20:	1c7e      	adds	r6, r7, #1
 8018e22:	f7ef f915 	bl	8008050 <memchr>
 8018e26:	2800      	cmp	r0, #0
 8018e28:	d038      	beq.n	8018e9c <_svfiprintf_r+0x1c8>
 8018e2a:	4b24      	ldr	r3, [pc, #144]	; (8018ebc <_svfiprintf_r+0x1e8>)
 8018e2c:	bb13      	cbnz	r3, 8018e74 <_svfiprintf_r+0x1a0>
 8018e2e:	9b03      	ldr	r3, [sp, #12]
 8018e30:	3307      	adds	r3, #7
 8018e32:	f023 0307 	bic.w	r3, r3, #7
 8018e36:	3308      	adds	r3, #8
 8018e38:	9303      	str	r3, [sp, #12]
 8018e3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018e3c:	444b      	add	r3, r9
 8018e3e:	9309      	str	r3, [sp, #36]	; 0x24
 8018e40:	e76d      	b.n	8018d1e <_svfiprintf_r+0x4a>
 8018e42:	fb05 3202 	mla	r2, r5, r2, r3
 8018e46:	2001      	movs	r0, #1
 8018e48:	460f      	mov	r7, r1
 8018e4a:	e7a6      	b.n	8018d9a <_svfiprintf_r+0xc6>
 8018e4c:	2300      	movs	r3, #0
 8018e4e:	3701      	adds	r7, #1
 8018e50:	9305      	str	r3, [sp, #20]
 8018e52:	4619      	mov	r1, r3
 8018e54:	250a      	movs	r5, #10
 8018e56:	4638      	mov	r0, r7
 8018e58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018e5c:	3a30      	subs	r2, #48	; 0x30
 8018e5e:	2a09      	cmp	r2, #9
 8018e60:	d903      	bls.n	8018e6a <_svfiprintf_r+0x196>
 8018e62:	2b00      	cmp	r3, #0
 8018e64:	d0c8      	beq.n	8018df8 <_svfiprintf_r+0x124>
 8018e66:	9105      	str	r1, [sp, #20]
 8018e68:	e7c6      	b.n	8018df8 <_svfiprintf_r+0x124>
 8018e6a:	fb05 2101 	mla	r1, r5, r1, r2
 8018e6e:	2301      	movs	r3, #1
 8018e70:	4607      	mov	r7, r0
 8018e72:	e7f0      	b.n	8018e56 <_svfiprintf_r+0x182>
 8018e74:	ab03      	add	r3, sp, #12
 8018e76:	9300      	str	r3, [sp, #0]
 8018e78:	4622      	mov	r2, r4
 8018e7a:	4b11      	ldr	r3, [pc, #68]	; (8018ec0 <_svfiprintf_r+0x1ec>)
 8018e7c:	a904      	add	r1, sp, #16
 8018e7e:	4640      	mov	r0, r8
 8018e80:	f7fb ffdc 	bl	8014e3c <_printf_float>
 8018e84:	f1b0 3fff 	cmp.w	r0, #4294967295
 8018e88:	4681      	mov	r9, r0
 8018e8a:	d1d6      	bne.n	8018e3a <_svfiprintf_r+0x166>
 8018e8c:	89a3      	ldrh	r3, [r4, #12]
 8018e8e:	065b      	lsls	r3, r3, #25
 8018e90:	f53f af35 	bmi.w	8018cfe <_svfiprintf_r+0x2a>
 8018e94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018e96:	b01d      	add	sp, #116	; 0x74
 8018e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018e9c:	ab03      	add	r3, sp, #12
 8018e9e:	9300      	str	r3, [sp, #0]
 8018ea0:	4622      	mov	r2, r4
 8018ea2:	4b07      	ldr	r3, [pc, #28]	; (8018ec0 <_svfiprintf_r+0x1ec>)
 8018ea4:	a904      	add	r1, sp, #16
 8018ea6:	4640      	mov	r0, r8
 8018ea8:	f7fc fa7e 	bl	80153a8 <_printf_i>
 8018eac:	e7ea      	b.n	8018e84 <_svfiprintf_r+0x1b0>
 8018eae:	bf00      	nop
 8018eb0:	0801a25c 	.word	0x0801a25c
 8018eb4:	0801a262 	.word	0x0801a262
 8018eb8:	0801a266 	.word	0x0801a266
 8018ebc:	08014e3d 	.word	0x08014e3d
 8018ec0:	08018c21 	.word	0x08018c21

08018ec4 <__sfputc_r>:
 8018ec4:	6893      	ldr	r3, [r2, #8]
 8018ec6:	3b01      	subs	r3, #1
 8018ec8:	2b00      	cmp	r3, #0
 8018eca:	b410      	push	{r4}
 8018ecc:	6093      	str	r3, [r2, #8]
 8018ece:	da08      	bge.n	8018ee2 <__sfputc_r+0x1e>
 8018ed0:	6994      	ldr	r4, [r2, #24]
 8018ed2:	42a3      	cmp	r3, r4
 8018ed4:	db01      	blt.n	8018eda <__sfputc_r+0x16>
 8018ed6:	290a      	cmp	r1, #10
 8018ed8:	d103      	bne.n	8018ee2 <__sfputc_r+0x1e>
 8018eda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018ede:	f7fd bd75 	b.w	80169cc <__swbuf_r>
 8018ee2:	6813      	ldr	r3, [r2, #0]
 8018ee4:	1c58      	adds	r0, r3, #1
 8018ee6:	6010      	str	r0, [r2, #0]
 8018ee8:	7019      	strb	r1, [r3, #0]
 8018eea:	4608      	mov	r0, r1
 8018eec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018ef0:	4770      	bx	lr

08018ef2 <__sfputs_r>:
 8018ef2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ef4:	4606      	mov	r6, r0
 8018ef6:	460f      	mov	r7, r1
 8018ef8:	4614      	mov	r4, r2
 8018efa:	18d5      	adds	r5, r2, r3
 8018efc:	42ac      	cmp	r4, r5
 8018efe:	d101      	bne.n	8018f04 <__sfputs_r+0x12>
 8018f00:	2000      	movs	r0, #0
 8018f02:	e007      	b.n	8018f14 <__sfputs_r+0x22>
 8018f04:	463a      	mov	r2, r7
 8018f06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018f0a:	4630      	mov	r0, r6
 8018f0c:	f7ff ffda 	bl	8018ec4 <__sfputc_r>
 8018f10:	1c43      	adds	r3, r0, #1
 8018f12:	d1f3      	bne.n	8018efc <__sfputs_r+0xa>
 8018f14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018f18 <_vfiprintf_r>:
 8018f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f1c:	460c      	mov	r4, r1
 8018f1e:	b09d      	sub	sp, #116	; 0x74
 8018f20:	4617      	mov	r7, r2
 8018f22:	461d      	mov	r5, r3
 8018f24:	4606      	mov	r6, r0
 8018f26:	b118      	cbz	r0, 8018f30 <_vfiprintf_r+0x18>
 8018f28:	6983      	ldr	r3, [r0, #24]
 8018f2a:	b90b      	cbnz	r3, 8018f30 <_vfiprintf_r+0x18>
 8018f2c:	f7fe fd56 	bl	80179dc <__sinit>
 8018f30:	4b7c      	ldr	r3, [pc, #496]	; (8019124 <_vfiprintf_r+0x20c>)
 8018f32:	429c      	cmp	r4, r3
 8018f34:	d158      	bne.n	8018fe8 <_vfiprintf_r+0xd0>
 8018f36:	6874      	ldr	r4, [r6, #4]
 8018f38:	89a3      	ldrh	r3, [r4, #12]
 8018f3a:	0718      	lsls	r0, r3, #28
 8018f3c:	d55e      	bpl.n	8018ffc <_vfiprintf_r+0xe4>
 8018f3e:	6923      	ldr	r3, [r4, #16]
 8018f40:	2b00      	cmp	r3, #0
 8018f42:	d05b      	beq.n	8018ffc <_vfiprintf_r+0xe4>
 8018f44:	2300      	movs	r3, #0
 8018f46:	9309      	str	r3, [sp, #36]	; 0x24
 8018f48:	2320      	movs	r3, #32
 8018f4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018f4e:	2330      	movs	r3, #48	; 0x30
 8018f50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018f54:	9503      	str	r5, [sp, #12]
 8018f56:	f04f 0b01 	mov.w	fp, #1
 8018f5a:	46b8      	mov	r8, r7
 8018f5c:	4645      	mov	r5, r8
 8018f5e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8018f62:	b10b      	cbz	r3, 8018f68 <_vfiprintf_r+0x50>
 8018f64:	2b25      	cmp	r3, #37	; 0x25
 8018f66:	d154      	bne.n	8019012 <_vfiprintf_r+0xfa>
 8018f68:	ebb8 0a07 	subs.w	sl, r8, r7
 8018f6c:	d00b      	beq.n	8018f86 <_vfiprintf_r+0x6e>
 8018f6e:	4653      	mov	r3, sl
 8018f70:	463a      	mov	r2, r7
 8018f72:	4621      	mov	r1, r4
 8018f74:	4630      	mov	r0, r6
 8018f76:	f7ff ffbc 	bl	8018ef2 <__sfputs_r>
 8018f7a:	3001      	adds	r0, #1
 8018f7c:	f000 80c2 	beq.w	8019104 <_vfiprintf_r+0x1ec>
 8018f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018f82:	4453      	add	r3, sl
 8018f84:	9309      	str	r3, [sp, #36]	; 0x24
 8018f86:	f898 3000 	ldrb.w	r3, [r8]
 8018f8a:	2b00      	cmp	r3, #0
 8018f8c:	f000 80ba 	beq.w	8019104 <_vfiprintf_r+0x1ec>
 8018f90:	2300      	movs	r3, #0
 8018f92:	f04f 32ff 	mov.w	r2, #4294967295
 8018f96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018f9a:	9304      	str	r3, [sp, #16]
 8018f9c:	9307      	str	r3, [sp, #28]
 8018f9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018fa2:	931a      	str	r3, [sp, #104]	; 0x68
 8018fa4:	46a8      	mov	r8, r5
 8018fa6:	2205      	movs	r2, #5
 8018fa8:	f818 1b01 	ldrb.w	r1, [r8], #1
 8018fac:	485e      	ldr	r0, [pc, #376]	; (8019128 <_vfiprintf_r+0x210>)
 8018fae:	f7ef f84f 	bl	8008050 <memchr>
 8018fb2:	9b04      	ldr	r3, [sp, #16]
 8018fb4:	bb78      	cbnz	r0, 8019016 <_vfiprintf_r+0xfe>
 8018fb6:	06d9      	lsls	r1, r3, #27
 8018fb8:	bf44      	itt	mi
 8018fba:	2220      	movmi	r2, #32
 8018fbc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018fc0:	071a      	lsls	r2, r3, #28
 8018fc2:	bf44      	itt	mi
 8018fc4:	222b      	movmi	r2, #43	; 0x2b
 8018fc6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018fca:	782a      	ldrb	r2, [r5, #0]
 8018fcc:	2a2a      	cmp	r2, #42	; 0x2a
 8018fce:	d02a      	beq.n	8019026 <_vfiprintf_r+0x10e>
 8018fd0:	9a07      	ldr	r2, [sp, #28]
 8018fd2:	46a8      	mov	r8, r5
 8018fd4:	2000      	movs	r0, #0
 8018fd6:	250a      	movs	r5, #10
 8018fd8:	4641      	mov	r1, r8
 8018fda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018fde:	3b30      	subs	r3, #48	; 0x30
 8018fe0:	2b09      	cmp	r3, #9
 8018fe2:	d969      	bls.n	80190b8 <_vfiprintf_r+0x1a0>
 8018fe4:	b360      	cbz	r0, 8019040 <_vfiprintf_r+0x128>
 8018fe6:	e024      	b.n	8019032 <_vfiprintf_r+0x11a>
 8018fe8:	4b50      	ldr	r3, [pc, #320]	; (801912c <_vfiprintf_r+0x214>)
 8018fea:	429c      	cmp	r4, r3
 8018fec:	d101      	bne.n	8018ff2 <_vfiprintf_r+0xda>
 8018fee:	68b4      	ldr	r4, [r6, #8]
 8018ff0:	e7a2      	b.n	8018f38 <_vfiprintf_r+0x20>
 8018ff2:	4b4f      	ldr	r3, [pc, #316]	; (8019130 <_vfiprintf_r+0x218>)
 8018ff4:	429c      	cmp	r4, r3
 8018ff6:	bf08      	it	eq
 8018ff8:	68f4      	ldreq	r4, [r6, #12]
 8018ffa:	e79d      	b.n	8018f38 <_vfiprintf_r+0x20>
 8018ffc:	4621      	mov	r1, r4
 8018ffe:	4630      	mov	r0, r6
 8019000:	f7fd fd36 	bl	8016a70 <__swsetup_r>
 8019004:	2800      	cmp	r0, #0
 8019006:	d09d      	beq.n	8018f44 <_vfiprintf_r+0x2c>
 8019008:	f04f 30ff 	mov.w	r0, #4294967295
 801900c:	b01d      	add	sp, #116	; 0x74
 801900e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019012:	46a8      	mov	r8, r5
 8019014:	e7a2      	b.n	8018f5c <_vfiprintf_r+0x44>
 8019016:	4a44      	ldr	r2, [pc, #272]	; (8019128 <_vfiprintf_r+0x210>)
 8019018:	1a80      	subs	r0, r0, r2
 801901a:	fa0b f000 	lsl.w	r0, fp, r0
 801901e:	4318      	orrs	r0, r3
 8019020:	9004      	str	r0, [sp, #16]
 8019022:	4645      	mov	r5, r8
 8019024:	e7be      	b.n	8018fa4 <_vfiprintf_r+0x8c>
 8019026:	9a03      	ldr	r2, [sp, #12]
 8019028:	1d11      	adds	r1, r2, #4
 801902a:	6812      	ldr	r2, [r2, #0]
 801902c:	9103      	str	r1, [sp, #12]
 801902e:	2a00      	cmp	r2, #0
 8019030:	db01      	blt.n	8019036 <_vfiprintf_r+0x11e>
 8019032:	9207      	str	r2, [sp, #28]
 8019034:	e004      	b.n	8019040 <_vfiprintf_r+0x128>
 8019036:	4252      	negs	r2, r2
 8019038:	f043 0302 	orr.w	r3, r3, #2
 801903c:	9207      	str	r2, [sp, #28]
 801903e:	9304      	str	r3, [sp, #16]
 8019040:	f898 3000 	ldrb.w	r3, [r8]
 8019044:	2b2e      	cmp	r3, #46	; 0x2e
 8019046:	d10e      	bne.n	8019066 <_vfiprintf_r+0x14e>
 8019048:	f898 3001 	ldrb.w	r3, [r8, #1]
 801904c:	2b2a      	cmp	r3, #42	; 0x2a
 801904e:	d138      	bne.n	80190c2 <_vfiprintf_r+0x1aa>
 8019050:	9b03      	ldr	r3, [sp, #12]
 8019052:	1d1a      	adds	r2, r3, #4
 8019054:	681b      	ldr	r3, [r3, #0]
 8019056:	9203      	str	r2, [sp, #12]
 8019058:	2b00      	cmp	r3, #0
 801905a:	bfb8      	it	lt
 801905c:	f04f 33ff 	movlt.w	r3, #4294967295
 8019060:	f108 0802 	add.w	r8, r8, #2
 8019064:	9305      	str	r3, [sp, #20]
 8019066:	4d33      	ldr	r5, [pc, #204]	; (8019134 <_vfiprintf_r+0x21c>)
 8019068:	f898 1000 	ldrb.w	r1, [r8]
 801906c:	2203      	movs	r2, #3
 801906e:	4628      	mov	r0, r5
 8019070:	f7ee ffee 	bl	8008050 <memchr>
 8019074:	b140      	cbz	r0, 8019088 <_vfiprintf_r+0x170>
 8019076:	2340      	movs	r3, #64	; 0x40
 8019078:	1b40      	subs	r0, r0, r5
 801907a:	fa03 f000 	lsl.w	r0, r3, r0
 801907e:	9b04      	ldr	r3, [sp, #16]
 8019080:	4303      	orrs	r3, r0
 8019082:	f108 0801 	add.w	r8, r8, #1
 8019086:	9304      	str	r3, [sp, #16]
 8019088:	f898 1000 	ldrb.w	r1, [r8]
 801908c:	482a      	ldr	r0, [pc, #168]	; (8019138 <_vfiprintf_r+0x220>)
 801908e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019092:	2206      	movs	r2, #6
 8019094:	f108 0701 	add.w	r7, r8, #1
 8019098:	f7ee ffda 	bl	8008050 <memchr>
 801909c:	2800      	cmp	r0, #0
 801909e:	d037      	beq.n	8019110 <_vfiprintf_r+0x1f8>
 80190a0:	4b26      	ldr	r3, [pc, #152]	; (801913c <_vfiprintf_r+0x224>)
 80190a2:	bb1b      	cbnz	r3, 80190ec <_vfiprintf_r+0x1d4>
 80190a4:	9b03      	ldr	r3, [sp, #12]
 80190a6:	3307      	adds	r3, #7
 80190a8:	f023 0307 	bic.w	r3, r3, #7
 80190ac:	3308      	adds	r3, #8
 80190ae:	9303      	str	r3, [sp, #12]
 80190b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80190b2:	444b      	add	r3, r9
 80190b4:	9309      	str	r3, [sp, #36]	; 0x24
 80190b6:	e750      	b.n	8018f5a <_vfiprintf_r+0x42>
 80190b8:	fb05 3202 	mla	r2, r5, r2, r3
 80190bc:	2001      	movs	r0, #1
 80190be:	4688      	mov	r8, r1
 80190c0:	e78a      	b.n	8018fd8 <_vfiprintf_r+0xc0>
 80190c2:	2300      	movs	r3, #0
 80190c4:	f108 0801 	add.w	r8, r8, #1
 80190c8:	9305      	str	r3, [sp, #20]
 80190ca:	4619      	mov	r1, r3
 80190cc:	250a      	movs	r5, #10
 80190ce:	4640      	mov	r0, r8
 80190d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80190d4:	3a30      	subs	r2, #48	; 0x30
 80190d6:	2a09      	cmp	r2, #9
 80190d8:	d903      	bls.n	80190e2 <_vfiprintf_r+0x1ca>
 80190da:	2b00      	cmp	r3, #0
 80190dc:	d0c3      	beq.n	8019066 <_vfiprintf_r+0x14e>
 80190de:	9105      	str	r1, [sp, #20]
 80190e0:	e7c1      	b.n	8019066 <_vfiprintf_r+0x14e>
 80190e2:	fb05 2101 	mla	r1, r5, r1, r2
 80190e6:	2301      	movs	r3, #1
 80190e8:	4680      	mov	r8, r0
 80190ea:	e7f0      	b.n	80190ce <_vfiprintf_r+0x1b6>
 80190ec:	ab03      	add	r3, sp, #12
 80190ee:	9300      	str	r3, [sp, #0]
 80190f0:	4622      	mov	r2, r4
 80190f2:	4b13      	ldr	r3, [pc, #76]	; (8019140 <_vfiprintf_r+0x228>)
 80190f4:	a904      	add	r1, sp, #16
 80190f6:	4630      	mov	r0, r6
 80190f8:	f7fb fea0 	bl	8014e3c <_printf_float>
 80190fc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8019100:	4681      	mov	r9, r0
 8019102:	d1d5      	bne.n	80190b0 <_vfiprintf_r+0x198>
 8019104:	89a3      	ldrh	r3, [r4, #12]
 8019106:	065b      	lsls	r3, r3, #25
 8019108:	f53f af7e 	bmi.w	8019008 <_vfiprintf_r+0xf0>
 801910c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801910e:	e77d      	b.n	801900c <_vfiprintf_r+0xf4>
 8019110:	ab03      	add	r3, sp, #12
 8019112:	9300      	str	r3, [sp, #0]
 8019114:	4622      	mov	r2, r4
 8019116:	4b0a      	ldr	r3, [pc, #40]	; (8019140 <_vfiprintf_r+0x228>)
 8019118:	a904      	add	r1, sp, #16
 801911a:	4630      	mov	r0, r6
 801911c:	f7fc f944 	bl	80153a8 <_printf_i>
 8019120:	e7ec      	b.n	80190fc <_vfiprintf_r+0x1e4>
 8019122:	bf00      	nop
 8019124:	0801a110 	.word	0x0801a110
 8019128:	0801a25c 	.word	0x0801a25c
 801912c:	0801a130 	.word	0x0801a130
 8019130:	0801a0f0 	.word	0x0801a0f0
 8019134:	0801a262 	.word	0x0801a262
 8019138:	0801a266 	.word	0x0801a266
 801913c:	08014e3d 	.word	0x08014e3d
 8019140:	08018ef3 	.word	0x08018ef3

08019144 <__svfiscanf_r>:
 8019144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019148:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801914c:	460c      	mov	r4, r1
 801914e:	2100      	movs	r1, #0
 8019150:	9144      	str	r1, [sp, #272]	; 0x110
 8019152:	9145      	str	r1, [sp, #276]	; 0x114
 8019154:	499f      	ldr	r1, [pc, #636]	; (80193d4 <__svfiscanf_r+0x290>)
 8019156:	91a0      	str	r1, [sp, #640]	; 0x280
 8019158:	f10d 0804 	add.w	r8, sp, #4
 801915c:	499e      	ldr	r1, [pc, #632]	; (80193d8 <__svfiscanf_r+0x294>)
 801915e:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80193dc <__svfiscanf_r+0x298>
 8019162:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8019166:	4606      	mov	r6, r0
 8019168:	4692      	mov	sl, r2
 801916a:	91a1      	str	r1, [sp, #644]	; 0x284
 801916c:	9300      	str	r3, [sp, #0]
 801916e:	270a      	movs	r7, #10
 8019170:	f89a 3000 	ldrb.w	r3, [sl]
 8019174:	2b00      	cmp	r3, #0
 8019176:	f000 812a 	beq.w	80193ce <__svfiscanf_r+0x28a>
 801917a:	4655      	mov	r5, sl
 801917c:	f7fe fffe 	bl	801817c <__locale_ctype_ptr>
 8019180:	f815 bb01 	ldrb.w	fp, [r5], #1
 8019184:	4458      	add	r0, fp
 8019186:	7843      	ldrb	r3, [r0, #1]
 8019188:	f013 0308 	ands.w	r3, r3, #8
 801918c:	d01c      	beq.n	80191c8 <__svfiscanf_r+0x84>
 801918e:	6863      	ldr	r3, [r4, #4]
 8019190:	2b00      	cmp	r3, #0
 8019192:	dd12      	ble.n	80191ba <__svfiscanf_r+0x76>
 8019194:	f7fe fff2 	bl	801817c <__locale_ctype_ptr>
 8019198:	6823      	ldr	r3, [r4, #0]
 801919a:	781a      	ldrb	r2, [r3, #0]
 801919c:	4410      	add	r0, r2
 801919e:	7842      	ldrb	r2, [r0, #1]
 80191a0:	0712      	lsls	r2, r2, #28
 80191a2:	d401      	bmi.n	80191a8 <__svfiscanf_r+0x64>
 80191a4:	46aa      	mov	sl, r5
 80191a6:	e7e3      	b.n	8019170 <__svfiscanf_r+0x2c>
 80191a8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80191aa:	3201      	adds	r2, #1
 80191ac:	9245      	str	r2, [sp, #276]	; 0x114
 80191ae:	6862      	ldr	r2, [r4, #4]
 80191b0:	3301      	adds	r3, #1
 80191b2:	3a01      	subs	r2, #1
 80191b4:	6062      	str	r2, [r4, #4]
 80191b6:	6023      	str	r3, [r4, #0]
 80191b8:	e7e9      	b.n	801918e <__svfiscanf_r+0x4a>
 80191ba:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80191bc:	4621      	mov	r1, r4
 80191be:	4630      	mov	r0, r6
 80191c0:	4798      	blx	r3
 80191c2:	2800      	cmp	r0, #0
 80191c4:	d0e6      	beq.n	8019194 <__svfiscanf_r+0x50>
 80191c6:	e7ed      	b.n	80191a4 <__svfiscanf_r+0x60>
 80191c8:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80191cc:	f040 8082 	bne.w	80192d4 <__svfiscanf_r+0x190>
 80191d0:	9343      	str	r3, [sp, #268]	; 0x10c
 80191d2:	9341      	str	r3, [sp, #260]	; 0x104
 80191d4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80191d8:	2b2a      	cmp	r3, #42	; 0x2a
 80191da:	d103      	bne.n	80191e4 <__svfiscanf_r+0xa0>
 80191dc:	2310      	movs	r3, #16
 80191de:	9341      	str	r3, [sp, #260]	; 0x104
 80191e0:	f10a 0502 	add.w	r5, sl, #2
 80191e4:	46aa      	mov	sl, r5
 80191e6:	f815 1b01 	ldrb.w	r1, [r5], #1
 80191ea:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80191ee:	2a09      	cmp	r2, #9
 80191f0:	d922      	bls.n	8019238 <__svfiscanf_r+0xf4>
 80191f2:	2203      	movs	r2, #3
 80191f4:	4879      	ldr	r0, [pc, #484]	; (80193dc <__svfiscanf_r+0x298>)
 80191f6:	f7ee ff2b 	bl	8008050 <memchr>
 80191fa:	b138      	cbz	r0, 801920c <__svfiscanf_r+0xc8>
 80191fc:	eba0 0309 	sub.w	r3, r0, r9
 8019200:	2001      	movs	r0, #1
 8019202:	4098      	lsls	r0, r3
 8019204:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019206:	4318      	orrs	r0, r3
 8019208:	9041      	str	r0, [sp, #260]	; 0x104
 801920a:	46aa      	mov	sl, r5
 801920c:	f89a 3000 	ldrb.w	r3, [sl]
 8019210:	2b67      	cmp	r3, #103	; 0x67
 8019212:	f10a 0501 	add.w	r5, sl, #1
 8019216:	d82b      	bhi.n	8019270 <__svfiscanf_r+0x12c>
 8019218:	2b65      	cmp	r3, #101	; 0x65
 801921a:	f080 809f 	bcs.w	801935c <__svfiscanf_r+0x218>
 801921e:	2b47      	cmp	r3, #71	; 0x47
 8019220:	d810      	bhi.n	8019244 <__svfiscanf_r+0x100>
 8019222:	2b45      	cmp	r3, #69	; 0x45
 8019224:	f080 809a 	bcs.w	801935c <__svfiscanf_r+0x218>
 8019228:	2b00      	cmp	r3, #0
 801922a:	d06c      	beq.n	8019306 <__svfiscanf_r+0x1c2>
 801922c:	2b25      	cmp	r3, #37	; 0x25
 801922e:	d051      	beq.n	80192d4 <__svfiscanf_r+0x190>
 8019230:	2303      	movs	r3, #3
 8019232:	9347      	str	r3, [sp, #284]	; 0x11c
 8019234:	9742      	str	r7, [sp, #264]	; 0x108
 8019236:	e027      	b.n	8019288 <__svfiscanf_r+0x144>
 8019238:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801923a:	fb07 1303 	mla	r3, r7, r3, r1
 801923e:	3b30      	subs	r3, #48	; 0x30
 8019240:	9343      	str	r3, [sp, #268]	; 0x10c
 8019242:	e7cf      	b.n	80191e4 <__svfiscanf_r+0xa0>
 8019244:	2b5b      	cmp	r3, #91	; 0x5b
 8019246:	d06a      	beq.n	801931e <__svfiscanf_r+0x1da>
 8019248:	d80c      	bhi.n	8019264 <__svfiscanf_r+0x120>
 801924a:	2b58      	cmp	r3, #88	; 0x58
 801924c:	d1f0      	bne.n	8019230 <__svfiscanf_r+0xec>
 801924e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8019250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8019254:	9241      	str	r2, [sp, #260]	; 0x104
 8019256:	2210      	movs	r2, #16
 8019258:	9242      	str	r2, [sp, #264]	; 0x108
 801925a:	2b6e      	cmp	r3, #110	; 0x6e
 801925c:	bf8c      	ite	hi
 801925e:	2304      	movhi	r3, #4
 8019260:	2303      	movls	r3, #3
 8019262:	e010      	b.n	8019286 <__svfiscanf_r+0x142>
 8019264:	2b63      	cmp	r3, #99	; 0x63
 8019266:	d065      	beq.n	8019334 <__svfiscanf_r+0x1f0>
 8019268:	2b64      	cmp	r3, #100	; 0x64
 801926a:	d1e1      	bne.n	8019230 <__svfiscanf_r+0xec>
 801926c:	9742      	str	r7, [sp, #264]	; 0x108
 801926e:	e7f4      	b.n	801925a <__svfiscanf_r+0x116>
 8019270:	2b70      	cmp	r3, #112	; 0x70
 8019272:	d04b      	beq.n	801930c <__svfiscanf_r+0x1c8>
 8019274:	d826      	bhi.n	80192c4 <__svfiscanf_r+0x180>
 8019276:	2b6e      	cmp	r3, #110	; 0x6e
 8019278:	d062      	beq.n	8019340 <__svfiscanf_r+0x1fc>
 801927a:	d84c      	bhi.n	8019316 <__svfiscanf_r+0x1d2>
 801927c:	2b69      	cmp	r3, #105	; 0x69
 801927e:	d1d7      	bne.n	8019230 <__svfiscanf_r+0xec>
 8019280:	2300      	movs	r3, #0
 8019282:	9342      	str	r3, [sp, #264]	; 0x108
 8019284:	2303      	movs	r3, #3
 8019286:	9347      	str	r3, [sp, #284]	; 0x11c
 8019288:	6863      	ldr	r3, [r4, #4]
 801928a:	2b00      	cmp	r3, #0
 801928c:	dd68      	ble.n	8019360 <__svfiscanf_r+0x21c>
 801928e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019290:	0659      	lsls	r1, r3, #25
 8019292:	d407      	bmi.n	80192a4 <__svfiscanf_r+0x160>
 8019294:	f7fe ff72 	bl	801817c <__locale_ctype_ptr>
 8019298:	6823      	ldr	r3, [r4, #0]
 801929a:	781a      	ldrb	r2, [r3, #0]
 801929c:	4410      	add	r0, r2
 801929e:	7842      	ldrb	r2, [r0, #1]
 80192a0:	0712      	lsls	r2, r2, #28
 80192a2:	d464      	bmi.n	801936e <__svfiscanf_r+0x22a>
 80192a4:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80192a6:	2b02      	cmp	r3, #2
 80192a8:	dc73      	bgt.n	8019392 <__svfiscanf_r+0x24e>
 80192aa:	466b      	mov	r3, sp
 80192ac:	4622      	mov	r2, r4
 80192ae:	a941      	add	r1, sp, #260	; 0x104
 80192b0:	4630      	mov	r0, r6
 80192b2:	f000 f8bf 	bl	8019434 <_scanf_chars>
 80192b6:	2801      	cmp	r0, #1
 80192b8:	f000 8089 	beq.w	80193ce <__svfiscanf_r+0x28a>
 80192bc:	2802      	cmp	r0, #2
 80192be:	f47f af71 	bne.w	80191a4 <__svfiscanf_r+0x60>
 80192c2:	e01d      	b.n	8019300 <__svfiscanf_r+0x1bc>
 80192c4:	2b75      	cmp	r3, #117	; 0x75
 80192c6:	d0d1      	beq.n	801926c <__svfiscanf_r+0x128>
 80192c8:	2b78      	cmp	r3, #120	; 0x78
 80192ca:	d0c0      	beq.n	801924e <__svfiscanf_r+0x10a>
 80192cc:	2b73      	cmp	r3, #115	; 0x73
 80192ce:	d1af      	bne.n	8019230 <__svfiscanf_r+0xec>
 80192d0:	2302      	movs	r3, #2
 80192d2:	e7d8      	b.n	8019286 <__svfiscanf_r+0x142>
 80192d4:	6863      	ldr	r3, [r4, #4]
 80192d6:	2b00      	cmp	r3, #0
 80192d8:	dd0c      	ble.n	80192f4 <__svfiscanf_r+0x1b0>
 80192da:	6823      	ldr	r3, [r4, #0]
 80192dc:	781a      	ldrb	r2, [r3, #0]
 80192de:	455a      	cmp	r2, fp
 80192e0:	d175      	bne.n	80193ce <__svfiscanf_r+0x28a>
 80192e2:	3301      	adds	r3, #1
 80192e4:	6862      	ldr	r2, [r4, #4]
 80192e6:	6023      	str	r3, [r4, #0]
 80192e8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80192ea:	3a01      	subs	r2, #1
 80192ec:	3301      	adds	r3, #1
 80192ee:	6062      	str	r2, [r4, #4]
 80192f0:	9345      	str	r3, [sp, #276]	; 0x114
 80192f2:	e757      	b.n	80191a4 <__svfiscanf_r+0x60>
 80192f4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80192f6:	4621      	mov	r1, r4
 80192f8:	4630      	mov	r0, r6
 80192fa:	4798      	blx	r3
 80192fc:	2800      	cmp	r0, #0
 80192fe:	d0ec      	beq.n	80192da <__svfiscanf_r+0x196>
 8019300:	9844      	ldr	r0, [sp, #272]	; 0x110
 8019302:	2800      	cmp	r0, #0
 8019304:	d159      	bne.n	80193ba <__svfiscanf_r+0x276>
 8019306:	f04f 30ff 	mov.w	r0, #4294967295
 801930a:	e05c      	b.n	80193c6 <__svfiscanf_r+0x282>
 801930c:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801930e:	f042 0220 	orr.w	r2, r2, #32
 8019312:	9241      	str	r2, [sp, #260]	; 0x104
 8019314:	e79b      	b.n	801924e <__svfiscanf_r+0x10a>
 8019316:	2308      	movs	r3, #8
 8019318:	9342      	str	r3, [sp, #264]	; 0x108
 801931a:	2304      	movs	r3, #4
 801931c:	e7b3      	b.n	8019286 <__svfiscanf_r+0x142>
 801931e:	4629      	mov	r1, r5
 8019320:	4640      	mov	r0, r8
 8019322:	f000 fa85 	bl	8019830 <__sccl>
 8019326:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019328:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801932c:	9341      	str	r3, [sp, #260]	; 0x104
 801932e:	4605      	mov	r5, r0
 8019330:	2301      	movs	r3, #1
 8019332:	e7a8      	b.n	8019286 <__svfiscanf_r+0x142>
 8019334:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8019336:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801933a:	9341      	str	r3, [sp, #260]	; 0x104
 801933c:	2300      	movs	r3, #0
 801933e:	e7a2      	b.n	8019286 <__svfiscanf_r+0x142>
 8019340:	9841      	ldr	r0, [sp, #260]	; 0x104
 8019342:	06c3      	lsls	r3, r0, #27
 8019344:	f53f af2e 	bmi.w	80191a4 <__svfiscanf_r+0x60>
 8019348:	9b00      	ldr	r3, [sp, #0]
 801934a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801934c:	1d19      	adds	r1, r3, #4
 801934e:	9100      	str	r1, [sp, #0]
 8019350:	681b      	ldr	r3, [r3, #0]
 8019352:	07c0      	lsls	r0, r0, #31
 8019354:	bf4c      	ite	mi
 8019356:	801a      	strhmi	r2, [r3, #0]
 8019358:	601a      	strpl	r2, [r3, #0]
 801935a:	e723      	b.n	80191a4 <__svfiscanf_r+0x60>
 801935c:	2305      	movs	r3, #5
 801935e:	e792      	b.n	8019286 <__svfiscanf_r+0x142>
 8019360:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019362:	4621      	mov	r1, r4
 8019364:	4630      	mov	r0, r6
 8019366:	4798      	blx	r3
 8019368:	2800      	cmp	r0, #0
 801936a:	d090      	beq.n	801928e <__svfiscanf_r+0x14a>
 801936c:	e7c8      	b.n	8019300 <__svfiscanf_r+0x1bc>
 801936e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8019370:	3201      	adds	r2, #1
 8019372:	9245      	str	r2, [sp, #276]	; 0x114
 8019374:	6862      	ldr	r2, [r4, #4]
 8019376:	3a01      	subs	r2, #1
 8019378:	2a00      	cmp	r2, #0
 801937a:	6062      	str	r2, [r4, #4]
 801937c:	dd02      	ble.n	8019384 <__svfiscanf_r+0x240>
 801937e:	3301      	adds	r3, #1
 8019380:	6023      	str	r3, [r4, #0]
 8019382:	e787      	b.n	8019294 <__svfiscanf_r+0x150>
 8019384:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8019386:	4621      	mov	r1, r4
 8019388:	4630      	mov	r0, r6
 801938a:	4798      	blx	r3
 801938c:	2800      	cmp	r0, #0
 801938e:	d081      	beq.n	8019294 <__svfiscanf_r+0x150>
 8019390:	e7b6      	b.n	8019300 <__svfiscanf_r+0x1bc>
 8019392:	2b04      	cmp	r3, #4
 8019394:	dc06      	bgt.n	80193a4 <__svfiscanf_r+0x260>
 8019396:	466b      	mov	r3, sp
 8019398:	4622      	mov	r2, r4
 801939a:	a941      	add	r1, sp, #260	; 0x104
 801939c:	4630      	mov	r0, r6
 801939e:	f000 f8ad 	bl	80194fc <_scanf_i>
 80193a2:	e788      	b.n	80192b6 <__svfiscanf_r+0x172>
 80193a4:	4b0e      	ldr	r3, [pc, #56]	; (80193e0 <__svfiscanf_r+0x29c>)
 80193a6:	2b00      	cmp	r3, #0
 80193a8:	f43f aefc 	beq.w	80191a4 <__svfiscanf_r+0x60>
 80193ac:	466b      	mov	r3, sp
 80193ae:	4622      	mov	r2, r4
 80193b0:	a941      	add	r1, sp, #260	; 0x104
 80193b2:	4630      	mov	r0, r6
 80193b4:	f7fc f90a 	bl	80155cc <_scanf_float>
 80193b8:	e77d      	b.n	80192b6 <__svfiscanf_r+0x172>
 80193ba:	89a3      	ldrh	r3, [r4, #12]
 80193bc:	f013 0f40 	tst.w	r3, #64	; 0x40
 80193c0:	bf18      	it	ne
 80193c2:	f04f 30ff 	movne.w	r0, #4294967295
 80193c6:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80193ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80193ce:	9844      	ldr	r0, [sp, #272]	; 0x110
 80193d0:	e7f9      	b.n	80193c6 <__svfiscanf_r+0x282>
 80193d2:	bf00      	nop
 80193d4:	08019acd 	.word	0x08019acd
 80193d8:	080196f9 	.word	0x080196f9
 80193dc:	0801a262 	.word	0x0801a262
 80193e0:	080155cd 	.word	0x080155cd

080193e4 <_vfiscanf_r>:
 80193e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80193e8:	460c      	mov	r4, r1
 80193ea:	4616      	mov	r6, r2
 80193ec:	461f      	mov	r7, r3
 80193ee:	4605      	mov	r5, r0
 80193f0:	b118      	cbz	r0, 80193fa <_vfiscanf_r+0x16>
 80193f2:	6983      	ldr	r3, [r0, #24]
 80193f4:	b90b      	cbnz	r3, 80193fa <_vfiscanf_r+0x16>
 80193f6:	f7fe faf1 	bl	80179dc <__sinit>
 80193fa:	4b0b      	ldr	r3, [pc, #44]	; (8019428 <_vfiscanf_r+0x44>)
 80193fc:	429c      	cmp	r4, r3
 80193fe:	d108      	bne.n	8019412 <_vfiscanf_r+0x2e>
 8019400:	686c      	ldr	r4, [r5, #4]
 8019402:	463b      	mov	r3, r7
 8019404:	4632      	mov	r2, r6
 8019406:	4621      	mov	r1, r4
 8019408:	4628      	mov	r0, r5
 801940a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801940e:	f7ff be99 	b.w	8019144 <__svfiscanf_r>
 8019412:	4b06      	ldr	r3, [pc, #24]	; (801942c <_vfiscanf_r+0x48>)
 8019414:	429c      	cmp	r4, r3
 8019416:	d101      	bne.n	801941c <_vfiscanf_r+0x38>
 8019418:	68ac      	ldr	r4, [r5, #8]
 801941a:	e7f2      	b.n	8019402 <_vfiscanf_r+0x1e>
 801941c:	4b04      	ldr	r3, [pc, #16]	; (8019430 <_vfiscanf_r+0x4c>)
 801941e:	429c      	cmp	r4, r3
 8019420:	bf08      	it	eq
 8019422:	68ec      	ldreq	r4, [r5, #12]
 8019424:	e7ed      	b.n	8019402 <_vfiscanf_r+0x1e>
 8019426:	bf00      	nop
 8019428:	0801a110 	.word	0x0801a110
 801942c:	0801a130 	.word	0x0801a130
 8019430:	0801a0f0 	.word	0x0801a0f0

08019434 <_scanf_chars>:
 8019434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019438:	4615      	mov	r5, r2
 801943a:	688a      	ldr	r2, [r1, #8]
 801943c:	4680      	mov	r8, r0
 801943e:	460c      	mov	r4, r1
 8019440:	b932      	cbnz	r2, 8019450 <_scanf_chars+0x1c>
 8019442:	698a      	ldr	r2, [r1, #24]
 8019444:	2a00      	cmp	r2, #0
 8019446:	bf14      	ite	ne
 8019448:	f04f 32ff 	movne.w	r2, #4294967295
 801944c:	2201      	moveq	r2, #1
 801944e:	608a      	str	r2, [r1, #8]
 8019450:	6822      	ldr	r2, [r4, #0]
 8019452:	06d1      	lsls	r1, r2, #27
 8019454:	bf5f      	itttt	pl
 8019456:	681a      	ldrpl	r2, [r3, #0]
 8019458:	1d11      	addpl	r1, r2, #4
 801945a:	6019      	strpl	r1, [r3, #0]
 801945c:	6817      	ldrpl	r7, [r2, #0]
 801945e:	2600      	movs	r6, #0
 8019460:	69a3      	ldr	r3, [r4, #24]
 8019462:	b1db      	cbz	r3, 801949c <_scanf_chars+0x68>
 8019464:	2b01      	cmp	r3, #1
 8019466:	d107      	bne.n	8019478 <_scanf_chars+0x44>
 8019468:	682b      	ldr	r3, [r5, #0]
 801946a:	6962      	ldr	r2, [r4, #20]
 801946c:	781b      	ldrb	r3, [r3, #0]
 801946e:	5cd3      	ldrb	r3, [r2, r3]
 8019470:	b9a3      	cbnz	r3, 801949c <_scanf_chars+0x68>
 8019472:	2e00      	cmp	r6, #0
 8019474:	d132      	bne.n	80194dc <_scanf_chars+0xa8>
 8019476:	e006      	b.n	8019486 <_scanf_chars+0x52>
 8019478:	2b02      	cmp	r3, #2
 801947a:	d007      	beq.n	801948c <_scanf_chars+0x58>
 801947c:	2e00      	cmp	r6, #0
 801947e:	d12d      	bne.n	80194dc <_scanf_chars+0xa8>
 8019480:	69a3      	ldr	r3, [r4, #24]
 8019482:	2b01      	cmp	r3, #1
 8019484:	d12a      	bne.n	80194dc <_scanf_chars+0xa8>
 8019486:	2001      	movs	r0, #1
 8019488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801948c:	f7fe fe76 	bl	801817c <__locale_ctype_ptr>
 8019490:	682b      	ldr	r3, [r5, #0]
 8019492:	781b      	ldrb	r3, [r3, #0]
 8019494:	4418      	add	r0, r3
 8019496:	7843      	ldrb	r3, [r0, #1]
 8019498:	071b      	lsls	r3, r3, #28
 801949a:	d4ef      	bmi.n	801947c <_scanf_chars+0x48>
 801949c:	6823      	ldr	r3, [r4, #0]
 801949e:	06da      	lsls	r2, r3, #27
 80194a0:	bf5e      	ittt	pl
 80194a2:	682b      	ldrpl	r3, [r5, #0]
 80194a4:	781b      	ldrbpl	r3, [r3, #0]
 80194a6:	703b      	strbpl	r3, [r7, #0]
 80194a8:	682a      	ldr	r2, [r5, #0]
 80194aa:	686b      	ldr	r3, [r5, #4]
 80194ac:	f102 0201 	add.w	r2, r2, #1
 80194b0:	602a      	str	r2, [r5, #0]
 80194b2:	68a2      	ldr	r2, [r4, #8]
 80194b4:	f103 33ff 	add.w	r3, r3, #4294967295
 80194b8:	f102 32ff 	add.w	r2, r2, #4294967295
 80194bc:	606b      	str	r3, [r5, #4]
 80194be:	f106 0601 	add.w	r6, r6, #1
 80194c2:	bf58      	it	pl
 80194c4:	3701      	addpl	r7, #1
 80194c6:	60a2      	str	r2, [r4, #8]
 80194c8:	b142      	cbz	r2, 80194dc <_scanf_chars+0xa8>
 80194ca:	2b00      	cmp	r3, #0
 80194cc:	dcc8      	bgt.n	8019460 <_scanf_chars+0x2c>
 80194ce:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80194d2:	4629      	mov	r1, r5
 80194d4:	4640      	mov	r0, r8
 80194d6:	4798      	blx	r3
 80194d8:	2800      	cmp	r0, #0
 80194da:	d0c1      	beq.n	8019460 <_scanf_chars+0x2c>
 80194dc:	6823      	ldr	r3, [r4, #0]
 80194de:	f013 0310 	ands.w	r3, r3, #16
 80194e2:	d105      	bne.n	80194f0 <_scanf_chars+0xbc>
 80194e4:	68e2      	ldr	r2, [r4, #12]
 80194e6:	3201      	adds	r2, #1
 80194e8:	60e2      	str	r2, [r4, #12]
 80194ea:	69a2      	ldr	r2, [r4, #24]
 80194ec:	b102      	cbz	r2, 80194f0 <_scanf_chars+0xbc>
 80194ee:	703b      	strb	r3, [r7, #0]
 80194f0:	6923      	ldr	r3, [r4, #16]
 80194f2:	441e      	add	r6, r3
 80194f4:	6126      	str	r6, [r4, #16]
 80194f6:	2000      	movs	r0, #0
 80194f8:	e7c6      	b.n	8019488 <_scanf_chars+0x54>
	...

080194fc <_scanf_i>:
 80194fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019500:	469a      	mov	sl, r3
 8019502:	4b74      	ldr	r3, [pc, #464]	; (80196d4 <_scanf_i+0x1d8>)
 8019504:	460c      	mov	r4, r1
 8019506:	4683      	mov	fp, r0
 8019508:	4616      	mov	r6, r2
 801950a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801950e:	b087      	sub	sp, #28
 8019510:	ab03      	add	r3, sp, #12
 8019512:	68a7      	ldr	r7, [r4, #8]
 8019514:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019518:	4b6f      	ldr	r3, [pc, #444]	; (80196d8 <_scanf_i+0x1dc>)
 801951a:	69a1      	ldr	r1, [r4, #24]
 801951c:	4a6f      	ldr	r2, [pc, #444]	; (80196dc <_scanf_i+0x1e0>)
 801951e:	2903      	cmp	r1, #3
 8019520:	bf08      	it	eq
 8019522:	461a      	moveq	r2, r3
 8019524:	1e7b      	subs	r3, r7, #1
 8019526:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 801952a:	bf84      	itt	hi
 801952c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8019530:	60a3      	strhi	r3, [r4, #8]
 8019532:	6823      	ldr	r3, [r4, #0]
 8019534:	9200      	str	r2, [sp, #0]
 8019536:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801953a:	bf88      	it	hi
 801953c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8019540:	f104 091c 	add.w	r9, r4, #28
 8019544:	6023      	str	r3, [r4, #0]
 8019546:	bf8c      	ite	hi
 8019548:	197f      	addhi	r7, r7, r5
 801954a:	2700      	movls	r7, #0
 801954c:	464b      	mov	r3, r9
 801954e:	f04f 0800 	mov.w	r8, #0
 8019552:	9301      	str	r3, [sp, #4]
 8019554:	6831      	ldr	r1, [r6, #0]
 8019556:	ab03      	add	r3, sp, #12
 8019558:	2202      	movs	r2, #2
 801955a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801955e:	7809      	ldrb	r1, [r1, #0]
 8019560:	f7ee fd76 	bl	8008050 <memchr>
 8019564:	9b01      	ldr	r3, [sp, #4]
 8019566:	b330      	cbz	r0, 80195b6 <_scanf_i+0xba>
 8019568:	f1b8 0f01 	cmp.w	r8, #1
 801956c:	d15a      	bne.n	8019624 <_scanf_i+0x128>
 801956e:	6862      	ldr	r2, [r4, #4]
 8019570:	b92a      	cbnz	r2, 801957e <_scanf_i+0x82>
 8019572:	6822      	ldr	r2, [r4, #0]
 8019574:	2108      	movs	r1, #8
 8019576:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801957a:	6061      	str	r1, [r4, #4]
 801957c:	6022      	str	r2, [r4, #0]
 801957e:	6822      	ldr	r2, [r4, #0]
 8019580:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8019584:	6022      	str	r2, [r4, #0]
 8019586:	68a2      	ldr	r2, [r4, #8]
 8019588:	1e51      	subs	r1, r2, #1
 801958a:	60a1      	str	r1, [r4, #8]
 801958c:	b19a      	cbz	r2, 80195b6 <_scanf_i+0xba>
 801958e:	6832      	ldr	r2, [r6, #0]
 8019590:	1c51      	adds	r1, r2, #1
 8019592:	6031      	str	r1, [r6, #0]
 8019594:	7812      	ldrb	r2, [r2, #0]
 8019596:	701a      	strb	r2, [r3, #0]
 8019598:	1c5d      	adds	r5, r3, #1
 801959a:	6873      	ldr	r3, [r6, #4]
 801959c:	3b01      	subs	r3, #1
 801959e:	2b00      	cmp	r3, #0
 80195a0:	6073      	str	r3, [r6, #4]
 80195a2:	dc07      	bgt.n	80195b4 <_scanf_i+0xb8>
 80195a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80195a8:	4631      	mov	r1, r6
 80195aa:	4658      	mov	r0, fp
 80195ac:	4798      	blx	r3
 80195ae:	2800      	cmp	r0, #0
 80195b0:	f040 8086 	bne.w	80196c0 <_scanf_i+0x1c4>
 80195b4:	462b      	mov	r3, r5
 80195b6:	f108 0801 	add.w	r8, r8, #1
 80195ba:	f1b8 0f03 	cmp.w	r8, #3
 80195be:	d1c8      	bne.n	8019552 <_scanf_i+0x56>
 80195c0:	6862      	ldr	r2, [r4, #4]
 80195c2:	b90a      	cbnz	r2, 80195c8 <_scanf_i+0xcc>
 80195c4:	220a      	movs	r2, #10
 80195c6:	6062      	str	r2, [r4, #4]
 80195c8:	6862      	ldr	r2, [r4, #4]
 80195ca:	4945      	ldr	r1, [pc, #276]	; (80196e0 <_scanf_i+0x1e4>)
 80195cc:	6960      	ldr	r0, [r4, #20]
 80195ce:	9301      	str	r3, [sp, #4]
 80195d0:	1a89      	subs	r1, r1, r2
 80195d2:	f000 f92d 	bl	8019830 <__sccl>
 80195d6:	9b01      	ldr	r3, [sp, #4]
 80195d8:	f04f 0800 	mov.w	r8, #0
 80195dc:	461d      	mov	r5, r3
 80195de:	68a3      	ldr	r3, [r4, #8]
 80195e0:	6822      	ldr	r2, [r4, #0]
 80195e2:	2b00      	cmp	r3, #0
 80195e4:	d03a      	beq.n	801965c <_scanf_i+0x160>
 80195e6:	6831      	ldr	r1, [r6, #0]
 80195e8:	6960      	ldr	r0, [r4, #20]
 80195ea:	f891 c000 	ldrb.w	ip, [r1]
 80195ee:	f810 000c 	ldrb.w	r0, [r0, ip]
 80195f2:	2800      	cmp	r0, #0
 80195f4:	d032      	beq.n	801965c <_scanf_i+0x160>
 80195f6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80195fa:	d121      	bne.n	8019640 <_scanf_i+0x144>
 80195fc:	0510      	lsls	r0, r2, #20
 80195fe:	d51f      	bpl.n	8019640 <_scanf_i+0x144>
 8019600:	f108 0801 	add.w	r8, r8, #1
 8019604:	b117      	cbz	r7, 801960c <_scanf_i+0x110>
 8019606:	3301      	adds	r3, #1
 8019608:	3f01      	subs	r7, #1
 801960a:	60a3      	str	r3, [r4, #8]
 801960c:	6873      	ldr	r3, [r6, #4]
 801960e:	3b01      	subs	r3, #1
 8019610:	2b00      	cmp	r3, #0
 8019612:	6073      	str	r3, [r6, #4]
 8019614:	dd1b      	ble.n	801964e <_scanf_i+0x152>
 8019616:	6833      	ldr	r3, [r6, #0]
 8019618:	3301      	adds	r3, #1
 801961a:	6033      	str	r3, [r6, #0]
 801961c:	68a3      	ldr	r3, [r4, #8]
 801961e:	3b01      	subs	r3, #1
 8019620:	60a3      	str	r3, [r4, #8]
 8019622:	e7dc      	b.n	80195de <_scanf_i+0xe2>
 8019624:	f1b8 0f02 	cmp.w	r8, #2
 8019628:	d1ad      	bne.n	8019586 <_scanf_i+0x8a>
 801962a:	6822      	ldr	r2, [r4, #0]
 801962c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8019630:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8019634:	d1bf      	bne.n	80195b6 <_scanf_i+0xba>
 8019636:	2110      	movs	r1, #16
 8019638:	6061      	str	r1, [r4, #4]
 801963a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801963e:	e7a1      	b.n	8019584 <_scanf_i+0x88>
 8019640:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8019644:	6022      	str	r2, [r4, #0]
 8019646:	780b      	ldrb	r3, [r1, #0]
 8019648:	702b      	strb	r3, [r5, #0]
 801964a:	3501      	adds	r5, #1
 801964c:	e7de      	b.n	801960c <_scanf_i+0x110>
 801964e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019652:	4631      	mov	r1, r6
 8019654:	4658      	mov	r0, fp
 8019656:	4798      	blx	r3
 8019658:	2800      	cmp	r0, #0
 801965a:	d0df      	beq.n	801961c <_scanf_i+0x120>
 801965c:	6823      	ldr	r3, [r4, #0]
 801965e:	05d9      	lsls	r1, r3, #23
 8019660:	d50c      	bpl.n	801967c <_scanf_i+0x180>
 8019662:	454d      	cmp	r5, r9
 8019664:	d908      	bls.n	8019678 <_scanf_i+0x17c>
 8019666:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801966a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801966e:	4632      	mov	r2, r6
 8019670:	4658      	mov	r0, fp
 8019672:	4798      	blx	r3
 8019674:	1e6f      	subs	r7, r5, #1
 8019676:	463d      	mov	r5, r7
 8019678:	454d      	cmp	r5, r9
 801967a:	d029      	beq.n	80196d0 <_scanf_i+0x1d4>
 801967c:	6822      	ldr	r2, [r4, #0]
 801967e:	f012 0210 	ands.w	r2, r2, #16
 8019682:	d113      	bne.n	80196ac <_scanf_i+0x1b0>
 8019684:	702a      	strb	r2, [r5, #0]
 8019686:	6863      	ldr	r3, [r4, #4]
 8019688:	9e00      	ldr	r6, [sp, #0]
 801968a:	4649      	mov	r1, r9
 801968c:	4658      	mov	r0, fp
 801968e:	47b0      	blx	r6
 8019690:	f8da 3000 	ldr.w	r3, [sl]
 8019694:	6821      	ldr	r1, [r4, #0]
 8019696:	1d1a      	adds	r2, r3, #4
 8019698:	f8ca 2000 	str.w	r2, [sl]
 801969c:	f011 0f20 	tst.w	r1, #32
 80196a0:	681b      	ldr	r3, [r3, #0]
 80196a2:	d010      	beq.n	80196c6 <_scanf_i+0x1ca>
 80196a4:	6018      	str	r0, [r3, #0]
 80196a6:	68e3      	ldr	r3, [r4, #12]
 80196a8:	3301      	adds	r3, #1
 80196aa:	60e3      	str	r3, [r4, #12]
 80196ac:	eba5 0509 	sub.w	r5, r5, r9
 80196b0:	44a8      	add	r8, r5
 80196b2:	6925      	ldr	r5, [r4, #16]
 80196b4:	4445      	add	r5, r8
 80196b6:	6125      	str	r5, [r4, #16]
 80196b8:	2000      	movs	r0, #0
 80196ba:	b007      	add	sp, #28
 80196bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196c0:	f04f 0800 	mov.w	r8, #0
 80196c4:	e7ca      	b.n	801965c <_scanf_i+0x160>
 80196c6:	07ca      	lsls	r2, r1, #31
 80196c8:	bf4c      	ite	mi
 80196ca:	8018      	strhmi	r0, [r3, #0]
 80196cc:	6018      	strpl	r0, [r3, #0]
 80196ce:	e7ea      	b.n	80196a6 <_scanf_i+0x1aa>
 80196d0:	2001      	movs	r0, #1
 80196d2:	e7f2      	b.n	80196ba <_scanf_i+0x1be>
 80196d4:	0801a01c 	.word	0x0801a01c
 80196d8:	080169a9 	.word	0x080169a9
 80196dc:	08019a35 	.word	0x08019a35
 80196e0:	0801a27d 	.word	0x0801a27d

080196e4 <lflush>:
 80196e4:	8983      	ldrh	r3, [r0, #12]
 80196e6:	f003 0309 	and.w	r3, r3, #9
 80196ea:	2b09      	cmp	r3, #9
 80196ec:	d101      	bne.n	80196f2 <lflush+0xe>
 80196ee:	f7fe b923 	b.w	8017938 <fflush>
 80196f2:	2000      	movs	r0, #0
 80196f4:	4770      	bx	lr
	...

080196f8 <__srefill_r>:
 80196f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80196fa:	460c      	mov	r4, r1
 80196fc:	4605      	mov	r5, r0
 80196fe:	b118      	cbz	r0, 8019708 <__srefill_r+0x10>
 8019700:	6983      	ldr	r3, [r0, #24]
 8019702:	b90b      	cbnz	r3, 8019708 <__srefill_r+0x10>
 8019704:	f7fe f96a 	bl	80179dc <__sinit>
 8019708:	4b3c      	ldr	r3, [pc, #240]	; (80197fc <__srefill_r+0x104>)
 801970a:	429c      	cmp	r4, r3
 801970c:	d10a      	bne.n	8019724 <__srefill_r+0x2c>
 801970e:	686c      	ldr	r4, [r5, #4]
 8019710:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019714:	2300      	movs	r3, #0
 8019716:	6063      	str	r3, [r4, #4]
 8019718:	b293      	uxth	r3, r2
 801971a:	069e      	lsls	r6, r3, #26
 801971c:	d50c      	bpl.n	8019738 <__srefill_r+0x40>
 801971e:	f04f 30ff 	mov.w	r0, #4294967295
 8019722:	e067      	b.n	80197f4 <__srefill_r+0xfc>
 8019724:	4b36      	ldr	r3, [pc, #216]	; (8019800 <__srefill_r+0x108>)
 8019726:	429c      	cmp	r4, r3
 8019728:	d101      	bne.n	801972e <__srefill_r+0x36>
 801972a:	68ac      	ldr	r4, [r5, #8]
 801972c:	e7f0      	b.n	8019710 <__srefill_r+0x18>
 801972e:	4b35      	ldr	r3, [pc, #212]	; (8019804 <__srefill_r+0x10c>)
 8019730:	429c      	cmp	r4, r3
 8019732:	bf08      	it	eq
 8019734:	68ec      	ldreq	r4, [r5, #12]
 8019736:	e7eb      	b.n	8019710 <__srefill_r+0x18>
 8019738:	0758      	lsls	r0, r3, #29
 801973a:	d449      	bmi.n	80197d0 <__srefill_r+0xd8>
 801973c:	06d9      	lsls	r1, r3, #27
 801973e:	d405      	bmi.n	801974c <__srefill_r+0x54>
 8019740:	2309      	movs	r3, #9
 8019742:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8019746:	602b      	str	r3, [r5, #0]
 8019748:	81a2      	strh	r2, [r4, #12]
 801974a:	e7e8      	b.n	801971e <__srefill_r+0x26>
 801974c:	071a      	lsls	r2, r3, #28
 801974e:	d50b      	bpl.n	8019768 <__srefill_r+0x70>
 8019750:	4621      	mov	r1, r4
 8019752:	4628      	mov	r0, r5
 8019754:	f7fe f8c6 	bl	80178e4 <_fflush_r>
 8019758:	2800      	cmp	r0, #0
 801975a:	d1e0      	bne.n	801971e <__srefill_r+0x26>
 801975c:	89a3      	ldrh	r3, [r4, #12]
 801975e:	60a0      	str	r0, [r4, #8]
 8019760:	f023 0308 	bic.w	r3, r3, #8
 8019764:	81a3      	strh	r3, [r4, #12]
 8019766:	61a0      	str	r0, [r4, #24]
 8019768:	89a3      	ldrh	r3, [r4, #12]
 801976a:	f043 0304 	orr.w	r3, r3, #4
 801976e:	81a3      	strh	r3, [r4, #12]
 8019770:	6923      	ldr	r3, [r4, #16]
 8019772:	b91b      	cbnz	r3, 801977c <__srefill_r+0x84>
 8019774:	4621      	mov	r1, r4
 8019776:	4628      	mov	r0, r5
 8019778:	f7fe fd42 	bl	8018200 <__smakebuf_r>
 801977c:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8019780:	b2be      	uxth	r6, r7
 8019782:	07b3      	lsls	r3, r6, #30
 8019784:	d00f      	beq.n	80197a6 <__srefill_r+0xae>
 8019786:	2301      	movs	r3, #1
 8019788:	81a3      	strh	r3, [r4, #12]
 801978a:	4b1f      	ldr	r3, [pc, #124]	; (8019808 <__srefill_r+0x110>)
 801978c:	491f      	ldr	r1, [pc, #124]	; (801980c <__srefill_r+0x114>)
 801978e:	6818      	ldr	r0, [r3, #0]
 8019790:	f006 0609 	and.w	r6, r6, #9
 8019794:	f7fe f98e 	bl	8017ab4 <_fwalk>
 8019798:	2e09      	cmp	r6, #9
 801979a:	81a7      	strh	r7, [r4, #12]
 801979c:	d103      	bne.n	80197a6 <__srefill_r+0xae>
 801979e:	4621      	mov	r1, r4
 80197a0:	4628      	mov	r0, r5
 80197a2:	f7fe f819 	bl	80177d8 <__sflush_r>
 80197a6:	6922      	ldr	r2, [r4, #16]
 80197a8:	6022      	str	r2, [r4, #0]
 80197aa:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80197ac:	6963      	ldr	r3, [r4, #20]
 80197ae:	6a21      	ldr	r1, [r4, #32]
 80197b0:	4628      	mov	r0, r5
 80197b2:	47b0      	blx	r6
 80197b4:	2800      	cmp	r0, #0
 80197b6:	6060      	str	r0, [r4, #4]
 80197b8:	dc1d      	bgt.n	80197f6 <__srefill_r+0xfe>
 80197ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80197be:	bf17      	itett	ne
 80197c0:	2200      	movne	r2, #0
 80197c2:	f043 0320 	orreq.w	r3, r3, #32
 80197c6:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 80197ca:	6062      	strne	r2, [r4, #4]
 80197cc:	81a3      	strh	r3, [r4, #12]
 80197ce:	e7a6      	b.n	801971e <__srefill_r+0x26>
 80197d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80197d2:	2900      	cmp	r1, #0
 80197d4:	d0cc      	beq.n	8019770 <__srefill_r+0x78>
 80197d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80197da:	4299      	cmp	r1, r3
 80197dc:	d002      	beq.n	80197e4 <__srefill_r+0xec>
 80197de:	4628      	mov	r0, r5
 80197e0:	f7ff f976 	bl	8018ad0 <_free_r>
 80197e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80197e6:	6063      	str	r3, [r4, #4]
 80197e8:	2000      	movs	r0, #0
 80197ea:	6360      	str	r0, [r4, #52]	; 0x34
 80197ec:	2b00      	cmp	r3, #0
 80197ee:	d0bf      	beq.n	8019770 <__srefill_r+0x78>
 80197f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80197f2:	6023      	str	r3, [r4, #0]
 80197f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80197f6:	2000      	movs	r0, #0
 80197f8:	e7fc      	b.n	80197f4 <__srefill_r+0xfc>
 80197fa:	bf00      	nop
 80197fc:	0801a110 	.word	0x0801a110
 8019800:	0801a130 	.word	0x0801a130
 8019804:	0801a0f0 	.word	0x0801a0f0
 8019808:	0801a050 	.word	0x0801a050
 801980c:	080196e5 	.word	0x080196e5

08019810 <_sbrk_r>:
 8019810:	b538      	push	{r3, r4, r5, lr}
 8019812:	4c06      	ldr	r4, [pc, #24]	; (801982c <_sbrk_r+0x1c>)
 8019814:	2300      	movs	r3, #0
 8019816:	4605      	mov	r5, r0
 8019818:	4608      	mov	r0, r1
 801981a:	6023      	str	r3, [r4, #0]
 801981c:	f7f5 fd22 	bl	800f264 <_sbrk>
 8019820:	1c43      	adds	r3, r0, #1
 8019822:	d102      	bne.n	801982a <_sbrk_r+0x1a>
 8019824:	6823      	ldr	r3, [r4, #0]
 8019826:	b103      	cbz	r3, 801982a <_sbrk_r+0x1a>
 8019828:	602b      	str	r3, [r5, #0]
 801982a:	bd38      	pop	{r3, r4, r5, pc}
 801982c:	20000a30 	.word	0x20000a30

08019830 <__sccl>:
 8019830:	b570      	push	{r4, r5, r6, lr}
 8019832:	780b      	ldrb	r3, [r1, #0]
 8019834:	2b5e      	cmp	r3, #94	; 0x5e
 8019836:	bf13      	iteet	ne
 8019838:	1c4a      	addne	r2, r1, #1
 801983a:	1c8a      	addeq	r2, r1, #2
 801983c:	784b      	ldrbeq	r3, [r1, #1]
 801983e:	2100      	movne	r1, #0
 8019840:	bf08      	it	eq
 8019842:	2101      	moveq	r1, #1
 8019844:	1e44      	subs	r4, r0, #1
 8019846:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 801984a:	f804 1f01 	strb.w	r1, [r4, #1]!
 801984e:	42ac      	cmp	r4, r5
 8019850:	d1fb      	bne.n	801984a <__sccl+0x1a>
 8019852:	b913      	cbnz	r3, 801985a <__sccl+0x2a>
 8019854:	3a01      	subs	r2, #1
 8019856:	4610      	mov	r0, r2
 8019858:	bd70      	pop	{r4, r5, r6, pc}
 801985a:	f081 0401 	eor.w	r4, r1, #1
 801985e:	54c4      	strb	r4, [r0, r3]
 8019860:	1c51      	adds	r1, r2, #1
 8019862:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8019866:	2d2d      	cmp	r5, #45	; 0x2d
 8019868:	f101 36ff 	add.w	r6, r1, #4294967295
 801986c:	460a      	mov	r2, r1
 801986e:	d006      	beq.n	801987e <__sccl+0x4e>
 8019870:	2d5d      	cmp	r5, #93	; 0x5d
 8019872:	d0f0      	beq.n	8019856 <__sccl+0x26>
 8019874:	b90d      	cbnz	r5, 801987a <__sccl+0x4a>
 8019876:	4632      	mov	r2, r6
 8019878:	e7ed      	b.n	8019856 <__sccl+0x26>
 801987a:	462b      	mov	r3, r5
 801987c:	e7ef      	b.n	801985e <__sccl+0x2e>
 801987e:	780e      	ldrb	r6, [r1, #0]
 8019880:	2e5d      	cmp	r6, #93	; 0x5d
 8019882:	d0fa      	beq.n	801987a <__sccl+0x4a>
 8019884:	42b3      	cmp	r3, r6
 8019886:	dcf8      	bgt.n	801987a <__sccl+0x4a>
 8019888:	3301      	adds	r3, #1
 801988a:	429e      	cmp	r6, r3
 801988c:	54c4      	strb	r4, [r0, r3]
 801988e:	dcfb      	bgt.n	8019888 <__sccl+0x58>
 8019890:	3102      	adds	r1, #2
 8019892:	e7e6      	b.n	8019862 <__sccl+0x32>

08019894 <__sread>:
 8019894:	b510      	push	{r4, lr}
 8019896:	460c      	mov	r4, r1
 8019898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801989c:	f000 fa2e 	bl	8019cfc <_read_r>
 80198a0:	2800      	cmp	r0, #0
 80198a2:	bfab      	itete	ge
 80198a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80198a6:	89a3      	ldrhlt	r3, [r4, #12]
 80198a8:	181b      	addge	r3, r3, r0
 80198aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80198ae:	bfac      	ite	ge
 80198b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80198b2:	81a3      	strhlt	r3, [r4, #12]
 80198b4:	bd10      	pop	{r4, pc}

080198b6 <__swrite>:
 80198b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80198ba:	461f      	mov	r7, r3
 80198bc:	898b      	ldrh	r3, [r1, #12]
 80198be:	05db      	lsls	r3, r3, #23
 80198c0:	4605      	mov	r5, r0
 80198c2:	460c      	mov	r4, r1
 80198c4:	4616      	mov	r6, r2
 80198c6:	d505      	bpl.n	80198d4 <__swrite+0x1e>
 80198c8:	2302      	movs	r3, #2
 80198ca:	2200      	movs	r2, #0
 80198cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80198d0:	f000 f9c0 	bl	8019c54 <_lseek_r>
 80198d4:	89a3      	ldrh	r3, [r4, #12]
 80198d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80198da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80198de:	81a3      	strh	r3, [r4, #12]
 80198e0:	4632      	mov	r2, r6
 80198e2:	463b      	mov	r3, r7
 80198e4:	4628      	mov	r0, r5
 80198e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80198ea:	f000 b96f 	b.w	8019bcc <_write_r>

080198ee <__sseek>:
 80198ee:	b510      	push	{r4, lr}
 80198f0:	460c      	mov	r4, r1
 80198f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80198f6:	f000 f9ad 	bl	8019c54 <_lseek_r>
 80198fa:	1c43      	adds	r3, r0, #1
 80198fc:	89a3      	ldrh	r3, [r4, #12]
 80198fe:	bf15      	itete	ne
 8019900:	6560      	strne	r0, [r4, #84]	; 0x54
 8019902:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019906:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801990a:	81a3      	strheq	r3, [r4, #12]
 801990c:	bf18      	it	ne
 801990e:	81a3      	strhne	r3, [r4, #12]
 8019910:	bd10      	pop	{r4, pc}

08019912 <__sclose>:
 8019912:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019916:	f000 b96b 	b.w	8019bf0 <_close_r>

0801991a <strncmp>:
 801991a:	b510      	push	{r4, lr}
 801991c:	b16a      	cbz	r2, 801993a <strncmp+0x20>
 801991e:	3901      	subs	r1, #1
 8019920:	1884      	adds	r4, r0, r2
 8019922:	f810 3b01 	ldrb.w	r3, [r0], #1
 8019926:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801992a:	4293      	cmp	r3, r2
 801992c:	d103      	bne.n	8019936 <strncmp+0x1c>
 801992e:	42a0      	cmp	r0, r4
 8019930:	d001      	beq.n	8019936 <strncmp+0x1c>
 8019932:	2b00      	cmp	r3, #0
 8019934:	d1f5      	bne.n	8019922 <strncmp+0x8>
 8019936:	1a98      	subs	r0, r3, r2
 8019938:	bd10      	pop	{r4, pc}
 801993a:	4610      	mov	r0, r2
 801993c:	e7fc      	b.n	8019938 <strncmp+0x1e>

0801993e <_strtoul_l.isra.0>:
 801993e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019942:	4680      	mov	r8, r0
 8019944:	4689      	mov	r9, r1
 8019946:	4692      	mov	sl, r2
 8019948:	461e      	mov	r6, r3
 801994a:	460f      	mov	r7, r1
 801994c:	463d      	mov	r5, r7
 801994e:	9808      	ldr	r0, [sp, #32]
 8019950:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019954:	f7fe fc0e 	bl	8018174 <__locale_ctype_ptr_l>
 8019958:	4420      	add	r0, r4
 801995a:	7843      	ldrb	r3, [r0, #1]
 801995c:	f013 0308 	ands.w	r3, r3, #8
 8019960:	d130      	bne.n	80199c4 <_strtoul_l.isra.0+0x86>
 8019962:	2c2d      	cmp	r4, #45	; 0x2d
 8019964:	d130      	bne.n	80199c8 <_strtoul_l.isra.0+0x8a>
 8019966:	787c      	ldrb	r4, [r7, #1]
 8019968:	1cbd      	adds	r5, r7, #2
 801996a:	2101      	movs	r1, #1
 801996c:	2e00      	cmp	r6, #0
 801996e:	d05c      	beq.n	8019a2a <_strtoul_l.isra.0+0xec>
 8019970:	2e10      	cmp	r6, #16
 8019972:	d109      	bne.n	8019988 <_strtoul_l.isra.0+0x4a>
 8019974:	2c30      	cmp	r4, #48	; 0x30
 8019976:	d107      	bne.n	8019988 <_strtoul_l.isra.0+0x4a>
 8019978:	782b      	ldrb	r3, [r5, #0]
 801997a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801997e:	2b58      	cmp	r3, #88	; 0x58
 8019980:	d14e      	bne.n	8019a20 <_strtoul_l.isra.0+0xe2>
 8019982:	786c      	ldrb	r4, [r5, #1]
 8019984:	2610      	movs	r6, #16
 8019986:	3502      	adds	r5, #2
 8019988:	f04f 32ff 	mov.w	r2, #4294967295
 801998c:	2300      	movs	r3, #0
 801998e:	fbb2 f2f6 	udiv	r2, r2, r6
 8019992:	fb06 fc02 	mul.w	ip, r6, r2
 8019996:	ea6f 0c0c 	mvn.w	ip, ip
 801999a:	4618      	mov	r0, r3
 801999c:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80199a0:	2f09      	cmp	r7, #9
 80199a2:	d817      	bhi.n	80199d4 <_strtoul_l.isra.0+0x96>
 80199a4:	463c      	mov	r4, r7
 80199a6:	42a6      	cmp	r6, r4
 80199a8:	dd23      	ble.n	80199f2 <_strtoul_l.isra.0+0xb4>
 80199aa:	2b00      	cmp	r3, #0
 80199ac:	db1e      	blt.n	80199ec <_strtoul_l.isra.0+0xae>
 80199ae:	4282      	cmp	r2, r0
 80199b0:	d31c      	bcc.n	80199ec <_strtoul_l.isra.0+0xae>
 80199b2:	d101      	bne.n	80199b8 <_strtoul_l.isra.0+0x7a>
 80199b4:	45a4      	cmp	ip, r4
 80199b6:	db19      	blt.n	80199ec <_strtoul_l.isra.0+0xae>
 80199b8:	fb00 4006 	mla	r0, r0, r6, r4
 80199bc:	2301      	movs	r3, #1
 80199be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80199c2:	e7eb      	b.n	801999c <_strtoul_l.isra.0+0x5e>
 80199c4:	462f      	mov	r7, r5
 80199c6:	e7c1      	b.n	801994c <_strtoul_l.isra.0+0xe>
 80199c8:	2c2b      	cmp	r4, #43	; 0x2b
 80199ca:	bf04      	itt	eq
 80199cc:	1cbd      	addeq	r5, r7, #2
 80199ce:	787c      	ldrbeq	r4, [r7, #1]
 80199d0:	4619      	mov	r1, r3
 80199d2:	e7cb      	b.n	801996c <_strtoul_l.isra.0+0x2e>
 80199d4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80199d8:	2f19      	cmp	r7, #25
 80199da:	d801      	bhi.n	80199e0 <_strtoul_l.isra.0+0xa2>
 80199dc:	3c37      	subs	r4, #55	; 0x37
 80199de:	e7e2      	b.n	80199a6 <_strtoul_l.isra.0+0x68>
 80199e0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80199e4:	2f19      	cmp	r7, #25
 80199e6:	d804      	bhi.n	80199f2 <_strtoul_l.isra.0+0xb4>
 80199e8:	3c57      	subs	r4, #87	; 0x57
 80199ea:	e7dc      	b.n	80199a6 <_strtoul_l.isra.0+0x68>
 80199ec:	f04f 33ff 	mov.w	r3, #4294967295
 80199f0:	e7e5      	b.n	80199be <_strtoul_l.isra.0+0x80>
 80199f2:	2b00      	cmp	r3, #0
 80199f4:	da09      	bge.n	8019a0a <_strtoul_l.isra.0+0xcc>
 80199f6:	2322      	movs	r3, #34	; 0x22
 80199f8:	f8c8 3000 	str.w	r3, [r8]
 80199fc:	f04f 30ff 	mov.w	r0, #4294967295
 8019a00:	f1ba 0f00 	cmp.w	sl, #0
 8019a04:	d107      	bne.n	8019a16 <_strtoul_l.isra.0+0xd8>
 8019a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019a0a:	b101      	cbz	r1, 8019a0e <_strtoul_l.isra.0+0xd0>
 8019a0c:	4240      	negs	r0, r0
 8019a0e:	f1ba 0f00 	cmp.w	sl, #0
 8019a12:	d0f8      	beq.n	8019a06 <_strtoul_l.isra.0+0xc8>
 8019a14:	b10b      	cbz	r3, 8019a1a <_strtoul_l.isra.0+0xdc>
 8019a16:	f105 39ff 	add.w	r9, r5, #4294967295
 8019a1a:	f8ca 9000 	str.w	r9, [sl]
 8019a1e:	e7f2      	b.n	8019a06 <_strtoul_l.isra.0+0xc8>
 8019a20:	2430      	movs	r4, #48	; 0x30
 8019a22:	2e00      	cmp	r6, #0
 8019a24:	d1b0      	bne.n	8019988 <_strtoul_l.isra.0+0x4a>
 8019a26:	2608      	movs	r6, #8
 8019a28:	e7ae      	b.n	8019988 <_strtoul_l.isra.0+0x4a>
 8019a2a:	2c30      	cmp	r4, #48	; 0x30
 8019a2c:	d0a4      	beq.n	8019978 <_strtoul_l.isra.0+0x3a>
 8019a2e:	260a      	movs	r6, #10
 8019a30:	e7aa      	b.n	8019988 <_strtoul_l.isra.0+0x4a>
	...

08019a34 <_strtoul_r>:
 8019a34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8019a36:	4c06      	ldr	r4, [pc, #24]	; (8019a50 <_strtoul_r+0x1c>)
 8019a38:	4d06      	ldr	r5, [pc, #24]	; (8019a54 <_strtoul_r+0x20>)
 8019a3a:	6824      	ldr	r4, [r4, #0]
 8019a3c:	6a24      	ldr	r4, [r4, #32]
 8019a3e:	2c00      	cmp	r4, #0
 8019a40:	bf08      	it	eq
 8019a42:	462c      	moveq	r4, r5
 8019a44:	9400      	str	r4, [sp, #0]
 8019a46:	f7ff ff7a 	bl	801993e <_strtoul_l.isra.0>
 8019a4a:	b003      	add	sp, #12
 8019a4c:	bd30      	pop	{r4, r5, pc}
 8019a4e:	bf00      	nop
 8019a50:	20000028 	.word	0x20000028
 8019a54:	2000008c 	.word	0x2000008c

08019a58 <__submore>:
 8019a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019a5c:	460c      	mov	r4, r1
 8019a5e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8019a60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019a64:	4299      	cmp	r1, r3
 8019a66:	d11d      	bne.n	8019aa4 <__submore+0x4c>
 8019a68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8019a6c:	f7ff f87e 	bl	8018b6c <_malloc_r>
 8019a70:	b918      	cbnz	r0, 8019a7a <__submore+0x22>
 8019a72:	f04f 30ff 	mov.w	r0, #4294967295
 8019a76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019a7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8019a7e:	63a3      	str	r3, [r4, #56]	; 0x38
 8019a80:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8019a84:	6360      	str	r0, [r4, #52]	; 0x34
 8019a86:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8019a8a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8019a8e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8019a92:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8019a96:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8019a9a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8019a9e:	6020      	str	r0, [r4, #0]
 8019aa0:	2000      	movs	r0, #0
 8019aa2:	e7e8      	b.n	8019a76 <__submore+0x1e>
 8019aa4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8019aa6:	0077      	lsls	r7, r6, #1
 8019aa8:	463a      	mov	r2, r7
 8019aaa:	f000 f900 	bl	8019cae <_realloc_r>
 8019aae:	4605      	mov	r5, r0
 8019ab0:	2800      	cmp	r0, #0
 8019ab2:	d0de      	beq.n	8019a72 <__submore+0x1a>
 8019ab4:	eb00 0806 	add.w	r8, r0, r6
 8019ab8:	4601      	mov	r1, r0
 8019aba:	4632      	mov	r2, r6
 8019abc:	4640      	mov	r0, r8
 8019abe:	f7fb f915 	bl	8014cec <memcpy>
 8019ac2:	f8c4 8000 	str.w	r8, [r4]
 8019ac6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8019aca:	e7e9      	b.n	8019aa0 <__submore+0x48>

08019acc <_ungetc_r>:
 8019acc:	1c4b      	adds	r3, r1, #1
 8019ace:	b570      	push	{r4, r5, r6, lr}
 8019ad0:	4606      	mov	r6, r0
 8019ad2:	460d      	mov	r5, r1
 8019ad4:	4614      	mov	r4, r2
 8019ad6:	d103      	bne.n	8019ae0 <_ungetc_r+0x14>
 8019ad8:	f04f 35ff 	mov.w	r5, #4294967295
 8019adc:	4628      	mov	r0, r5
 8019ade:	bd70      	pop	{r4, r5, r6, pc}
 8019ae0:	b118      	cbz	r0, 8019aea <_ungetc_r+0x1e>
 8019ae2:	6983      	ldr	r3, [r0, #24]
 8019ae4:	b90b      	cbnz	r3, 8019aea <_ungetc_r+0x1e>
 8019ae6:	f7fd ff79 	bl	80179dc <__sinit>
 8019aea:	4b2e      	ldr	r3, [pc, #184]	; (8019ba4 <_ungetc_r+0xd8>)
 8019aec:	429c      	cmp	r4, r3
 8019aee:	d12c      	bne.n	8019b4a <_ungetc_r+0x7e>
 8019af0:	6874      	ldr	r4, [r6, #4]
 8019af2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019af6:	f023 0320 	bic.w	r3, r3, #32
 8019afa:	81a3      	strh	r3, [r4, #12]
 8019afc:	b29b      	uxth	r3, r3
 8019afe:	0759      	lsls	r1, r3, #29
 8019b00:	d413      	bmi.n	8019b2a <_ungetc_r+0x5e>
 8019b02:	06da      	lsls	r2, r3, #27
 8019b04:	d5e8      	bpl.n	8019ad8 <_ungetc_r+0xc>
 8019b06:	071b      	lsls	r3, r3, #28
 8019b08:	d50b      	bpl.n	8019b22 <_ungetc_r+0x56>
 8019b0a:	4621      	mov	r1, r4
 8019b0c:	4630      	mov	r0, r6
 8019b0e:	f7fd fee9 	bl	80178e4 <_fflush_r>
 8019b12:	2800      	cmp	r0, #0
 8019b14:	d1e0      	bne.n	8019ad8 <_ungetc_r+0xc>
 8019b16:	89a3      	ldrh	r3, [r4, #12]
 8019b18:	60a0      	str	r0, [r4, #8]
 8019b1a:	f023 0308 	bic.w	r3, r3, #8
 8019b1e:	81a3      	strh	r3, [r4, #12]
 8019b20:	61a0      	str	r0, [r4, #24]
 8019b22:	89a3      	ldrh	r3, [r4, #12]
 8019b24:	f043 0304 	orr.w	r3, r3, #4
 8019b28:	81a3      	strh	r3, [r4, #12]
 8019b2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8019b2c:	6862      	ldr	r2, [r4, #4]
 8019b2e:	b2ed      	uxtb	r5, r5
 8019b30:	b1e3      	cbz	r3, 8019b6c <_ungetc_r+0xa0>
 8019b32:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8019b34:	4293      	cmp	r3, r2
 8019b36:	dd12      	ble.n	8019b5e <_ungetc_r+0x92>
 8019b38:	6823      	ldr	r3, [r4, #0]
 8019b3a:	1e5a      	subs	r2, r3, #1
 8019b3c:	6022      	str	r2, [r4, #0]
 8019b3e:	f803 5c01 	strb.w	r5, [r3, #-1]
 8019b42:	6863      	ldr	r3, [r4, #4]
 8019b44:	3301      	adds	r3, #1
 8019b46:	6063      	str	r3, [r4, #4]
 8019b48:	e7c8      	b.n	8019adc <_ungetc_r+0x10>
 8019b4a:	4b17      	ldr	r3, [pc, #92]	; (8019ba8 <_ungetc_r+0xdc>)
 8019b4c:	429c      	cmp	r4, r3
 8019b4e:	d101      	bne.n	8019b54 <_ungetc_r+0x88>
 8019b50:	68b4      	ldr	r4, [r6, #8]
 8019b52:	e7ce      	b.n	8019af2 <_ungetc_r+0x26>
 8019b54:	4b15      	ldr	r3, [pc, #84]	; (8019bac <_ungetc_r+0xe0>)
 8019b56:	429c      	cmp	r4, r3
 8019b58:	bf08      	it	eq
 8019b5a:	68f4      	ldreq	r4, [r6, #12]
 8019b5c:	e7c9      	b.n	8019af2 <_ungetc_r+0x26>
 8019b5e:	4621      	mov	r1, r4
 8019b60:	4630      	mov	r0, r6
 8019b62:	f7ff ff79 	bl	8019a58 <__submore>
 8019b66:	2800      	cmp	r0, #0
 8019b68:	d0e6      	beq.n	8019b38 <_ungetc_r+0x6c>
 8019b6a:	e7b5      	b.n	8019ad8 <_ungetc_r+0xc>
 8019b6c:	6921      	ldr	r1, [r4, #16]
 8019b6e:	6823      	ldr	r3, [r4, #0]
 8019b70:	b151      	cbz	r1, 8019b88 <_ungetc_r+0xbc>
 8019b72:	4299      	cmp	r1, r3
 8019b74:	d208      	bcs.n	8019b88 <_ungetc_r+0xbc>
 8019b76:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8019b7a:	42a9      	cmp	r1, r5
 8019b7c:	d104      	bne.n	8019b88 <_ungetc_r+0xbc>
 8019b7e:	3b01      	subs	r3, #1
 8019b80:	3201      	adds	r2, #1
 8019b82:	6023      	str	r3, [r4, #0]
 8019b84:	6062      	str	r2, [r4, #4]
 8019b86:	e7a9      	b.n	8019adc <_ungetc_r+0x10>
 8019b88:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8019b8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019b90:	6363      	str	r3, [r4, #52]	; 0x34
 8019b92:	2303      	movs	r3, #3
 8019b94:	63a3      	str	r3, [r4, #56]	; 0x38
 8019b96:	4623      	mov	r3, r4
 8019b98:	f803 5f46 	strb.w	r5, [r3, #70]!
 8019b9c:	6023      	str	r3, [r4, #0]
 8019b9e:	2301      	movs	r3, #1
 8019ba0:	e7d1      	b.n	8019b46 <_ungetc_r+0x7a>
 8019ba2:	bf00      	nop
 8019ba4:	0801a110 	.word	0x0801a110
 8019ba8:	0801a130 	.word	0x0801a130
 8019bac:	0801a0f0 	.word	0x0801a0f0

08019bb0 <__ascii_wctomb>:
 8019bb0:	b149      	cbz	r1, 8019bc6 <__ascii_wctomb+0x16>
 8019bb2:	2aff      	cmp	r2, #255	; 0xff
 8019bb4:	bf85      	ittet	hi
 8019bb6:	238a      	movhi	r3, #138	; 0x8a
 8019bb8:	6003      	strhi	r3, [r0, #0]
 8019bba:	700a      	strbls	r2, [r1, #0]
 8019bbc:	f04f 30ff 	movhi.w	r0, #4294967295
 8019bc0:	bf98      	it	ls
 8019bc2:	2001      	movls	r0, #1
 8019bc4:	4770      	bx	lr
 8019bc6:	4608      	mov	r0, r1
 8019bc8:	4770      	bx	lr
	...

08019bcc <_write_r>:
 8019bcc:	b538      	push	{r3, r4, r5, lr}
 8019bce:	4c07      	ldr	r4, [pc, #28]	; (8019bec <_write_r+0x20>)
 8019bd0:	4605      	mov	r5, r0
 8019bd2:	4608      	mov	r0, r1
 8019bd4:	4611      	mov	r1, r2
 8019bd6:	2200      	movs	r2, #0
 8019bd8:	6022      	str	r2, [r4, #0]
 8019bda:	461a      	mov	r2, r3
 8019bdc:	f7f5 faf1 	bl	800f1c2 <_write>
 8019be0:	1c43      	adds	r3, r0, #1
 8019be2:	d102      	bne.n	8019bea <_write_r+0x1e>
 8019be4:	6823      	ldr	r3, [r4, #0]
 8019be6:	b103      	cbz	r3, 8019bea <_write_r+0x1e>
 8019be8:	602b      	str	r3, [r5, #0]
 8019bea:	bd38      	pop	{r3, r4, r5, pc}
 8019bec:	20000a30 	.word	0x20000a30

08019bf0 <_close_r>:
 8019bf0:	b538      	push	{r3, r4, r5, lr}
 8019bf2:	4c06      	ldr	r4, [pc, #24]	; (8019c0c <_close_r+0x1c>)
 8019bf4:	2300      	movs	r3, #0
 8019bf6:	4605      	mov	r5, r0
 8019bf8:	4608      	mov	r0, r1
 8019bfa:	6023      	str	r3, [r4, #0]
 8019bfc:	f7f5 fafd 	bl	800f1fa <_close>
 8019c00:	1c43      	adds	r3, r0, #1
 8019c02:	d102      	bne.n	8019c0a <_close_r+0x1a>
 8019c04:	6823      	ldr	r3, [r4, #0]
 8019c06:	b103      	cbz	r3, 8019c0a <_close_r+0x1a>
 8019c08:	602b      	str	r3, [r5, #0]
 8019c0a:	bd38      	pop	{r3, r4, r5, pc}
 8019c0c:	20000a30 	.word	0x20000a30

08019c10 <_fstat_r>:
 8019c10:	b538      	push	{r3, r4, r5, lr}
 8019c12:	4c07      	ldr	r4, [pc, #28]	; (8019c30 <_fstat_r+0x20>)
 8019c14:	2300      	movs	r3, #0
 8019c16:	4605      	mov	r5, r0
 8019c18:	4608      	mov	r0, r1
 8019c1a:	4611      	mov	r1, r2
 8019c1c:	6023      	str	r3, [r4, #0]
 8019c1e:	f7f5 faf8 	bl	800f212 <_fstat>
 8019c22:	1c43      	adds	r3, r0, #1
 8019c24:	d102      	bne.n	8019c2c <_fstat_r+0x1c>
 8019c26:	6823      	ldr	r3, [r4, #0]
 8019c28:	b103      	cbz	r3, 8019c2c <_fstat_r+0x1c>
 8019c2a:	602b      	str	r3, [r5, #0]
 8019c2c:	bd38      	pop	{r3, r4, r5, pc}
 8019c2e:	bf00      	nop
 8019c30:	20000a30 	.word	0x20000a30

08019c34 <_isatty_r>:
 8019c34:	b538      	push	{r3, r4, r5, lr}
 8019c36:	4c06      	ldr	r4, [pc, #24]	; (8019c50 <_isatty_r+0x1c>)
 8019c38:	2300      	movs	r3, #0
 8019c3a:	4605      	mov	r5, r0
 8019c3c:	4608      	mov	r0, r1
 8019c3e:	6023      	str	r3, [r4, #0]
 8019c40:	f7f5 faf7 	bl	800f232 <_isatty>
 8019c44:	1c43      	adds	r3, r0, #1
 8019c46:	d102      	bne.n	8019c4e <_isatty_r+0x1a>
 8019c48:	6823      	ldr	r3, [r4, #0]
 8019c4a:	b103      	cbz	r3, 8019c4e <_isatty_r+0x1a>
 8019c4c:	602b      	str	r3, [r5, #0]
 8019c4e:	bd38      	pop	{r3, r4, r5, pc}
 8019c50:	20000a30 	.word	0x20000a30

08019c54 <_lseek_r>:
 8019c54:	b538      	push	{r3, r4, r5, lr}
 8019c56:	4c07      	ldr	r4, [pc, #28]	; (8019c74 <_lseek_r+0x20>)
 8019c58:	4605      	mov	r5, r0
 8019c5a:	4608      	mov	r0, r1
 8019c5c:	4611      	mov	r1, r2
 8019c5e:	2200      	movs	r2, #0
 8019c60:	6022      	str	r2, [r4, #0]
 8019c62:	461a      	mov	r2, r3
 8019c64:	f7f5 faf0 	bl	800f248 <_lseek>
 8019c68:	1c43      	adds	r3, r0, #1
 8019c6a:	d102      	bne.n	8019c72 <_lseek_r+0x1e>
 8019c6c:	6823      	ldr	r3, [r4, #0]
 8019c6e:	b103      	cbz	r3, 8019c72 <_lseek_r+0x1e>
 8019c70:	602b      	str	r3, [r5, #0]
 8019c72:	bd38      	pop	{r3, r4, r5, pc}
 8019c74:	20000a30 	.word	0x20000a30

08019c78 <memmove>:
 8019c78:	4288      	cmp	r0, r1
 8019c7a:	b510      	push	{r4, lr}
 8019c7c:	eb01 0302 	add.w	r3, r1, r2
 8019c80:	d807      	bhi.n	8019c92 <memmove+0x1a>
 8019c82:	1e42      	subs	r2, r0, #1
 8019c84:	4299      	cmp	r1, r3
 8019c86:	d00a      	beq.n	8019c9e <memmove+0x26>
 8019c88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019c8c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8019c90:	e7f8      	b.n	8019c84 <memmove+0xc>
 8019c92:	4283      	cmp	r3, r0
 8019c94:	d9f5      	bls.n	8019c82 <memmove+0xa>
 8019c96:	1881      	adds	r1, r0, r2
 8019c98:	1ad2      	subs	r2, r2, r3
 8019c9a:	42d3      	cmn	r3, r2
 8019c9c:	d100      	bne.n	8019ca0 <memmove+0x28>
 8019c9e:	bd10      	pop	{r4, pc}
 8019ca0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019ca4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8019ca8:	e7f7      	b.n	8019c9a <memmove+0x22>

08019caa <__malloc_lock>:
 8019caa:	4770      	bx	lr

08019cac <__malloc_unlock>:
 8019cac:	4770      	bx	lr

08019cae <_realloc_r>:
 8019cae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019cb0:	4607      	mov	r7, r0
 8019cb2:	4614      	mov	r4, r2
 8019cb4:	460e      	mov	r6, r1
 8019cb6:	b921      	cbnz	r1, 8019cc2 <_realloc_r+0x14>
 8019cb8:	4611      	mov	r1, r2
 8019cba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8019cbe:	f7fe bf55 	b.w	8018b6c <_malloc_r>
 8019cc2:	b922      	cbnz	r2, 8019cce <_realloc_r+0x20>
 8019cc4:	f7fe ff04 	bl	8018ad0 <_free_r>
 8019cc8:	4625      	mov	r5, r4
 8019cca:	4628      	mov	r0, r5
 8019ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019cce:	f000 f827 	bl	8019d20 <_malloc_usable_size_r>
 8019cd2:	42a0      	cmp	r0, r4
 8019cd4:	d20f      	bcs.n	8019cf6 <_realloc_r+0x48>
 8019cd6:	4621      	mov	r1, r4
 8019cd8:	4638      	mov	r0, r7
 8019cda:	f7fe ff47 	bl	8018b6c <_malloc_r>
 8019cde:	4605      	mov	r5, r0
 8019ce0:	2800      	cmp	r0, #0
 8019ce2:	d0f2      	beq.n	8019cca <_realloc_r+0x1c>
 8019ce4:	4631      	mov	r1, r6
 8019ce6:	4622      	mov	r2, r4
 8019ce8:	f7fb f800 	bl	8014cec <memcpy>
 8019cec:	4631      	mov	r1, r6
 8019cee:	4638      	mov	r0, r7
 8019cf0:	f7fe feee 	bl	8018ad0 <_free_r>
 8019cf4:	e7e9      	b.n	8019cca <_realloc_r+0x1c>
 8019cf6:	4635      	mov	r5, r6
 8019cf8:	e7e7      	b.n	8019cca <_realloc_r+0x1c>
	...

08019cfc <_read_r>:
 8019cfc:	b538      	push	{r3, r4, r5, lr}
 8019cfe:	4c07      	ldr	r4, [pc, #28]	; (8019d1c <_read_r+0x20>)
 8019d00:	4605      	mov	r5, r0
 8019d02:	4608      	mov	r0, r1
 8019d04:	4611      	mov	r1, r2
 8019d06:	2200      	movs	r2, #0
 8019d08:	6022      	str	r2, [r4, #0]
 8019d0a:	461a      	mov	r2, r3
 8019d0c:	f7f5 fa3c 	bl	800f188 <_read>
 8019d10:	1c43      	adds	r3, r0, #1
 8019d12:	d102      	bne.n	8019d1a <_read_r+0x1e>
 8019d14:	6823      	ldr	r3, [r4, #0]
 8019d16:	b103      	cbz	r3, 8019d1a <_read_r+0x1e>
 8019d18:	602b      	str	r3, [r5, #0]
 8019d1a:	bd38      	pop	{r3, r4, r5, pc}
 8019d1c:	20000a30 	.word	0x20000a30

08019d20 <_malloc_usable_size_r>:
 8019d20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019d24:	1f18      	subs	r0, r3, #4
 8019d26:	2b00      	cmp	r3, #0
 8019d28:	bfbc      	itt	lt
 8019d2a:	580b      	ldrlt	r3, [r1, r0]
 8019d2c:	18c0      	addlt	r0, r0, r3
 8019d2e:	4770      	bx	lr

08019d30 <_init>:
 8019d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019d32:	bf00      	nop
 8019d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019d36:	bc08      	pop	{r3}
 8019d38:	469e      	mov	lr, r3
 8019d3a:	4770      	bx	lr

08019d3c <_fini>:
 8019d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019d3e:	bf00      	nop
 8019d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019d42:	bc08      	pop	{r3}
 8019d44:	469e      	mov	lr, r3
 8019d46:	4770      	bx	lr
