

================================================================
== Vivado HLS Report for 'Threshold222'
================================================================
* Date:           Sat Jun  4 16:23:28 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.704|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  1026401|    1|  1026401|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  1026400| 3 ~ 1283 |          -|          -|  0 ~ 800 |    no    |
        | + loop_width  |    0|     1280|         2|          1|          1| 0 ~ 1280 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i)
3 --> 
	5  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %dst_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %dst_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%dst_rows_V_read = call i9 @_ssdm_op_Read.ap_fifo.i9P(i9* %dst_rows_V)"   --->   Operation 10 'read' 'dst_rows_V_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rows_V = sext i9 %dst_rows_V_read to i32"   --->   Operation 11 'sext' 'rows_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "%dst_cols_V_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %dst_cols_V)"   --->   Operation 12 'read' 'dst_cols_V_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cols_V = sext i10 %dst_cols_V_read to i32"   --->   Operation 13 'sext' 'cols_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "br label %0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1489]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %3 ]"   --->   Operation 15 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.99ns)   --->   "%exitcond1_i = icmp eq i32 %t_V, %rows_V" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1489]   --->   Operation 16 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 800, i64 0)"   --->   Operation 17 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.01ns)   --->   "%i_V = add i32 %t_V, 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1489]   --->   Operation 18 'add' 'i_V' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %.exit, label %1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1489]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1489]   --->   Operation 20 'specloopname' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1489]   --->   Operation 21 'specregionbegin' 'tmp_i' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.65ns)   --->   "br label %2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1490]   --->   Operation 22 'br' <Predicate = (!exitcond1_i)> <Delay = 0.65>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = (exitcond1_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%t_V_1 = phi i32 [ 0, %1 ], [ %j_V, %.critedge.i ]"   --->   Operation 24 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.99ns)   --->   "%exitcond_i = icmp eq i32 %t_V_1, %cols_V" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1490]   --->   Operation 25 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1280, i64 0)"   --->   Operation 26 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.01ns)   --->   "%j_V = add i32 %t_V_1, 1" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1490]   --->   Operation 27 'add' 'j_V' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %3, label %.critedge.i" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1490]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1490]   --->   Operation 29 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1490]   --->   Operation 30 'specregionbegin' 'tmp_5_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str248) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1492]   --->   Operation 31 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1493]   --->   Operation 32 'specregionbegin' 'tmp_6_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1493]   --->   Operation 33 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.83ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1493]   --->   Operation 34 'read' 'tmp' <Predicate = (!exitcond_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_6_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1493]   --->   Operation 35 'specregionend' 'empty' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.84ns)   --->   "%tmp_3_i = icmp ugt i8 %tmp, -79" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1497]   --->   Operation 36 'icmp' 'tmp_3_i' <Predicate = (!exitcond_i)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.17ns)   --->   "%tmp_1 = select i1 %tmp_3_i, i8 -1, i8 0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1497]   --->   Operation 37 'select' 'tmp_1' <Predicate = (!exitcond_i)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1516]   --->   Operation 38 'specregionbegin' 'tmp_7_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1516]   --->   Operation 39 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %tmp_1)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1516]   --->   Operation 40 'write' <Predicate = (!exitcond_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_7_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1516]   --->   Operation 41 'specregionend' 'empty_88' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_5_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1517]   --->   Operation 42 'specregionend' 'empty_89' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %2" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1490]   --->   Operation 43 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_i)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1518]   --->   Operation 44 'specregionend' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br label %0" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1489]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'dst_rows_V' [9]  (1.84 ns)

 <State 2>: 1.28ns
The critical path consists of the following:
	'icmp' operation ('exitcond1_i', D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1489) [16]  (0.991 ns)
	blocking operation 0.287 ns on control path)

 <State 3>: 1.02ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1490) [25]  (0 ns)
	'add' operation ('j.V', D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1490) [28]  (1.02 ns)

 <State 4>: 4.7ns
The critical path consists of the following:
	fifo read on port 'src_data_stream_V' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1493) [36]  (1.84 ns)
	'icmp' operation ('tmp_3_i', D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1497) [38]  (0.849 ns)
	'select' operation ('tmp', D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1497) [39]  (0.179 ns)
	fifo write on port 'dst_data_stream_V' (D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1516) [42]  (1.84 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
