	component collenda is
		port (
			check_printting_export         : in  std_logic                    := 'X'; -- export
			clk_clk                        : in  std_logic                    := 'X'; -- clk
			color_b_readdata               : out std_logic_vector(2 downto 0);        -- readdata
			color_g_readdata               : out std_logic_vector(2 downto 0);        -- readdata
			color_r_readdata               : out std_logic_vector(2 downto 0);        -- readdata
			hsync_writeresponsevalid_n     : out std_logic;                           -- writeresponsevalid_n
			printting_writeresponsevalid_n : out std_logic;                           -- writeresponsevalid_n
			reset_reset_n                  : in  std_logic                    := 'X'; -- reset_n
			vsync_writeresponsevalid_n     : out std_logic                            -- writeresponsevalid_n
		);
	end component collenda;

