5 18 1fd81 2 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (long_sig.vcd) 2 -o (long_sig.cdd) 2 -v (long_sig.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 long_sig.v 1 20 1 
2 1 7 7 7 b000e 1 0 21004 0 0 1 16 0 0
2 2 7 7 7 70007 0 1 1410 0 0 1 1 a
2 3 7 7 7 7000e 2 35 6 1 2
1 a 1 3 60011 1 0 0 0 1 17 1 1 0 0 0 0
4 3 f 3 3 3
3 1 main.u$0 "main.u$0" 0 long_sig.v 10 18 1 
