#ifndef _VIDEO_ADV7611_H
#define _VIDEO_ADV7611_H

#ifdef __KERNEL__

typedef enum {
        ADV7611_I2CADDR_NONE,
        ADV7611_I2CADDR_IO,
        ADV7611_I2CADDR_DPLL,
        ADV7611_I2CADDR_CEC,
        ADV7611_I2CADDR_INFOFRAME,
        ADV7611_I2CADDR_KSV,
        ADV7611_I2CADDR_EDID,
        ADV7611_I2CADDR_HDMI,
        ADV7611_I2CADDR_CP,
} adv7611_i2caddr_t;


#define ADV7611_MAX_NO_INPUTS			1
#define ADV7611_MAX_NO_STANDARDS		13
#define ADV7611_MAX_NO_CONTROLS			0


#define ADV7611_LINES_720_LOWER       0x2Ea
#define ADV7611_LINES_720_UPPER       0x2EE

#define ADV7611_LINES_1080P_LOWER   0x462
#define ADV7611_LINES_1080P_UPPER   0x465

#define ADV7611_LINES_1080I_60_LOWER   0x230
#define ADV7611_LINES_1080I_60_UPPER   0x233



/* ADV7611 registers */

#define ADV7611_REG_HDMI_AUDIO_DPLL_COAST  0x13


#define ADV7611_REG_HDMI_I2S_SELECT    0x6D
#define ADV7611_SHIFT_HDMI_I2S_SELECT     4
#define ADV7611_MASK_HDMI_I2S_SELECT   0x30

#define ADV7611_REG_HDMI_I2S_TDM_MODE  0x6D
#define ADV7611_SHIFT_HDMI_TDM_MODE       7
#define ADV7611_MASK_HDMI_TDM_MODE     0x80

/* I2S bus mux */
#define ADV7611_VALUE_HDMI_I2S_SELECT_I2S0  0x00
#define ADV7611_VALUE_HDMI_I2S_SELECT_I2S3  0x10
#define ADV7611_VALUE_HDMI_I2S_SELECT_I2S2  0x20
#define ADV7611_VALUE_HDMI_I2S_SELECT_I2S1  0x30

/* Bit width for right-justified mode */
#define ADV7611_REG_HDMI_I2S_WIDTH    0x03
#define ADV7611_SHIFT_HDMI_I2S_WIDTH     0
#define ADV7611_MASK_HDMI_I2S_WIDTH   0x1f

#define ADV7611_REG_IO_TRISTATE_AUDIO      0x15
#define ADV7611_SHIFT_IO_TRISTATE_AUDIO       4
#define ADV7611_MASK_IO_TRISTATE_AUDIO     0x10
#endif

#define ADV7611_V4L2_CONTROL_OUTPUT_FORMAT  (V4L2_CID_PRIVATE_BASE + 0)

enum {
        ADV7611_V4L2_CONTROL_OUTPUT_FORMAT_YUV422 = 0 ,
        ADV7611_V4L2_CONTROL_OUTPUT_FORMAT_RGB24  = 1 ,
        ADV7611_V4L2_CONTROL_OUTPUT_FORMAT_YUV444 = 2 ,
        ADV7611_V4L2_CONTROL_OUTPUT_FORMAT_RGB24_DISCRETE = 3,
        ADV7611_V4L2_CONTROL_OUTPUT_FORMAT_MAX
};



#endif
