# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do ex_10_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/VERI/PART3/ex10 {H:/VERI/PART3/ex10/ex_10_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:18 on Dec 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/PART3/ex10" H:/VERI/PART3/ex10/ex_10_top.v 
# -- Compiling module ex_10_top
# 
# Top level modules:
# 	ex_10_top
# End time: 20:14:18 on Dec 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/PART3/ex10/spi2dac&adc {H:/VERI/PART3/ex10/spi2dac&adc/spi2dac.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:19 on Dec 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/PART3/ex10/spi2dac&adc" H:/VERI/PART3/ex10/spi2dac&adc/spi2dac.v 
# -- Compiling module spi2dac
# 
# Top level modules:
# 	spi2dac
# End time: 20:14:19 on Dec 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/VERI/mylib {H:/VERI/mylib/clktick_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:19 on Dec 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/VERI/mylib" H:/VERI/mylib/clktick_16.v 
# -- Compiling module clktick_16
# 
# Top level modules:
# 	clktick_16
# End time: 20:14:19 on Dec 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.spi2dac
# vsim work.spi2dac 
# Start time: 20:14:32 on Dec 02,2017
# Loading work.spi2dac
vsim work.spi2dac
# End time: 20:14:41 on Dec 02,2017, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# vsim work.spi2dac 
# Start time: 20:14:41 on Dec 02,2017
# Loading work.spi2dac
do ./spi2dac.do
run 1000ns
run 10000ns
run 2000ns
run 2000ns 
run 10000ns
restart
do ./spi2dac.do
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 20:25:54 on Dec 02,2017, Elapsed time: 0:11:13
# Errors: 0, Warnings: 0
