// Seed: 764718062
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout tri0 id_3;
  input wire id_2;
  inout wire id_1;
  wire  id_5;
  logic id_6 = 1;
  assign id_3 = !id_4 ? 1 : -1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wand id_7
    , id_15,
    input tri1 id_8,
    input wor id_9,
    output tri0 id_10,
    output uwire id_11,
    output wand id_12,
    output tri1 id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16
  );
endmodule
