input,optimizations,part,target_clock,estim_clock,lat_worst,lat_avg,lat_best,II,FF,LUT,BRAM,DSP
fir_k_a,chigh,xc7z020-clg484-1,10.00,8.742,315,315,315,1,8325,8576,0,201
fir_k_a,cinter,xc7z020-clg484-1,10.00,8.742,5204,5204,5204,2,1533,5252,0,6
fir_k_a,original,xc7z020-clg484-1,10.00,8.510,40986,40986,40986,0,250,372,0,3
fir_k_a,lvl4,xc7z020-clg484-1,10.00,8.742,1016,1016,1016,100,48355,65484,0,2670
fir_k_a,lvl6,xc7z020-clg484-1,10.00,8.742,5056,5056,5056,100,10975,20808,0,324
fir_k_a,lvl8,xc7z020-clg484-1,10.00,8.742,59,59,59,1,21209,18315,0,600
fir_k_a,lvl8_mul70,xc7z020-clg484-1,10.00,8.742,158,158,158,3,17061,18454,0,210
