
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002242                       # Number of seconds simulated (Second)
simTicks                                   2241824000                       # Number of ticks simulated (Tick)
finalTick                                  3231663000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     28.96                       # Real time elapsed on the host (Second)
hostTickRate                                 77420502                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680116                       # Number of bytes of host memory used (Byte)
simInsts                                     15728984                       # Number of instructions simulated (Count)
simOps                                       16401466                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   543192                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     566415                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          4483648                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        14518505                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      242                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       14482852                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   5461                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                43798                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            112459                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  97                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             4467456                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.241857                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.853216                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1534824     34.36%     34.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    313961      7.03%     41.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    103516      2.32%     43.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    108322      2.42%     46.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    602831     13.49%     59.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    502212     11.24%     70.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    799624     17.90%     88.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    100563      2.25%     91.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    401603      8.99%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               4467456                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  198994      4.41%      4.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                1605607     35.58%     39.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     39.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                1605615     35.58%     75.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     75.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     75.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc               1003509     22.24%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  98867      2.19%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   159      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          305      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       5640998     38.95%     38.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           30      0.00%     38.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.00%     38.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     38.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     38.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     38.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     38.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     38.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     38.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     38.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     38.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      3211264     22.17%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      3211376     22.17%     83.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     83.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      1605661     11.09%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     94.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       710832      4.91%     99.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       102372      0.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       14482852                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.230149                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             4512751                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.311593                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 16166350                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5776647                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5745885                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 21785022                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 8785935                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         8733510                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5946092                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    13049206                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          14480713                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        708902                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      2139                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                1878                       # Number of nop insts executed (Count)
system.cpu.numRefs                             811244                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         104952                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       102342                       # Number of stores executed (Count)
system.cpu.numRate                           3.229672                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             155                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           16192                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    14071569                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      14474979                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.318632                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.318632                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               3.138420                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          3.138420                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    9965503                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7042461                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   18367552                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                      309036                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     309126                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  17569842                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      144                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         716155                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        102593                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          640                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          216                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  106869                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            105473                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              2142                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               103871                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  198                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  103613                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.997516                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     361                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             548                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              529                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           81                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           43676                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              2302                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4460082                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.245856                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.049820                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1490964     33.43%     33.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          257571      5.78%     39.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          401952      9.01%     48.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          347869      7.80%     56.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          503776     11.30%     67.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          152477      3.42%     70.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          399656      8.96%     79.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           50258      1.13%     80.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          855559     19.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4460082                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             14073375                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               14476785                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      808896                       # Number of memory references committed (Count)
system.cpu.commit.loads                        706912                       # Number of loads committed (Count)
system.cpu.commit.amos                             72                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          72                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     104183                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          8733262                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     7949424                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   186                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           72      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5639483     38.96%     38.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           27      0.00%     38.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            9      0.00%     38.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     38.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     38.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     38.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     38.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     38.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     38.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     38.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      3211264     22.18%     61.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      3211376     22.18%     83.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     83.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      1605658     11.09%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       706912      4.88%     99.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       101984      0.70%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     14476785                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        855559                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         758886                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            758886                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        758886                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           758886                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        51149                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           51149                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        51149                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          51149                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    917351493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    917351493                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    917351493                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    917351493                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       810035                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        810035                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       810035                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       810035                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.063144                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.063144                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.063144                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.063144                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 17934.886176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 17934.886176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 17934.886176                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 17934.886176                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         4047                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          107                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      37.822430                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          366                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               366                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          573                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           573                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          573                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          573                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        50576                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        50576                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        50576                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        50576                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    827554998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    827554998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    827554998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    827554998                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.062437                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.062437                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.062437                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.062437                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 16362.602776                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 16362.602776                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 16362.602776                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 16362.602776                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  50579                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       657051                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          657051                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        51072                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         51072                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    914888000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    914888000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       708123                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       708123                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.072123                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.072123                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 17913.690476                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 17913.690476                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          517                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          517                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        50555                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        50555                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    826613500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    826613500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.071393                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.071393                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 16350.776382                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 16350.776382                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       172500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       172500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        86250                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        86250                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       170500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       170500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        85250                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        85250                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       101835                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         101835                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           77                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           77                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      2463493                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      2463493                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       101912                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       101912                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000756                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000756                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 31993.415584                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 31993.415584                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           56                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           56                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           21                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           21                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       941498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       941498                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000206                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000206                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 44833.238095                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 44833.238095                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               864240                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              51603                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              16.747863                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           96                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          925                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3291007                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3291007                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   324582                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2313565                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1226293                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                600633                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2383                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               103523                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    72                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               14551891                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   240                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             925183                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       14188102                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      106869                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             103993                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3538067                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    4902                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1520                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    918916                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   183                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            4467456                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.268120                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.824075                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2483645     55.59%     55.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      387      0.01%     55.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   159997      3.58%     59.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      491      0.01%     59.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      420      0.01%     59.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      549      0.01%     59.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   150773      3.37%     62.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      286      0.01%     62.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1670908     37.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              4467456                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.023835                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.164410                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         918658                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            918658                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        918658                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           918658                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          258                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             258                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          258                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            258                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     19510500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     19510500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     19510500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     19510500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       918916                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        918916                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       918916                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       918916                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000281                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000281                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000281                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000281                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 75622.093023                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 75622.093023                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 75622.093023                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 75622.093023                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           12                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             12                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          201                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               201                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           57                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            57                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           57                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           57                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          201                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          201                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          201                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          201                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     14872500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     14872500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     14872500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     14872500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000219                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000219                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000219                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000219                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 73992.537313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 73992.537313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 73992.537313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 73992.537313                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    201                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       918658                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          918658                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          258                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           258                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     19510500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     19510500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       918916                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       918916                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000281                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000281                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75622.093023                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 75622.093023                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           57                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           57                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          201                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          201                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     14872500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     14872500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000219                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000219                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 73992.537313                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 73992.537313                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               999552                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                457                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2187.203501                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           80                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          103                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3675865                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3675865                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      2383                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1358010                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     8258                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               14520625                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   48                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   716155                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  102593                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   242                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      7359                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      854                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           1888                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          495                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 2383                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 14479803                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                14479395                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  14161676                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  16781983                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.229378                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.843862                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         131                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    9246                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  37                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    623                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  149                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     96                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             706912                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.851215                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            13.487046                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 656009     92.80%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   49      0.01%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                47121      6.67%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   28      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    8      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    3      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    4      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  2      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 22      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2975      0.42%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 32      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 12      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                286      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 79      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 70      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 89      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               78      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              715                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               706912                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2383                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   525543                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1560941                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6369                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1624062                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                748158                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               14536330                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 643803                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1344                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    777                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            14636708                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    39141533                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  9992060                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 11292995                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              14577996                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    58730                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      27                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2496532                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         18124178                       # The number of ROB reads (Count)
system.cpu.rob.writes                        29048272                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 14071569                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   14474979                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     29                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  47169                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     47198                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    29                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 47169                       # number of overall hits (Count)
system.l2.overallHits::total                    47198                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  172                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 3409                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    3581                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 172                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                3409                       # number of overall misses (Count)
system.l2.overallMisses::total                   3581                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        14257500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       256540000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          270797500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       14257500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      256540000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         270797500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                201                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              50578                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 50779                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               201                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             50578                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                50779                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.855721                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.067401                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.070521                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.855721                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.067401                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.070521                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 82892.441860                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 75253.740100                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    75620.636694                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 82892.441860                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 75253.740100                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   75620.636694                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  375                       # number of writebacks (Count)
system.l2.writebacks::total                       375                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              172                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             3409                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                3581                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             172                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            3409                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               3581                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     12537500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    222440000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      234977500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     12537500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    222440000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     234977500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.855721                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.067401                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.070521                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.855721                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.067401                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.070521                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72892.441860                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 65250.806688                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 65617.844178                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72892.441860                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 65250.806688                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 65617.844178                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           3788                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           37                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             37                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              29                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 29                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           172                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              172                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     14257500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     14257500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          201                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            201                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.855721                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.855721                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 82892.441860                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 82892.441860                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          172                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          172                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     12537500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     12537500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.855721                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.855721                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72892.441860                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72892.441860                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                 11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                    11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               12                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  12                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       957500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         957500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                23                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.521739                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.521739                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79791.666667                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79791.666667                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           12                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              12                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       837500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       837500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.521739                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.521739                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69791.666667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69791.666667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          47158                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             47158                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3397                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3397                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    255582500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    255582500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        50555                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         50555                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.067194                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.067194                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 75237.709744                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 75237.709744                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         3397                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         3397                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    221602500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    221602500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.067194                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.067194                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 65234.765970                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 65234.765970                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          201                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              201                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          201                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          201                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          366                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              366                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          366                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          366                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       112622                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       7884                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      14.284881                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      87.963219                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       154.177334                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3853.859447                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.021475                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.037641                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.940884                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  222                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  289                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   17                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3568                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     816260                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    816260                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       375.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       171.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      3403.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003794637250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                8034                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                352                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        3580                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        375                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      3580                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      375                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.16                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  3580                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  375                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    3371                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     122                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      49                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     160.695652                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    117.454795                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    129.623383                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31              1      4.35%      4.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63             6     26.09%     30.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95             2      8.70%     39.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127            2      8.70%     47.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            2      8.70%     56.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            2      8.70%     65.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            3     13.04%     78.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255            1      4.35%     82.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            1      4.35%     86.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            1      4.35%     91.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383            1      4.35%     95.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-543            1      4.35%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            23                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.304348                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.285945                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.822125                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               20     86.96%     86.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                2      8.70%     95.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      4.35%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            23                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  229120                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                24000                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              102202492.25630559                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              10705568.32293704                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2241815500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     566830.72                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        10944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       217792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        24000                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 4881739.155259288847                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 97149464.007879301906                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 10705568.322937037796                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          171                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         3409                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          375                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      5424000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     83221750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  54643332250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31719.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     24412.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 145715552.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        11008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       218240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         229248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        11008                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        11008                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        24000                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        24000                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          172                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         3410                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            3582                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          375                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            375                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        4910287                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       97349301                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         102259589                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      4910287                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       4910287                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     10705568                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         10705568                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     10705568                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       4910287                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      97349301                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        112965157                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 3574                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 375                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          175                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          209                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           13                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           52                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                21633250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              17870000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           88645750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6052.95                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           24802.95                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                3184                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                285                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            89.09                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           76.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          484                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   523.239669                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   319.135188                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   411.215781                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          112     23.14%     23.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           79     16.32%     39.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           41      8.47%     47.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           23      4.75%     52.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           19      3.93%     56.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           26      5.37%     61.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           11      2.27%     64.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            9      1.86%     66.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          164     33.88%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          484                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                228736                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              24000                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              102.031203                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               10.705568                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.88                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.85                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1606500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          846285                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       10260180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        621180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 177016320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    133243200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    748929120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1072522785                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   478.415248                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1945302750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     74880000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    222352750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1863540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          990495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       15329580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1336320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 177016320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    142343820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    741190560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1080070635                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   481.782082                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1924825750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     74880000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    242634750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3570                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           375                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3169                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 12                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                12                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3568                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        10706                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   10706                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       253248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   253248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3580                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3580    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3580                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             8780500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           18893250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           7124                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3544                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              50757                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          741                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          201                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            53626                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               23                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            201                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         50555                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          603                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       151736                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 152339                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        25728                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3260480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 3286208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            3788                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     24000                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             54567                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.005131                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.071450                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   54287     99.49%     99.49% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     280      0.51%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               54567                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3231663000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           51346500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            301500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          75868500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        101559                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        50780                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             280                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          280                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
