library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


ENTITY Aula1 IS
   
   PORT( 
		clk		: IN std_logic;
		dataOut :
		dataIn
		control
   );
	
END Aula1;


ARCHITECTURE arch_Aula1 OF Aula1 IS

signal sw_to_opcode : std_logic_vector (19 downto 0);

begin

sw_to_opcode <= "00" & sw(17 downto 0);

lcd : entity work.lcd
	port map(
		RST => RST,
      CLOCK_50 => CLOCK_50,
		LCD_RS => LCD_RS,
		LCD_EN => LCD_EN,
      LCD_RW => LCD_RW,
		LCD_ON => LCD_ON,
		LCD_BLON => LCD_BLON,
		LCD_DATA => LCD_DATA,
		PC => PC,
		OPCODE => sw_to_opcode
	);

end arch_Aula1;