[2025-09-17 17:24:02] START suite=cs trace=streaming_phase2_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2590688 heartbeat IPC: 3.86 cumulative IPC: 3.86 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5443233 cumulative IPC: 3.674 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5443233 cumulative IPC: 3.674 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5443234 heartbeat IPC: 3.506 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 17076365 heartbeat IPC: 0.8596 cumulative IPC: 0.8596 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 31323274 heartbeat IPC: 0.7019 cumulative IPC: 0.7728 (Simulation time: 00 hr 04 min 00 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 45468358 heartbeat IPC: 0.707 cumulative IPC: 0.7495 (Simulation time: 00 hr 05 min 28 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 60652984 heartbeat IPC: 0.6586 cumulative IPC: 0.7245 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 76496854 heartbeat IPC: 0.6312 cumulative IPC: 0.7037 (Simulation time: 00 hr 08 min 36 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 92173876 heartbeat IPC: 0.6379 cumulative IPC: 0.6918 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 107831515 heartbeat IPC: 0.6387 cumulative IPC: 0.6837 (Simulation time: 00 hr 11 min 44 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 124303205 heartbeat IPC: 0.6071 cumulative IPC: 0.6731 (Simulation time: 00 hr 13 min 23 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 137387998 heartbeat IPC: 0.7642 cumulative IPC: 0.6821 (Simulation time: 00 hr 14 min 36 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 148584519 cumulative IPC: 0.673 (Simulation time: 00 hr 16 min 07 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 148584519 cumulative IPC: 0.673 (Simulation time: 00 hr 16 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase2_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.673 instructions: 100000000 cycles: 148584519
CPU 0 Branch Prediction Accuracy: 99.54% MPKI: 0.0786 Average ROB Occupancy at Mispredict: 9763
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00571
BRANCH_INDIRECT: 0.0561
BRANCH_CONDITIONAL: 0.01679
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 494326
LQ_STALL: 14140
SQ_STALL: 102949


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 225.42093
REPLAY_LOAD: 118.75371
NON_REPLAY_LOAD: 52.70306

== Total ==
ADDR_TRANS: 198145
REPLAY_LOAD: 184187
NON_REPLAY_LOAD: 111994

== Counts ==
ADDR_TRANS: 879
REPLAY_LOAD: 1551
NON_REPLAY_LOAD: 2125

cpu0->cpu0_STLB TOTAL        ACCESS:    1539284 HIT:    1505647 MISS:      33637 MSHR_MERGE:          7
cpu0->cpu0_STLB LOAD         ACCESS:    1539284 HIT:    1505647 MISS:      33637 MSHR_MERGE:          7
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 374 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5780948 HIT:    4786070 MISS:     994878 MSHR_MERGE:     325644
cpu0->cpu0_L2C LOAD         ACCESS:    4341213 HIT:    4105814 MISS:     235399 MSHR_MERGE:      39294
cpu0->cpu0_L2C RFO          ACCESS:     250297 HIT:      77928 MISS:     172369 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:     740851 HIT:     223817 MISS:     517034 MSHR_MERGE:     286347
cpu0->cpu0_L2C WRITE        ACCESS:     374723 HIT:     372910 MISS:       1813 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      73864 HIT:       5601 MISS:      68263 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     584072 ISSUED:     584072 USEFUL:     132950 USELESS:      50125
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 88.73 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12271562 HIT:    7630318 MISS:    4641244 MSHR_MERGE:     891704
cpu0->cpu0_L1I LOAD         ACCESS:   12271562 HIT:    7630318 MISS:    4641244 MSHR_MERGE:     891704
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24926673 HIT:   22045969 MISS:    2880704 MSHR_MERGE:    1808024
cpu0->cpu0_L1D LOAD         ACCESS:   14012993 HIT:   12997867 MISS:    1015126 MSHR_MERGE:     423450
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2624846 HIT:    2107734 MISS:     517112 MSHR_MERGE:     360282
cpu0->cpu0_L1D WRITE        ACCESS:    8207515 HIT:    6933684 MISS:    1273831 MSHR_MERGE:    1023521
cpu0->cpu0_L1D TRANSLATION  ACCESS:      81319 HIT:       6684 MISS:      74635 MSHR_MERGE:        771
cpu0->cpu0_L1D PREFETCH REQUESTED:    2687970 ISSUED:    2624846 USEFUL:      82482 USELESS:      27116
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 56.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    9917601 HIT:    9058792 MISS:     858809 MSHR_MERGE:     358742
cpu0->cpu0_ITLB LOAD         ACCESS:    9917601 HIT:    9058792 MISS:     858809 MSHR_MERGE:     358742
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.564 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21482281 HIT:   20116368 MISS:    1365913 MSHR_MERGE:     326696
cpu0->cpu0_DTLB LOAD         ACCESS:   21482281 HIT:   20116368 MISS:    1365913 MSHR_MERGE:     326696
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.78 cycles
cpu0->LLC TOTAL        ACCESS:     893618 HIT:     423470 MISS:     470148 MSHR_MERGE:       8402
cpu0->LLC LOAD         ACCESS:     196105 HIT:      74224 MISS:     121881 MSHR_MERGE:         40
cpu0->LLC RFO          ACCESS:     172366 HIT:      83637 MISS:      88729 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     230686 HIT:      26080 MISS:     204606 MSHR_MERGE:       8362
cpu0->LLC WRITE        ACCESS:     226198 HIT:     225198 MISS:       1000 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      68263 HIT:      14331 MISS:      53932 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22706
  ROW_BUFFER_MISS:     438035
  AVG DBUS CONGESTED CYCLE: 5.105
Channel 0 WQ ROW_BUFFER_HIT:      19129
  ROW_BUFFER_MISS:     100106
  FULL:          0
Channel 0 REFRESHES ISSUED:      12382

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       913877       148453        23977        26219
---------------------------------------------------------------
  STLB miss resolved @ L1D                2           42          287         1049        10154
  STLB miss resolved @ L2C                1           39          450         2182         6192
  STLB miss resolved @ LLC                1           64          846         5746        10321
  STLB miss resolved @ MEM                0           38         2988        11339        41602

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             155702        33401       549984         4311         1628
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            6           54          196          338
  STLB miss resolved @ L2C                2            5           51          157          163
  STLB miss resolved @ LLC                2            0           95          509          201
  STLB miss resolved @ MEM                7            1          185          679         1276
[2025-09-17 17:40:10] END   suite=cs trace=streaming_phase2_core3 (rc=0)
