<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ISSDK: boardkit/evk-mimxrt1015/RTE_Device.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="issdk_stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ISSDK
   &#160;<span id="projectnumber">1.8</span>
   </div>
   <div id="projectbrief">IoT Sensing Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6994211064bad48d3d63a6227f5100d6.html">boardkit</a></li><li class="navelem"><a class="el" href="dir_955806e634ba701fbc47e731f4cdaaa6.html">evk-mimxrt1015</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RTE_Device.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a04706.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright 2018 NXP</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef __RTE_DEVICE_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define __RTE_DEVICE_H</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* Driver name mapping. */</span></div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="a04706.html#aa4264010a207548708e4eb5030b77b42">   13</a></span>&#160;<span class="preprocessor">#define RTE_I2C1 1</span></div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="a04706.html#aac0deee79f0bfe76842a606f89347141">   14</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_DMA_EN 0</span></div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="a04706.html#a6b312911602934f2275e5bfdd964a3c2">   15</a></span>&#160;<span class="preprocessor">#define RTE_I2C2 0</span></div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="a04706.html#aa6833427b8acb64e5b2cdca71adc4731">   16</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_EN 0</span></div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="a04706.html#a286e0b83a4a1806a5125d1e805afed5e">   17</a></span>&#160;<span class="preprocessor">#define RTE_I2C3 0</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="a04706.html#a7e2203f604dc9bfc5ae76af6364b8e38">   18</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_EN 0</span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="a04706.html#aaefd2724bd50bf611680b12680c5cd47">   19</a></span>&#160;<span class="preprocessor">#define RTE_I2C4 0</span></div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="a04706.html#ad0881b5c0250fd24034d35a0db8e81d6">   20</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_EN 0</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="a04706.html#adc244beab1014dda00966fcbbb65578c">   22</a></span>&#160;<span class="preprocessor">#define RTE_SPI1 1</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="a04706.html#aa77f48b8f0f046f17b57ee388ba986c3">   23</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_EN 0</span></div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="a04706.html#a23c083e17af81df6307b6a09c7b526bd">   24</a></span>&#160;<span class="preprocessor">#define RTE_SPI2 0</span></div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="a04706.html#af6ec6eb776de0e8df30bc2acc19f9221">   25</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_EN 0</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="a04706.html#aa78a035aaa73a024f3e9ad91e3d28c18">   26</a></span>&#160;<span class="preprocessor">#define RTE_SPI3 0</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="a04706.html#a262ea23b85408aacef35d7dea979abfd">   27</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_EN 0</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="a04706.html#ab5ea31062ae6c550905351bfac679210">   28</a></span>&#160;<span class="preprocessor">#define RTE_SPI4 0</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="a04706.html#a0a82c99593680766a8a846cd0b1b0169">   29</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_EN 0</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="a04706.html#ae8f0e0260407d14858ce86d2ffb75424">   31</a></span>&#160;<span class="preprocessor">#define RTE_USART1 1</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="a04706.html#a93373776f843912cefd1355e207352e2">   32</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_EN 0</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="a04706.html#af4f4f5e1f698d40d9f7d716257536d42">   33</a></span>&#160;<span class="preprocessor">#define RTE_USART2 0</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="a04706.html#a125adde5b7b5906d3427a57420322722">   34</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_EN 0</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="a04706.html#ae6d7bafeb9d5b445ebadbd0f224bf1a5">   35</a></span>&#160;<span class="preprocessor">#define RTE_USART3 0</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="a04706.html#a64fade6195385d3c00eeb16517725bb5">   36</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_EN 0</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="a04706.html#a3716b269a4311d87ba183b633ebfad07">   37</a></span>&#160;<span class="preprocessor">#define RTE_USART4 0</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="a04706.html#abccb132237192d276dec5fd1235d3124">   38</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_EN 0</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="a04706.html#a5c2c625ac67c8f31440a92490b6d767e">   39</a></span>&#160;<span class="preprocessor">#define RTE_USART5 0</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="a04706.html#aaf003f78b5c4c182d687b220e75e1dbb">   40</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_EN 0</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a04706.html#af4a7b2970a0f7ac0ee0802298c09848c">   41</a></span>&#160;<span class="preprocessor">#define RTE_USART6 0</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a04706.html#a46301a9b2d783e5c629b180d8f2344f6">   42</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_EN 0</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a04706.html#a416995bb1dd6c68b54b5b2dd85f8bc08">   43</a></span>&#160;<span class="preprocessor">#define RTE_USART7 0</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a04706.html#abde2f17d347b0f02c34cd1875f8bcaba">   44</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_EN 0</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a04706.html#a40f133071df7d0c18dd19c6f24e45d7a">   45</a></span>&#160;<span class="preprocessor">#define RTE_USART8 0</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a04706.html#a8f35821f094b48ab18d0ee7eb9049686">   46</a></span>&#160;<span class="preprocessor">#define RTE_USART8_DMA_EN 0</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* LPI2C configuration. */</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a04706.html#a922ec75cfe937a214fb6c32fdba48bf6">   49</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_DMA_TX_CH 0</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a04706.html#acf249cbd0797a3dce6412b81aba70ee1">   50</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C1</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a04706.html#a031737ed543170a29d6ad6eda661c80b">   51</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a04706.html#afb1a3403b4c83f7db9bc032bf18c552b">   52</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a04706.html#ac612ac434bff32c83c18d02d2c6c1ec6">   53</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_DMA_RX_CH 1</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="a04706.html#adedcadc34e22d206d48b9a325155d9b6">   54</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C1</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="a04706.html#ab7f7eefcb6f619df42b0730e84bcf2f3">   55</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a04706.html#ae19c26f2205b861f3408141ee8ed7d48">   56</a></span>&#160;<span class="preprocessor">#define RTE_I2C1_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a04706.html#aaafac93c554b337745d91aeeaa263ee3">   58</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_TX_CH 2</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a04706.html#a282e3c43099524332084d89c4dc0370a">   59</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C2</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="a04706.html#ac431de1cf16795d33d163d16e67db4ad">   60</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="a04706.html#ad4f1a37be61763d2594b4f539ae03d44">   61</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a04706.html#a762b3880f4254c392f2f152393776679">   62</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_RX_CH 3</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a04706.html#ad7eb717542257f354c6b41ad348a1404">   63</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C2</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a04706.html#a042db32af91bc5b35e78566581ed403e">   64</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="a04706.html#a1ca82c1fea8b1c55875df9cf0e3e4266">   65</a></span>&#160;<span class="preprocessor">#define RTE_I2C2_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a04706.html#a8d59722d63164553e1aa90f0b5531aa6">   67</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_TX_CH 4</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a04706.html#a1f3419a15ebd3e7915ab02ddb9d8e57a">   68</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C3</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a04706.html#a44e673920f642335b203389fc038fa14">   69</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a04706.html#a21c43b61ee31798e368937bdbc945eb7">   70</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a04706.html#ac78874337ab81de6e42b051fb9dce871">   71</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_RX_CH 5</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a04706.html#a0994b2eeb8af41123e69175ac6f9c7b0">   72</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C3</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a04706.html#a24a23c8a15b60cf1095ef24463ff5807">   73</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a04706.html#acfb03589150d28227ff1dd5393b0b893">   74</a></span>&#160;<span class="preprocessor">#define RTE_I2C3_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a04706.html#a886533baa3ecbfdc24804b3bbd3c1fa4">   76</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_TX_CH 6</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="a04706.html#acedae977949138b1e4bf418885238855">   77</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C4</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a04706.html#aa525658413a982f217bdb99ad955080d">   78</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a04706.html#a1eeb5eb83698e059c5bbc3df7097102d">   79</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a04706.html#adb24a07872f830d773e5a761b5b915ea">   80</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_RX_CH 7</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a04706.html#aad4b2e8753e39ef0df22e30d47f5af87">   81</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPI2C4</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a04706.html#ad22896233f83e8ab47e7102eda51b807">   82</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a04706.html#aac8180353fa95d472f154af42998f3ea">   83</a></span>&#160;<span class="preprocessor">#define RTE_I2C4_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* SPI configuration. */</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a04706.html#a30ffc6ece84420ad1bb78ad539a527ae">   86</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_PCS_TO_SCK_DELAY 1000</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a04706.html#a88c1db58a1c06f875bdec06c74b85072">   87</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_SCK_TO_PSC_DELAY 1000</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a04706.html#a951ee008b6f3fccf7c09fb32ef53b288">   88</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_BETWEEN_TRANSFER_DELAY 1000</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a04706.html#a0e587c674c92f4898da5f4a2dd7da875">   89</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs0)</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a04706.html#a5b23957d812a8a11c221bee23ddbe2a7">   90</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs0)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a04706.html#af7837804201c3faa8cb122bafb79b78a">   91</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_TX_CH 0</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="a04706.html#adacfa67a7428af81b9a41471e1c52a15">   92</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI1Tx</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="a04706.html#a808f6eb3a927615c6881d185981238c8">   93</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a04706.html#a2510e3e47782aa110b9863228c6b20ff">   94</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="a04706.html#a237cd1f72122246b424ced52d44d7374">   95</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_RX_CH 1</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="a04706.html#a1675b80e211aeb65f52be311273d1054">   96</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI1Rx</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a04706.html#a092a5b393859e6a07fc97a666e3841f9">   97</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a04706.html#a08060b8c17ac92da6cde2af7d67ee095">   98</a></span>&#160;<span class="preprocessor">#define RTE_SPI1_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a04706.html#ae3c6c661ee5134156e7083458fa9d0d0">  100</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_PCS_TO_SCK_DELAY 1000</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a04706.html#a5f946c38b63485806d78f455fb199c36">  101</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_SCK_TO_PSC_DELAY 1000</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a04706.html#a99923674038030fbcc6c203a048e7092">  102</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_BETWEEN_TRANSFER_DELAY 1000</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a04706.html#aaf87c891b68f466cded78517bda33f66">  103</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs0)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a04706.html#a50c8dea7ad8a4df3477cc5ec811a7726">  104</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs0)</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a04706.html#a2f55409f83ccf9410d19a06c89592cf7">  105</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_TX_CH 2</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a04706.html#a18b7f6d5915fbcbed92062f953c23b73">  106</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI2Tx</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a04706.html#a33414279775ff91c959e0d6238f6f5a8">  107</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a04706.html#ad2c8040af8a79e4d3817c130ac28df6d">  108</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a04706.html#a2e9a89fc7b4cd0e7b9ddbd9dc747ea84">  109</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_RX_CH 3</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a04706.html#a819c248900eebba240a37d7c57ab5408">  110</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI2Tx</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a04706.html#a83c234032df3316eea62c35db921df98">  111</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a04706.html#ae14cfbbd7990b4e16da76447fd0f71d0">  112</a></span>&#160;<span class="preprocessor">#define RTE_SPI2_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a04706.html#aa73000740183c3947717fa583d165815">  114</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_PCS_TO_SCK_DELAY 1000</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a04706.html#a0e7623e6ba7a9f5e22314ffd3cedba06">  115</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_SCK_TO_PSC_DELAY 1000</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a04706.html#aea2bec62dec8ae43dd4866d04a7a210f">  116</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_BETWEEN_TRANSFER_DELAY 1000</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="a04706.html#ae246a17a5a03704c5f4d44cd40df50d7">  117</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs0)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a04706.html#a63dc1c7865592a39f5bf323f14cbcf9d">  118</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs0)</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a04706.html#aede43b66781471d6f7824e1d8a5d678a">  119</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_TX_CH 4</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a04706.html#a7a1d1794b26a340e85bd3569d80b1470">  120</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI3Tx</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a04706.html#a957637aad66f6d5deed94db4d18e3ca8">  121</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a04706.html#a9237e29a834083e9cff82ba51800ec0d">  122</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="a04706.html#adb5a87ba91d16c71a803610ffbf40c13">  123</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_RX_CH 5</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a04706.html#a1a3261f383900579c450e714a8c9c4e9">  124</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI3Rx</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="a04706.html#ae8eb8e1701ada3c43faacf46f163c1f5">  125</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a04706.html#aad946150307e0a2d3f1e4e030550dc68">  126</a></span>&#160;<span class="preprocessor">#define RTE_SPI3_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a04706.html#a902fd47282cf03f90965dd9c28c5fbad">  128</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_PCS_TO_SCK_DELAY 1000</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a04706.html#addde6066970e78ac95c304f81e3d4224">  129</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_SCK_TO_PSC_DELAY 1000</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="a04706.html#aaf2ab4cef9c8fd5fd873954d6312630e">  130</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_BETWEEN_TRANSFER_DELAY 1000</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a04706.html#a14b93ec25540b16bf3adac9417b18d98">  131</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_MASTER_PCS_PIN_SEL (kLPSPI_MasterPcs0)</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a04706.html#a1ffa2d5a7b8e5ad0b1b5bf96270e9427">  132</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_SLAVE_PCS_PIN_SEL (kLPSPI_SlavePcs0)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a04706.html#a956855c142636770f6a7debe2aa013e6">  133</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_TX_CH 6</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a04706.html#a26a43c2ab8b1d1c288cb34ecd416f7c0">  134</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI4Tx</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a04706.html#ae3eaa3789e307502d95d5bcb22557f21">  135</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="a04706.html#aa3ec0db7635e3be6822ac3d6b522aed9">  136</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a04706.html#a7dd6e0050f362bd1bfd3a07a7e86b57a">  137</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_RX_CH 7</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a04706.html#ada325d25817cdcfd6760ec56d55ebd9e">  138</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPSPI4Rx</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a04706.html#a478cb5cd7ebeaf47470f623dac24f71b">  139</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a04706.html#a968c662515159592bfb826495d2d3c5d">  140</a></span>&#160;<span class="preprocessor">#define RTE_SPI4_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* UART configuration. */</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a04706.html#a272ab6f694a794b54d6d0bacf4b030c3">  143</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_CH 0</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a04706.html#ab360b9072ab5034fe19c591b11ddaa4f">  144</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART1Tx</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a04706.html#a28ef4acc4180de985e24a0bb392e42c8">  145</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a04706.html#a7804081da977b330578221c5ce5ba89e">  146</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a04706.html#af78c326f4aa3f8ba10614f88755ac30e">  147</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_CH 1</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="a04706.html#a2e6bd424c90e5734c38eb4f198ed0347">  148</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART1Rx</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a04706.html#ad71e62366aea28e6c003f082a3ff5227">  149</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a04706.html#ab58d0f95baca5b61fd1183daed257004">  150</a></span>&#160;<span class="preprocessor">#define RTE_USART1_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a04706.html#a4da147c7ce755201a079c412c098128f">  152</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_CH 0</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a04706.html#a1921b3ed005879e26052e379f23dbcb2">  153</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART2Tx</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a04706.html#a35e29209a15939cab26f74b2d1f6daf9">  154</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a04706.html#a667adae4bda8ac302bcc85d4a7a004cd">  155</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="a04706.html#aaf5d293f3353d103aa7fc672a3cf456d">  156</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_CH 1</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a04706.html#ad8969d48f9a854dcd661e60ace8f2eac">  157</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART2Rx</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="a04706.html#a4e45bca95b4f0c419b7aa5b27655e0f8">  158</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a04706.html#a54af00b2f29f1e9aeb10e1a59a4cde3d">  159</a></span>&#160;<span class="preprocessor">#define RTE_USART2_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a04706.html#a371552d64a4c36aa553a256ab52c4737">  161</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_CH 0</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a04706.html#a298c8ca62c3080284bf1c1ddc9e52c74">  162</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART3Tx</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a04706.html#a05781de3d61d146f982ffb787d36f3fe">  163</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="a04706.html#a230981b96cecea4add332ecd40533454">  164</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="a04706.html#ab09d3b40ddde8be68179be6d46400d45">  165</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_CH 1</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="a04706.html#ab310379c65913c108e059c4e317ce096">  166</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART3Rx</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="a04706.html#a7ce8b3cab8b376e492e0599890bb4ad0">  167</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a04706.html#ae05b2c8a2baaa32c10d0af3457ce2e28">  168</a></span>&#160;<span class="preprocessor">#define RTE_USART3_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="a04706.html#a583406cbb43d2e24e0cf8cafdb45d7d9">  170</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_CH 0</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="a04706.html#a2b6f4b82acc33b81f3637afc63419169">  171</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART4Tx</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="a04706.html#a23d221d38fab3da9b28d9de859af9f48">  172</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="a04706.html#ac4abea21e4bfc3d03539f739892b0e7f">  173</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a04706.html#ae3aa08740bc1278f56cb25413751053b">  174</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_CH 1</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="a04706.html#a2d133b10d9af3b93828d264638c01d69">  175</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART4Rx</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="a04706.html#a0af7a32050ae6ea721dc3bfe51cec886">  176</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="a04706.html#a84ae4f174efa1b7417b5a35d9b9e3de9">  177</a></span>&#160;<span class="preprocessor">#define RTE_USART4_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="a04706.html#a5fc281007f625bf44a5b16d7f97c9f7b">  179</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_CH 0</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="a04706.html#a3f34578afbd133748801bbb852f1cc46">  180</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART5Tx</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a04706.html#ae6732d5a38b93890d64314a0837a1d34">  181</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="a04706.html#a530f52cd5d979b98f959163c96e4413b">  182</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a04706.html#af563379f0b22b56089642e1452293b94">  183</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_CH 1</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="a04706.html#a4dc20b4bfb5766bac0d6de434bda7fd8">  184</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART5Rx</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="a04706.html#a7a8f2581e0cbec8210edb6f89f7b187c">  185</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a04706.html#a665e630b27a6713ff3055c9893403090">  186</a></span>&#160;<span class="preprocessor">#define RTE_USART5_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="a04706.html#a830ccf4153d422fc98971a8fc2d1ecba">  188</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_TX_CH 0</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="a04706.html#ac1692d643111d558f2df528205966f28">  189</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART6Tx</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="a04706.html#af6111a4ca33179e72211e0a267f1b40e">  190</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="a04706.html#aa50f707f6ba72c2c400faa7e2c9b8b5f">  191</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="a04706.html#a74e96a5225571536daf6ce2058f2ca11">  192</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_RX_CH 1</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="a04706.html#ad55c040ec06f230089b7f190f5eb5589">  193</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART6Rx</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="a04706.html#aeb3cf21340277e8390db8a14d63ee5d5">  194</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a04706.html#a5937989b65e91558a7ecd473a511e5e6">  195</a></span>&#160;<span class="preprocessor">#define RTE_USART6_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="a04706.html#a4f3d104ac7e9a07019d58c26bd53e9a1">  197</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_TX_CH 0</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="a04706.html#a9105787bef980157f54fc11f21ee84b5">  198</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART7Tx</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="a04706.html#a8b9a5d583e90a47e3f535b114da2512f">  199</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="a04706.html#a9417cafd6534bd6b4be87b6bea6ac16c">  200</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="a04706.html#a18ee2a3fba2891c00a7a2d126a81b91f">  201</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_RX_CH 1</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="a04706.html#a5a048d82fae4604ff6183679a90197c3">  202</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART7Rx</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="a04706.html#a82d952d94e0f421c0928b7bb9271650f">  203</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="a04706.html#aff3f3b4435760ac40c7d6a8837642f76">  204</a></span>&#160;<span class="preprocessor">#define RTE_USART7_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="a04706.html#abcc6c1f63b1f4885829e6b98f2f99230">  206</a></span>&#160;<span class="preprocessor">#define RTE_USART8_DMA_TX_CH 0</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="a04706.html#a32cb9cebe1faa5aaa4103e3bbc5053e8">  207</a></span>&#160;<span class="preprocessor">#define RTE_USART8_DMA_TX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART8Tx</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="a04706.html#a8819d5c827bdd7fbdc30d885547cbf0d">  208</a></span>&#160;<span class="preprocessor">#define RTE_USART8_DMA_TX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="a04706.html#a0bba1923dd63a116b3c4ef8fcebe26c7">  209</a></span>&#160;<span class="preprocessor">#define RTE_USART8_DMA_TX_DMA_BASE DMA0</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="a04706.html#a2b464e7a19d4ae0e950dac79aff6adbc">  210</a></span>&#160;<span class="preprocessor">#define RTE_USART8_DMA_RX_CH 1</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="a04706.html#a5c16789d134aa6368dbe2d7a7110211c">  211</a></span>&#160;<span class="preprocessor">#define RTE_USART8_DMA_RX_PERI_SEL (uint8_t) kDmaRequestMuxLPUART8Rx</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="a04706.html#a155ae73ee7cdaff86bb2ddefa2873dcb">  212</a></span>&#160;<span class="preprocessor">#define RTE_USART8_DMA_RX_DMAMUX_BASE DMAMUX</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="a04706.html#a35b22acc74d0ae6d339a14fdebc5e4d5">  213</a></span>&#160;<span class="preprocessor">#define RTE_USART8_DMA_RX_DMA_BASE DMA0</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __RTE_DEVICE_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->

<hr class="footer"/><address class="footer"><small>
&copy; Copyright 2016-2022 NXP. All Rights Reserved. SPDX-License-Identifier: BSD-3-Clause
</small></address>
</body>
</html>
