$date
	Fri Nov 29 13:46:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc_tb $end
$var wire 32 ! PC_OUT [31:0] $end
$var reg 1 " CLK $end
$var reg 32 # D [31:0] $end
$var reg 1 $ ENABLE $end
$var reg 1 % MODE $end
$var reg 1 & RES $end
$var reg 32 ' soll [31:0] $end
$scope module dut $end
$var wire 1 " CLK $end
$var wire 32 ( D [31:0] $end
$var wire 1 $ ENABLE $end
$var wire 1 % MODE $end
$var wire 1 & RES $end
$var reg 32 ) PC_OUT [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11010000000000000000000000000 )
b0 (
b11010000000000000000000000000 '
0&
0%
0$
b0 #
0"
b11010000000000000000000000000 !
$end
#10
b11010000000000000000000000100 '
1$
#20
b11010000000000000000000000100 !
b11010000000000000000000000100 )
1"
#30
b11010000000000000000000000000 '
0"
1&
#40
b11010000000000000000000000000 !
b11010000000000000000000000000 )
1"
#50
0"
0&
0$
#60
1"
#70
b0 '
0"
1$
1%
#80
b0 !
b0 )
1"
#90
