{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.666528",
   "Default View_TopLeft":"-204,-714",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"",
   "PinnedPorts":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 3 -x 1400 -y 10 -defaultsOSRD
preplace port IIC_0_0 -pg 1 -lvl 3 -x 1400 -y -30 -defaultsOSRD
preplace port FIXED_IO_0 -pg 1 -lvl 3 -x 1400 -y -50 -defaultsOSRD
preplace port GPIO_0_0 -pg 1 -lvl 3 -x 1400 -y -360 -defaultsOSRD
preplace port SPI_0_0 -pg 1 -lvl 3 -x 1400 -y -280 -defaultsOSRD
preplace port SPI_1_0 -pg 1 -lvl 3 -x 1400 -y -260 -defaultsOSRD
preplace port AD9117_DCLKIO_0 -pg 1 -lvl 3 -x 1400 -y -530 -defaultsOSRD
preplace port AD9117_RESET_0 -pg 1 -lvl 3 -x 1400 -y -510 -defaultsOSRD
preplace port CLK_100_0 -pg 1 -lvl 0 -x -130 -y -490 -defaultsOSRD
preplace port FPGA_CLK1_N_0 -pg 1 -lvl 0 -x -130 -y -590 -defaultsOSRD
preplace port FPGA_CLK1_P_0 -pg 1 -lvl 0 -x -130 -y -610 -defaultsOSRD
preplace port FPGA_CLK2_N_0 -pg 1 -lvl 0 -x -130 -y -550 -defaultsOSRD
preplace port FPGA_CLK2_P_0 -pg 1 -lvl 0 -x -130 -y -570 -defaultsOSRD
preplace port LTC2195_DCO_N_0 -pg 1 -lvl 0 -x -130 -y -510 -defaultsOSRD
preplace port LTC2195_DCO_P_0 -pg 1 -lvl 0 -x -130 -y -530 -defaultsOSRD
preplace port LTC2195_FR_N_0 -pg 1 -lvl 0 -x -130 -y -450 -defaultsOSRD
preplace port LTC2195_FR_P_0 -pg 1 -lvl 0 -x -130 -y -470 -defaultsOSRD
preplace portBus AD9117_D_0 -pg 1 -lvl 3 -x 1400 -y -550 -defaultsOSRD
preplace portBus DIO_0 -pg 1 -lvl 3 -x 1400 -y -450 -defaultsOSRD
preplace portBus FP_LEDS_0 -pg 1 -lvl 3 -x 1400 -y -490 -defaultsOSRD
preplace portBus LEDS_0 -pg 1 -lvl 3 -x 1400 -y -470 -defaultsOSRD
preplace portBus LTC2195_D0_N_0 -pg 1 -lvl 0 -x -130 -y -410 -defaultsOSRD
preplace portBus LTC2195_D0_P_0 -pg 1 -lvl 0 -x -130 -y -430 -defaultsOSRD
preplace portBus LTC2195_D1_N_0 -pg 1 -lvl 0 -x -130 -y -370 -defaultsOSRD
preplace portBus LTC2195_D1_P_0 -pg 1 -lvl 0 -x -130 -y -390 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 260 -y -290 -defaultsOSRD
preplace inst FastServoTop_0 -pg 1 -lvl 2 -x 1160 -y -500 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 2 -100 -150 470
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 1 520 -630n
preplace netloc FastServoTop_0_AD9117_D 1 2 1 NJ -550
preplace netloc FastServoTop_0_AD9117_DCLKIO 1 2 1 NJ -530
preplace netloc FastServoTop_0_AD9117_RESET 1 2 1 NJ -510
preplace netloc CLK_100_0_1 1 0 2 NJ -490 NJ
preplace netloc FastServoTop_0_DIO 1 2 1 NJ -450
preplace netloc FastServoTop_0_FP_LEDS 1 2 1 NJ -490
preplace netloc FPGA_CLK1_N_0_1 1 0 2 NJ -590 NJ
preplace netloc FPGA_CLK1_P_0_1 1 0 2 NJ -610 NJ
preplace netloc FPGA_CLK2_N_0_1 1 0 2 NJ -550 NJ
preplace netloc FPGA_CLK2_P_0_1 1 0 2 NJ -570 NJ
preplace netloc FastServoTop_0_LEDS 1 2 1 NJ -470
preplace netloc LTC2195_D0_N_0_1 1 0 2 -100J -440 510J
preplace netloc LTC2195_D0_P_0_1 1 0 2 NJ -430 NJ
preplace netloc LTC2195_D1_N_0_1 1 0 2 -90J -460 500J
preplace netloc LTC2195_D1_P_0_1 1 0 2 -110J -480 530J
preplace netloc LTC2195_DCO_N_0_1 1 0 2 NJ -510 NJ
preplace netloc LTC2195_DCO_P_0_1 1 0 2 NJ -530 NJ
preplace netloc LTC2195_FR_N_0_1 1 0 2 NJ -450 NJ
preplace netloc LTC2195_FR_P_0_1 1 0 2 NJ -470 NJ
preplace netloc processing_system7_0_IIC_0 1 1 2 470J -710 1370
preplace netloc processing_system7_0_FIXED_IO 1 1 2 490J -690 1350
preplace netloc processing_system7_0_DDR 1 1 2 460 -700 1340
preplace netloc processing_system7_0_GPIO_0 1 1 2 480J -310 1360J
preplace netloc processing_system7_0_SPI_0 1 1 2 470J -280 NJ
preplace netloc processing_system7_0_SPI_1 1 1 2 470J -260 NJ
levelinfo -pg 1 -130 260 1160 1400
pagesize -pg 1 -db -bbox -sgen -340 -1000 1590 400
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"3"
}
