{
  "module_name": "d71_regs.h",
  "hash_id": "4310454c96e93a80588b07c156997bf757fb60044594e786109ec531b5f7518f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/arm/display/komeda/d71/d71_regs.h",
  "human_readable_source": " \n \n#ifndef _D71_REG_H_\n#define _D71_REG_H_\n\n \n#define BLK_BLOCK_INFO\t\t0x000\n#define BLK_PIPELINE_INFO\t0x004\n#define BLK_MAX_LINE_SIZE\t0x008\n#define BLK_VALID_INPUT_ID0\t0x020\n#define BLK_OUTPUT_ID0\t\t0x060\n#define BLK_INPUT_ID0\t\t0x080\n#define BLK_IRQ_RAW_STATUS\t0x0A0\n#define BLK_IRQ_CLEAR\t\t0x0A4\n#define BLK_IRQ_MASK\t\t0x0A8\n#define BLK_IRQ_STATUS\t\t0x0AC\n#define BLK_STATUS\t\t0x0B0\n#define BLK_INFO\t\t0x0C0\n#define BLK_CONTROL\t\t0x0D0\n#define BLK_SIZE\t\t0x0D4\n#define BLK_IN_SIZE\t\t0x0E0\n\n#define BLK_P0_PTR_LOW\t\t0x100\n#define BLK_P0_PTR_HIGH\t\t0x104\n#define BLK_P0_STRIDE\t\t0x108\n#define BLK_P1_PTR_LOW\t\t0x110\n#define BLK_P1_PTR_HIGH\t\t0x114\n#define BLK_P1_STRIDE\t\t0x118\n#define BLK_P2_PTR_LOW\t\t0x120\n#define BLK_P2_PTR_HIGH\t\t0x124\n\n#define BLOCK_INFO_N_SUBBLKS(x)\t((x) & 0x000F)\n#define BLOCK_INFO_BLK_ID(x)\t(((x) & 0x00F0) >> 4)\n#define BLOCK_INFO_BLK_TYPE(x)\t(((x) & 0xFF00) >> 8)\n#define BLOCK_INFO_INPUT_ID(x)\t((x) & 0xFFF0)\n#define BLOCK_INFO_TYPE_ID(x)\t(((x) & 0x0FF0) >> 4)\n\n#define PIPELINE_INFO_N_OUTPUTS(x)\t((x) & 0x000F)\n#define PIPELINE_INFO_N_VALID_INPUTS(x)\t(((x) & 0x0F00) >> 8)\n\n \n#define BLK_CTRL_EN\t\tBIT(0)\n \n#define HV_SIZE(h, v)\t\t(((h) & 0x1FFF) + (((v) & 0x1FFF) << 16))\n#define HV_OFFSET(h, v)\t\t(((h) & 0xFFF) + (((v) & 0xFFF) << 16))\n#define HV_CROP(h, v)\t\t(((h) & 0xFFF) + (((v) & 0xFFF) << 16))\n\n \n#define AD_CONTROL\t\t0x160\n\n \n#define AD_AEN\t\t\tBIT(0)\n#define AD_YT\t\t\tBIT(1)\n#define AD_BS\t\t\tBIT(2)\n#define AD_WB\t\t\tBIT(3)\n#define AD_TH\t\t\tBIT(4)\n\n \n#define GLB_ARCH_ID\t\t0x000\n#define GLB_CORE_ID\t\t0x004\n#define GLB_CORE_INFO\t\t0x008\n#define GLB_IRQ_STATUS\t\t0x010\n\n#define GCU_CONFIG_VALID0\t0x0D4\n#define GCU_CONFIG_VALID1\t0x0D8\n\n \n#define GCU_CONTROL_MODE(x)\t((x) & 0x7)\n#define GCU_CONTROL_SRST\tBIT(16)\n\n \n#define GCU_CONFIGURATION_ID0\t0x100\n#define GCU_CONFIGURATION_ID1\t0x104\n\n \n#define GCU_MAX_LINE_SIZE(x)\t((x) & 0xFFFF)\n#define GCU_MAX_NUM_LINES(x)\t((x) >> 16)\n#define GCU_NUM_RICH_LAYERS(x)\t((x) & 0x7)\n#define GCU_NUM_PIPELINES(x)\t(((x) >> 3) & 0x7)\n#define GCU_NUM_SCALERS(x)\t(((x) >> 6) & 0x7)\n#define GCU_DISPLAY_SPLIT_EN(x)\t(((x) >> 16) & 0x1)\n#define GCU_DISPLAY_TBU_EN(x)\t(((x) >> 17) & 0x1)\n\n \n#define INACTIVE_MODE\t\t0\n#define TBU_CONNECT_MODE\t1\n#define TBU_DISCONNECT_MODE\t2\n#define DO0_ACTIVE_MODE\t\t3\n#define DO1_ACTIVE_MODE\t\t4\n#define DO01_ACTIVE_MODE\t5\n\n \n#define GLB_IRQ_STATUS_GCU\tBIT(0)\n#define GLB_IRQ_STATUS_LPU0\tBIT(8)\n#define GLB_IRQ_STATUS_LPU1\tBIT(9)\n#define GLB_IRQ_STATUS_ATU0\tBIT(10)\n#define GLB_IRQ_STATUS_ATU1\tBIT(11)\n#define GLB_IRQ_STATUS_ATU2\tBIT(12)\n#define GLB_IRQ_STATUS_ATU3\tBIT(13)\n#define GLB_IRQ_STATUS_CU0\tBIT(16)\n#define GLB_IRQ_STATUS_CU1\tBIT(17)\n#define GLB_IRQ_STATUS_DOU0\tBIT(24)\n#define GLB_IRQ_STATUS_DOU1\tBIT(25)\n\n#define GLB_IRQ_STATUS_PIPE0\t(GLB_IRQ_STATUS_LPU0 |\\\n\t\t\t\t GLB_IRQ_STATUS_ATU0 |\\\n\t\t\t\t GLB_IRQ_STATUS_ATU1 |\\\n\t\t\t\t GLB_IRQ_STATUS_CU0 |\\\n\t\t\t\t GLB_IRQ_STATUS_DOU0)\n\n#define GLB_IRQ_STATUS_PIPE1\t(GLB_IRQ_STATUS_LPU1 |\\\n\t\t\t\t GLB_IRQ_STATUS_ATU2 |\\\n\t\t\t\t GLB_IRQ_STATUS_ATU3 |\\\n\t\t\t\t GLB_IRQ_STATUS_CU1 |\\\n\t\t\t\t GLB_IRQ_STATUS_DOU1)\n\n#define GLB_IRQ_STATUS_ATU\t(GLB_IRQ_STATUS_ATU0 |\\\n\t\t\t\t GLB_IRQ_STATUS_ATU1 |\\\n\t\t\t\t GLB_IRQ_STATUS_ATU2 |\\\n\t\t\t\t GLB_IRQ_STATUS_ATU3)\n\n \n#define GCU_IRQ_CVAL0\t\tBIT(0)\n#define GCU_IRQ_CVAL1\t\tBIT(1)\n#define GCU_IRQ_MODE\t\tBIT(4)\n#define GCU_IRQ_ERR\t\tBIT(11)\n\n \n#define GCU_STATUS_MODE(x)\t((x) & 0x7)\n#define GCU_STATUS_MERR\t\tBIT(4)\n#define GCU_STATUS_TCS0\t\tBIT(8)\n#define GCU_STATUS_TCS1\t\tBIT(9)\n#define GCU_STATUS_ACTIVE\tBIT(31)\n\n \n#define GCU_CONFIG_CVAL\t\tBIT(0)\n\n \n#define PERIPH_MAX_LINE_SIZE\tBIT(0)\n#define PERIPH_NUM_RICH_LAYERS\tBIT(4)\n#define PERIPH_SPLIT_EN\t\tBIT(8)\n#define PERIPH_TBU_EN\t\tBIT(12)\n#define PERIPH_AFBC_DMA_EN\tBIT(16)\n#define PERIPH_CONFIGURATION_ID\t0x1D4\n\n \n#define LPU_TBU_STATUS\t\t0x0B4\n#define LPU_RAXI_CONTROL\t0x0D0\n#define LPU_WAXI_CONTROL\t0x0D4\n#define LPU_TBU_CONTROL\t\t0x0D8\n\n \n#define TO_RAXI_AOUTSTDCAPB(x)\t(x)\n#define TO_RAXI_BOUTSTDCAPB(x)\t((x) << 8)\n#define TO_RAXI_BEN(x)\t\t((x) << 15)\n#define TO_xAXI_BURSTLEN(x)\t((x) << 16)\n#define TO_xAXI_AxQOS(x)\t((x) << 24)\n#define TO_xAXI_ORD(x)\t\t((x) << 31)\n#define TO_WAXI_OUTSTDCAPB(x)\t(x)\n\n#define RAXI_AOUTSTDCAPB_MASK\t0x7F\n#define RAXI_BOUTSTDCAPB_MASK\t0x7F00\n#define RAXI_BEN_MASK\t\tBIT(15)\n#define xAXI_BURSTLEN_MASK\t0x3F0000\n#define xAXI_AxQOS_MASK\t\t0xF000000\n#define xAXI_ORD_MASK\t\tBIT(31)\n#define WAXI_OUTSTDCAPB_MASK\t0x3F\n\n \n#define TO_TBU_DOUTSTDCAPB(x)\t(x)\n#define TBU_DOUTSTDCAPB_MASK\t0x3F\n\n \n#define LPU_IRQ_OVR\t\tBIT(9)\n#define LPU_IRQ_IBSY\t\tBIT(10)\n#define LPU_IRQ_ERR\t\tBIT(11)\n#define LPU_IRQ_EOW\t\tBIT(12)\n#define LPU_IRQ_PL0\t\tBIT(13)\n\n \n#define LPU_STATUS_AXIED(x)\t((x) & 0xF)\n#define LPU_STATUS_AXIE\t\tBIT(4)\n#define LPU_STATUS_AXIRP\tBIT(5)\n#define LPU_STATUS_AXIWP\tBIT(6)\n#define LPU_STATUS_FEMPTY\tBIT(11)\n#define LPU_STATUS_FFULL\tBIT(14)\n#define LPU_STATUS_ACE0\t\tBIT(16)\n#define LPU_STATUS_ACE1\t\tBIT(17)\n#define LPU_STATUS_ACE2\t\tBIT(18)\n#define LPU_STATUS_ACE3\t\tBIT(19)\n#define LPU_STATUS_ACTIVE\tBIT(31)\n\n#define AXIEID_MASK\t\t0xF\n#define AXIE_MASK\t\tLPU_STATUS_AXIE\n#define AXIRP_MASK\t\tLPU_STATUS_AXIRP\n#define AXIWP_MASK\t\tLPU_STATUS_AXIWP\n\n#define FROM_AXIEID(reg)\t((reg) & AXIEID_MASK)\n#define TO_AXIE(x)\t\t((x) << 4)\n#define FROM_AXIRP(reg)\t\t(((reg) & AXIRP_MASK) >> 5)\n#define FROM_AXIWP(reg)\t\t(((reg) & AXIWP_MASK) >> 6)\n\n \n#define LPU_TBU_STATUS_TCF\tBIT(1)\n#define LPU_TBU_STATUS_TTNG\tBIT(2)\n#define LPU_TBU_STATUS_TITR\tBIT(8)\n#define LPU_TBU_STATUS_TEMR\tBIT(16)\n#define LPU_TBU_STATUS_TTF\tBIT(31)\n\n \n#define LPU_TBU_CTRL_TLBPEN\tBIT(16)\n\n \n#define CBU_INPUT_CTRL_EN\tBIT(0)\n#define CBU_NUM_INPUT_IDS\t5\n#define CBU_NUM_OUTPUT_IDS\t5\n\n \n#define CU_BG_COLOR\t\t0x0DC\n#define CU_INPUT0_SIZE\t\t0x0E0\n#define CU_INPUT0_OFFSET\t0x0E4\n#define CU_INPUT0_CONTROL\t0x0E8\n#define CU_INPUT1_SIZE\t\t0x0F0\n#define CU_INPUT1_OFFSET\t0x0F4\n#define CU_INPUT1_CONTROL\t0x0F8\n#define CU_INPUT2_SIZE\t\t0x100\n#define CU_INPUT2_OFFSET\t0x104\n#define CU_INPUT2_CONTROL\t0x108\n#define CU_INPUT3_SIZE\t\t0x110\n#define CU_INPUT3_OFFSET\t0x114\n#define CU_INPUT3_CONTROL\t0x118\n#define CU_INPUT4_SIZE\t\t0x120\n#define CU_INPUT4_OFFSET\t0x124\n#define CU_INPUT4_CONTROL\t0x128\n\n#define CU_PER_INPUT_REGS\t4\n\n#define CU_NUM_INPUT_IDS\t5\n#define CU_NUM_OUTPUT_IDS\t1\n\n \n#define CU_CTRL_COPROC\t\tBIT(0)\n\n \n#define CU_IRQ_OVR\t\tBIT(9)\n#define CU_IRQ_ERR\t\tBIT(11)\n\n \n#define CU_STATUS_CPE\t\tBIT(0)\n#define CU_STATUS_ZME\t\tBIT(1)\n#define CU_STATUS_CFGE\t\tBIT(2)\n#define CU_STATUS_ACTIVE\tBIT(31)\n\n \n#define CU_INPUT_CTRL_EN\tBIT(0)\n#define CU_INPUT_CTRL_PAD\tBIT(1)\n#define CU_INPUT_CTRL_PMUL\tBIT(2)\n#define CU_INPUT_CTRL_ALPHA(x)\t(((x) & 0xFF) << 8)\n\n \n\n \n#define DOU_IRQ_UND\t\tBIT(8)\n#define DOU_IRQ_ERR\t\tBIT(11)\n#define DOU_IRQ_PL0\t\tBIT(13)\n#define DOU_IRQ_PL1\t\tBIT(14)\n\n \n#define DOU_STATUS_DRIFTTO\tBIT(0)\n#define DOU_STATUS_FRAMETO\tBIT(1)\n#define DOU_STATUS_TETO\t\tBIT(2)\n#define DOU_STATUS_CSCE\t\tBIT(8)\n#define DOU_STATUS_ACTIVE\tBIT(31)\n\n \n#define LAYER_INFO\t\t0x0C0\n#define LAYER_R_CONTROL\t\t0x0D4\n#define LAYER_FMT\t\t0x0D8\n#define LAYER_LT_COEFFTAB\t0x0DC\n#define LAYER_PALPHA\t\t0x0E4\n\n#define LAYER_YUV_RGB_COEFF0\t0x130\n\n#define LAYER_AD_H_CROP\t\t0x164\n#define LAYER_AD_V_CROP\t\t0x168\n\n#define LAYER_RGB_RGB_COEFF0\t0x170\n\n \n#define L_EN\t\t\tBIT(0)\n#define L_IT\t\t\tBIT(4)\n#define L_R2R\t\t\tBIT(5)\n#define L_FT\t\t\tBIT(6)\n#define L_ROT(x)\t\t(((x) & 3) << 8)\n#define L_HFLIP\t\t\tBIT(10)\n#define L_VFLIP\t\t\tBIT(11)\n#define L_TBU_EN\t\tBIT(16)\n#define L_A_RCACHE(x)\t\t(((x) & 0xF) << 28)\n#define L_ROT_R0\t\t0\n#define L_ROT_R90\t\t1\n#define L_ROT_R180\t\t2\n#define L_ROT_R270\t\t3\n\n \n#define LR_CHI422_BILINEAR\t0\n#define LR_CHI422_REPLICATION\t1\n#define LR_CHI420_JPEG\t\t(0 << 2)\n#define LR_CHI420_MPEG\t\t(1 << 2)\n\n#define L_ITSEL(x)\t\t((x) & 0xFFF)\n#define L_FTSEL(x)\t\t(((x) & 0xFFF) << 16)\n\n#define LAYER_PER_PLANE_REGS\t4\n\n \n#define LAYER_WR_PROG_LINE\t0x0D4\n#define LAYER_WR_FORMAT\t\t0x0D8\n\n \n#define LW_OFM\t\t\tBIT(4)\n#define LW_LALPHA(x)\t\t(((x) & 0xFF) << 8)\n#define LW_A_WCACHE(x)\t\t(((x) & 0xF) << 28)\n#define LW_TBU_EN\t\tBIT(16)\n\n#define AxCACHE_MASK\t\t0xF0000000\n\n \n#define AxCACHE_B\t\tBIT(0)\t \n#define AxCACHE_M\t\tBIT(1)\t \n#define AxCACHE_RA\t\tBIT(2)\t \n#define AxCACHE_WA\t\tBIT(3)\t \n\n \n#define L_INFO_RF\t\tBIT(0)\n#define L_INFO_CM\t\tBIT(1)\n#define L_INFO_ABUF_SIZE(x)\t(((x) >> 4) & 0x7)\n#define L_INFO_YUV_MAX_LINESZ(x)\t(((x) >> 16) & 0xFFFF)\n\n \n#define SC_COEFFTAB\t\t0x0DC\n#define SC_OUT_SIZE\t\t0x0E4\n#define SC_H_CROP\t\t0x0E8\n#define SC_V_CROP\t\t0x0EC\n#define SC_H_INIT_PH\t\t0x0F0\n#define SC_H_DELTA_PH\t\t0x0F4\n#define SC_V_INIT_PH\t\t0x0F8\n#define SC_V_DELTA_PH\t\t0x0FC\n#define SC_ENH_LIMITS\t\t0x130\n#define SC_ENH_COEFF0\t\t0x134\n\n#define SC_MAX_ENH_COEFF\t9\n\n \n#define SC_CTRL_SCL\t\tBIT(0)\n#define SC_CTRL_LS\t\tBIT(1)\n#define SC_CTRL_AP\t\tBIT(4)\n#define SC_CTRL_IENH\t\tBIT(8)\n#define SC_CTRL_RGBSM\t\tBIT(16)\n#define SC_CTRL_ASM\t\tBIT(17)\n\n#define SC_VTSEL(vtal)\t\t((vtal) << 16)\n\n#define SC_NUM_INPUTS_IDS\t1\n#define SC_NUM_OUTPUTS_IDS\t1\n\n#define MG_NUM_INPUTS_IDS\t2\n#define MG_NUM_OUTPUTS_IDS\t1\n\n \n#define MG_INPUT_ID0\t\tBLK_INPUT_ID0\n#define MG_INPUT_ID1\t\t(MG_INPUT_ID0 + 4)\n#define MG_SIZE\t\t\tBLK_SIZE\n\n \n#define SP_OVERLAP_SIZE\t\t0xD8\n\n \n#define BS_INFO\t\t\t0x0C0\n#define BS_PROG_LINE\t\t0x0D4\n#define BS_PREFETCH_LINE\t0x0D8\n#define BS_BG_COLOR\t\t0x0DC\n#define BS_ACTIVESIZE\t\t0x0E0\n#define BS_HINTERVALS\t\t0x0E4\n#define BS_VINTERVALS\t\t0x0E8\n#define BS_SYNC\t\t\t0x0EC\n#define BS_DRIFT_TO\t\t0x100\n#define BS_FRAME_TO\t\t0x104\n#define BS_TE_TO\t\t0x108\n#define BS_T0_INTERVAL\t\t0x110\n#define BS_T1_INTERVAL\t\t0x114\n#define BS_T2_INTERVAL\t\t0x118\n#define BS_CRC0_LOW\t\t0x120\n#define BS_CRC0_HIGH\t\t0x124\n#define BS_CRC1_LOW\t\t0x128\n#define BS_CRC1_HIGH\t\t0x12C\n#define BS_USER\t\t\t0x130\n\n \n#define BS_CTRL_EN\t\tBIT(0)\n#define BS_CTRL_VM\t\tBIT(1)\n#define BS_CTRL_BM\t\tBIT(2)\n#define BS_CTRL_HMASK\t\tBIT(4)\n#define BS_CTRL_VD\t\tBIT(5)\n#define BS_CTRL_TE\t\tBIT(8)\n#define BS_CTRL_TS\t\tBIT(9)\n#define BS_CTRL_TM\t\tBIT(12)\n#define BS_CTRL_DL\t\tBIT(16)\n#define BS_CTRL_SBS\t\tBIT(17)\n#define BS_CTRL_CRC\t\tBIT(18)\n#define BS_CTRL_PM\t\tBIT(20)\n\n \n#define BS_H_INTVALS(hfp, hbp)\t(((hfp) & 0xFFF) + (((hbp) & 0x3FF) << 16))\n#define BS_V_INTVALS(vfp, vbp)  (((vfp) & 0x3FFF) + (((vbp) & 0xFF) << 16))\n\n \n#define BS_SYNC_HSW(x)\t\t((x) & 0x3FF)\n#define BS_SYNC_HSP\t\tBIT(12)\n#define BS_SYNC_VSW(x)\t\t(((x) & 0xFF) << 16)\n#define BS_SYNC_VSP\t\tBIT(28)\n\n#define BS_NUM_INPUT_IDS\t0\n#define BS_NUM_OUTPUT_IDS\t0\n\n \n#define IPS_DEPTH\t\t0x0D8\n#define IPS_RGB_RGB_COEFF0\t0x130\n#define IPS_RGB_YUV_COEFF0\t0x170\n\n#define IPS_DEPTH_MARK\t\t0xF\n\n \n#define IPS_CTRL_RGB\t\tBIT(0)\n#define IPS_CTRL_FT\t\tBIT(4)\n#define IPS_CTRL_YUV\t\tBIT(8)\n#define IPS_CTRL_CHD422\t\tBIT(9)\n#define IPS_CTRL_CHD420\t\tBIT(10)\n#define IPS_CTRL_LPF\t\tBIT(11)\n#define IPS_CTRL_DITH\t\tBIT(12)\n#define IPS_CTRL_CLAMP\t\tBIT(16)\n#define IPS_CTRL_SBS\t\tBIT(17)\n\n \n#define IPS_INFO_CHD420\t\tBIT(10)\n\n#define IPS_NUM_INPUT_IDS\t2\n#define IPS_NUM_OUTPUT_IDS\t1\n\n \n#define FT_COEFF0\t\t0x80\n#define GLB_IT_COEFF\t\t0x80\n\n \n#define GLB_SC_COEFF_ADDR\t0x0080\n#define GLB_SC_COEFF_DATA\t0x0084\n#define GLB_LT_COEFF_DATA\t0x0080\n\n#define GLB_SC_COEFF_MAX_NUM\t1024\n#define GLB_LT_COEFF_NUM\t65\n \n#define SC_COEFF_R_ADDR\t\tBIT(18)\n#define SC_COEFF_G_ADDR\t\tBIT(17)\n#define SC_COEFF_B_ADDR\t\tBIT(16)\n\n#define SC_COEFF_DATA(x, y)\t(((y) & 0xFFFF) | (((x) & 0xFFFF) << 16))\n\nenum d71_blk_type {\n\tD71_BLK_TYPE_GCU\t\t= 0x00,\n\tD71_BLK_TYPE_LPU\t\t= 0x01,\n\tD71_BLK_TYPE_CU\t\t\t= 0x02,\n\tD71_BLK_TYPE_DOU\t\t= 0x03,\n\tD71_BLK_TYPE_AEU\t\t= 0x04,\n\tD71_BLK_TYPE_GLB_LT_COEFF\t= 0x05,\n\tD71_BLK_TYPE_GLB_SCL_COEFF\t= 0x06,  \n\tD71_BLK_TYPE_GLB_SC_COEFF\t= 0x07,\n\tD71_BLK_TYPE_PERIPH\t\t= 0x08,\n\tD71_BLK_TYPE_LPU_TRUSTED\t= 0x09,\n\tD71_BLK_TYPE_AEU_TRUSTED\t= 0x0A,\n\tD71_BLK_TYPE_LPU_LAYER\t\t= 0x10,\n\tD71_BLK_TYPE_LPU_WB_LAYER\t= 0x11,\n\tD71_BLK_TYPE_CU_SPLITTER\t= 0x20,\n\tD71_BLK_TYPE_CU_SCALER\t\t= 0x21,\n\tD71_BLK_TYPE_CU_MERGER\t\t= 0x22,\n\tD71_BLK_TYPE_DOU_IPS\t\t= 0x30,\n\tD71_BLK_TYPE_DOU_BS\t\t= 0x31,\n\tD71_BLK_TYPE_DOU_FT_COEFF\t= 0x32,\n\tD71_BLK_TYPE_AEU_DS\t\t= 0x40,\n\tD71_BLK_TYPE_AEU_AES\t\t= 0x41,\n\tD71_BLK_TYPE_RESERVED\t\t= 0xFF\n};\n\n \n#define D71_MAX_PIPELINE\t\t2\n#define D71_PIPELINE_MAX_SCALERS\t2\n#define D71_PIPELINE_MAX_LAYERS\t\t4\n\n#define D71_MAX_GLB_IT_COEFF\t\t3\n#define D71_MAX_GLB_SCL_COEFF\t\t4\n\n#define D71_MAX_LAYERS_PER_LPU\t\t4\n#define D71_BLOCK_MAX_INPUT\t\t9\n#define D71_BLOCK_MAX_OUTPUT\t\t5\n#define D71_MAX_SC_PER_CU\t\t2\n\n#define D71_BLOCK_OFFSET_PERIPH\t\t0xFE00\n#define D71_BLOCK_SIZE\t\t\t0x0200\n\n#define D71_DEFAULT_PREPRETCH_LINE\t5\n#define D71_BUS_WIDTH_16_BYTES\t\t16\n\n#define D71_SC_MAX_UPSCALING\t\t64\n#define D71_SC_MAX_DOWNSCALING\t\t6\n#define D71_SC_SPLIT_OVERLAP\t\t8\n#define D71_SC_ENH_SPLIT_OVERLAP\t1\n\n#define D71_MG_MIN_MERGED_SIZE\t\t4\n#define D71_MG_MAX_MERGED_HSIZE\t\t4032\n#define D71_MG_MAX_MERGED_VSIZE\t\t4096\n\n#define D71_PALPHA_DEF_MAP\t\t0xFFAA5500\n#define D71_LAYER_CONTROL_DEFAULT\t0x30000000\n#define D71_WB_LAYER_CONTROL_DEFAULT\t0x3000FF00\n#define D71_BS_CONTROL_DEFAULT\t\t0x00000002\n\nstruct block_header {\n\tu32 block_info;\n\tu32 pipeline_info;\n\tu32 input_ids[D71_BLOCK_MAX_INPUT];\n\tu32 output_ids[D71_BLOCK_MAX_OUTPUT];\n};\n\nstatic inline u32 get_block_type(struct block_header *blk)\n{\n\treturn BLOCK_INFO_BLK_TYPE(blk->block_info);\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}