m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4
vcontroller
Z1 !s110 1736761651
!i10b 1
!s100 kE3nJHmJ8cAz:;DMZZIo=1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IoYMm:TH3Th3`dO`dQjeG72
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1736594888
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller.v
!i122 177
L0 1 39
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1736761651.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller.v|
!i113 1
Z6 o-work CA4
Z7 tCvgOpt 0
vcounter_2bit
R1
!i10b 1
!s100 lEN^YWEfKjY@D27n[9`V62
R2
I0Em?bk5;XaI8970P926oR0
R3
R0
w1736454117
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_2bit.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_2bit.v
!i122 178
Z8 L0 1 22
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_2bit.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_2bit.v|
!i113 1
R6
R7
vcounter_4bit
R1
!i10b 1
!s100 XPj_mLE0<?4]^BL[7K7QC2
R2
I?m:bENnf_0dzPWLdCUm^l1
R3
R0
w1736454088
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_4bit.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_4bit.v
!i122 179
R8
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_4bit.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_4bit.v|
!i113 1
R6
R7
vdatapath
R1
!i10b 1
!s100 1BoUAhSLJ3`F3h6n4:W>h3
R2
ICYMZ5d^=^P8keFWgX@[Hd1
R3
R0
w1736747755
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath.v
!i122 180
L0 1 121
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath.v|
!i113 1
R6
R7
vdatapath_tb
!s110 1736761654
!i10b 1
!s100 mIDjJj^Wk<b`aWTkDf2NC3
R2
I`LcHmZMA[@V:m:AfAmSb=2
R3
R0
w1736710233
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath_tb.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath_tb.v
!i122 194
L0 2 74
R4
r1
!s85 0
31
Z9 !s108 1736761653.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath_tb.v|
!i113 1
Z10 o-work work
R7
vdecoder_1to2
R1
!i10b 1
!s100 =>;VLG[EdP8K;4edNgU2i2
R2
Ia>1[m6l<N1V[zl`3NZZS`2
R3
R0
w1736603906
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_1to2.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_1to2.v
!i122 181
L0 1 20
R4
r1
!s85 0
31
R5
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_1to2.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_1to2.v|
!i113 1
R6
R7
vdecoder_2to4
Z11 !s110 1736761652
!i10b 1
!s100 CW@=0RKJ_IN8FNFS=8B_c2
R2
IjLm^Q^baRiGS=O<gCbFMR1
R3
R0
w1736484944
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_2to4.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_2to4.v
!i122 182
L0 1 28
R4
r1
!s85 0
31
Z12 !s108 1736761652.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_2to4.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_2to4.v|
!i113 1
R6
R7
vdeterminant_calculator
R11
!i10b 1
!s100 aoYWNKUBZ6zWD0KiQJ>X@1
R2
IV26IzPB4X0V7]Dfn8CM830
R3
R0
w1736712091
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator.v
!i122 183
L0 1 37
R4
r1
!s85 0
31
R12
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator.v|
!i113 1
R6
R7
vdeterminant_calculator_tb
!s110 1736764181
!i10b 1
!s100 VZ924FeEf2S;=8f3B?VQm3
R2
IM_H5[BIamH0i[ePPF0oC31
R3
R0
w1736764153
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator_tb.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator_tb.v
!i122 195
L0 3 43
R4
r1
!s85 0
31
!s108 1736764180.000000
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator_tb.v|
!i113 1
R10
R7
vmain_module
R11
!i10b 1
!s100 6ZA6cV?nib>;8Y<NXEJBO1
R2
I;RFXPfEoJ:Q]miXYm?H8L3
R3
R0
w1736604065
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module.v
!i122 184
L0 1 30
R4
r1
!s85 0
31
R12
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module.v|
!i113 1
R6
R7
vmain_module_tb
R11
!i10b 1
!s100 HNR]calG6UGJ:S9GJ__0D3
R2
In26ka1F1bU6Xh9M63fj1`3
R3
R0
w1736605395
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module_tb.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module_tb.v
!i122 185
L0 2 43
R4
r1
!s85 0
31
R12
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module_tb.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module_tb.v|
!i113 1
R6
R7
vmultiplier
R11
!i10b 1
!s100 R@^W?GLDMVT__T9W;90I63
R2
ImiL5[6<XMhV:5FK36fO2n2
R3
R0
w1736462150
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/multiplier.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/multiplier.v
!i122 186
Z13 L0 1 9
R4
r1
!s85 0
31
R12
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/multiplier.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/multiplier.v|
!i113 1
R6
R7
vmux_2to1
R11
!i10b 1
!s100 =gJhYhi>eDdGjdIH5jJ^h1
R2
I[PbmR=f2lh8FXAif:m7Q71
R3
R0
w1736483474
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/mux_2to1.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/mux_2to1.v
!i122 187
L0 1 27
R4
r1
!s85 0
31
R12
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/mux_2to1.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/mux_2to1.v|
!i113 1
R6
R7
vregister_16bit
Z14 !s110 1736761653
!i10b 1
!s100 GkOTLoXGodHb4:a^1fI=_2
R2
IHaSE<zPJ:[GC45QMK3UgU3
R3
R0
w1736456137
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_16bit.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_16bit.v
!i122 189
Z15 L0 1 13
R4
r1
!s85 0
31
R9
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_16bit.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_16bit.v|
!i113 1
R6
R7
vregister_8bit
R14
!i10b 1
!s100 5=MElHk5o6Ao^E??onDW23
R2
INS]VabLCCCW5:1L:e@kzm1
R3
R0
w1736454833
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_8bit.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_8bit.v
!i122 188
R15
R4
r1
!s85 0
31
R12
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_8bit.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_8bit.v|
!i113 1
R6
R7
vROM
R14
!i10b 1
!s100 o^`M1O;J8W=en1f]>=N0W0
R2
I<znEB_Ag_=4[mFn^z[SGa3
R3
R0
w1735899309
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM/ROM.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM/ROM.v
!i122 191
L0 2 23
R4
r1
!s85 0
31
R9
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM/ROM.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM/ROM.v|
!i113 1
R6
R7
n@r@o@m
vROM_TB
R14
!i10b 1
!s100 fWD2G[L2ZAC1J:Y;mcfLS0
R2
IhSa9@l>2R<RZaH0IcM@EA1
R3
R0
w1735899275
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM/ROM_tb.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM/ROM_tb.v
!i122 192
L0 2 20
R4
r1
!s85 0
31
R9
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM/ROM_tb.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM/ROM_tb.v|
!i113 1
R6
R7
n@r@o@m_@t@b
vsubtractor
R14
!i10b 1
!s100 [B91McdhE9iKHh=jaKC1Q1
R2
ILWaB5_@BCIkFEjOa^SiWk3
R3
R0
w1736461839
8E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/subtractor.v
FE:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/subtractor.v
!i122 190
R13
R4
r1
!s85 0
31
R9
!s107 E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/subtractor.v|
!s90 -reportprogress|300|-work|CA4|-stats=none|E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/subtractor.v|
!i113 1
R6
R7
