<html><body><samp><pre>
<!@TC:1760980936>
#Build: Synplify Pro (R) V-2023.09X, Build 428R, Dec 17 2024
#install: /opt/achronix/ACE_10_3_1/Achronix-linux/Synplify
#OS: Linux 
#Hostname: workstation-10

# Mon Oct 20 10:22:16 2025

#Implementation: rev_acx


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09X
Install: /opt/achronix/ACE_10_3_1/Achronix-linux/Synplify
OS: Ubuntu 22.04.5 LTS
Hostname: workstation-10
max virtual memory: unlimited (bytes)
max user processes: 505300
max stack size: 8388608 (bytes)


Implementation : rev_acx
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202309synp1, Build 428R, Built Dec 17 2024 06:22:03, @5785886</a>

@N: : <!@TM:1760980945> | Running in 64-bit mode 
Message severity preference file = /home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/rev_acx/syntmp/messagefilter.txt
Note: Each entry: [message id]=[error | warning | note] in the message severity preference file overrides the default severity of message with corresponding id.

@N: : <!@TM:1760980945> | Setting severity of message MF916 to suppress  
@N: : <!@TM:1760980945> | Setting severity of message CG1350 to suppress  
@N: : <!@TM:1760980945> | Setting severity of message CG100 to suppress  
@N: : <!@TM:1760980945> | Setting severity of message MF248 to suppress  
@N: : <!@TM:1760980945> | Setting severity of message CG1349 to suppress  
@N: : <!@TM:1760980945> | Setting severity of message CG371 to error  
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09X
Install: /opt/achronix/ACE_10_3_1/Achronix-linux/Synplify
OS: Ubuntu 22.04.5 LTS
Hostname: workstation-10
max virtual memory: unlimited (bytes)
max user processes: 505300
max stack size: 8388608 (bytes)


Implementation : rev_acx
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202309synp1, Build 428R, Built Dec 17 2024 06:22:03, @5785886</a>

@N: : <!@TM:1760980945> | Running in 64-bit mode 
Message severity preference file = /home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/rev_acx/syntmp/messagefilter.txt
Note: Each entry: [message id]=[error | warning | note] in the message severity preference file overrides the default severity of message with corresponding id.

@N: : <!@TM:1760980945> | Setting severity of message MF916 to suppress  
@N: : <!@TM:1760980945> | Setting severity of message CG1350 to suppress  
@N: : <!@TM:1760980945> | Setting severity of message CG100 to suppress  
@N: : <!@TM:1760980945> | Setting severity of message MF248 to suppress  
@N: : <!@TM:1760980945> | Setting severity of message CG1349 to suppress  
@N: : <!@TM:1760980945> | Setting severity of message CG371 to error  
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1760980945> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1760980945> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/opt/achronix/ACE_10_3_1/Achronix-linux/Synplify/lib/generic/speedster7t.v" (library work)
@I::"/opt/achronix/ACE_10_3_1/Achronix-linux/Synplify/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/speedster7t_user_macros.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/speedster7t_user_macros.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/defines_inc.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/defines_inc.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/common/ace_defines.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/speedster7t_user_macros.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv" (library work)
@N: : <!@TM:1760980945> | Setting severity of message CG100 to 'suppress' 
@N: : <!@TM:1760980945> | Setting severity of message CG371 to 'error' 

Only the first 0 messages of id 'CG100' are reported. To see all messages use 'report_messages -log /home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/rev_acx/synlog/elastix_gemm_top_impl_1_compiler.srr -id CG100' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG100} -count unlimited' in the Tcl shell.
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core_hd1000.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core_hd1000.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/bram80k_init_params_inc.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core_hd1000.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/bram20k_init_params_inc.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/speedster7t_user_macros.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_io.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_io.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/ioring_defines_inc.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_LRAM2K_FIFO.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_LRAM2K_SDP.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_MLP72.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_MLP72_INT8_MULT_4X.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_MLP72_INT16_MULT_2X.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_MLP72_INT.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K_SDP.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K_FIFO.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K_COMMON.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_jtag_types.sv" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/acx_integer.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/default_nettype.v" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/include/gemm_pkg.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/reset_processor_v2.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/shift_reg.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv" (library work)
@I:"/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv":"/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh" (library work)
@I:"/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv":"/home/dev/Dev/elastix_gemm/gemm/src/include/reg_control_defines.svh" (library work)
@I:"/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv":"/home/dev/Dev/elastix_gemm/gemm/src/include/version_defines.svh" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv:440:21:440:34:@N:CG334:@XP_MSG">reg_control_block.sv(440)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv:446:21:446:33:@N:CG333:@XP_MSG">reg_control_block.sv(446)</a><!@TM:1760980945> | Read directive translate_on.
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:88:16:88:29:@N:CG334:@XP_MSG">dma_bram_bridge.sv(88)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:91:16:91:28:@N:CG333:@XP_MSG">dma_bram_bridge.sv(91)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:400:16:400:29:@N:CG334:@XP_MSG">dma_bram_bridge.sv(400)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:404:16:404:28:@N:CG333:@XP_MSG">dma_bram_bridge.sv(404)</a><!@TM:1760980945> | Read directive translate_on.
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:83:16:83:29:@N:CG334:@XP_MSG">axi_bram_responder.sv(83)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:86:16:86:28:@N:CG333:@XP_MSG">axi_bram_responder.sv(86)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:357:16:357:29:@N:CG334:@XP_MSG">axi_bram_responder.sv(357)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:361:16:361:28:@N:CG333:@XP_MSG">axi_bram_responder.sv(361)</a><!@TM:1760980945> | Read directive translate_on.
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/nap_initiator_wrapper.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/nap_responder_wrapper.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/cmd_fifo.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/gfp8_bcv_controller.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/gfp8_nv_dot.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/gfp8_group_dot_mlp.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/gfp8_to_fp16.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/compute_engine_modular.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_bram.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/csr_to_fifo_bridge.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv" (library work)
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/acx_device_manager.sv" (library work)
@I:"/home/dev/Dev/elastix_gemm/gemm/src/rtl/acx_device_manager.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp" (library work)
@I:"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_jtap.sv" (library work)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:4899:37:4899:50:@N:CG347:@XP_MSG">ACX_DEVICE_MANAGER.svp(4899)</a><!@TM:1760980945> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:5952:28:5952:41:@N:CG347:@XP_MSG">ACX_DEVICE_MANAGER.svp(5952)</a><!@TM:1760980945> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:6020:28:6020:41:@N:CG347:@XP_MSG">ACX_DEVICE_MANAGER.svp(6020)</a><!@TM:1760980945> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:6072:28:6072:41:@N:CG347:@XP_MSG">ACX_DEVICE_MANAGER.svp(6072)</a><!@TM:1760980945> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:6199:28:6199:41:@N:CG347:@XP_MSG">ACX_DEVICE_MANAGER.svp(6199)</a><!@TM:1760980945> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:6210:28:6210:41:@N:CG347:@XP_MSG">ACX_DEVICE_MANAGER.svp(6210)</a><!@TM:1760980945> | Read a parallel_case directive.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:6517:14:6517:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(6517)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:6533:14:6533:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(6533)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:6537:14:6537:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(6537)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:6550:14:6550:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(6550)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:6629:15:6629:28:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(6629)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:6637:15:6637:27:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(6637)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:6666:15:6666:28:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(6666)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:6687:15:6687:27:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(6687)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:7343:14:7343:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(7343)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:7358:14:7358:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(7358)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:8020:28:8020:41:@N:CG347:@XP_MSG">ACX_DEVICE_MANAGER.svp(8020)</a><!@TM:1760980945> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:8081:28:8081:41:@N:CG347:@XP_MSG">ACX_DEVICE_MANAGER.svp(8081)</a><!@TM:1760980945> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:8137:28:8137:41:@N:CG347:@XP_MSG">ACX_DEVICE_MANAGER.svp(8137)</a><!@TM:1760980945> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:8244:28:8244:41:@N:CG347:@XP_MSG">ACX_DEVICE_MANAGER.svp(8244)</a><!@TM:1760980945> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:8290:28:8290:41:@N:CG347:@XP_MSG">ACX_DEVICE_MANAGER.svp(8290)</a><!@TM:1760980945> | Read a parallel_case directive.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:8736:14:8736:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(8736)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:8753:14:8753:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(8753)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:8757:14:8757:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(8757)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9288:14:9288:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(9288)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9374:15:9374:28:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(9374)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9380:15:9380:27:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(9380)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9424:15:9424:28:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(9424)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9445:15:9445:27:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(9445)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9521:15:9521:28:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(9521)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9526:15:9526:27:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(9526)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9555:15:9555:28:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(9555)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9576:15:9576:27:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(9576)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9675:15:9675:28:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(9675)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9683:15:9683:27:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(9683)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9735:15:9735:28:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(9735)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9756:15:9756:27:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(9756)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9832:15:9832:28:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(9832)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9838:15:9838:27:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(9838)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9868:15:9868:28:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(9868)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9889:15:9889:27:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(9889)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9975:15:9975:28:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(9975)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:9980:15:9980:27:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(9980)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:10057:15:10057:28:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(10057)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:10064:15:10064:27:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(10064)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:10250:14:10250:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(10250)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:10253:14:10253:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(10253)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:10425:14:10425:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(10425)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:10437:14:10437:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(10437)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:10441:14:10441:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(10441)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:10469:14:10469:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(10469)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:10606:14:10606:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(10606)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:10616:14:10616:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(10616)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:10762:14:10762:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(10762)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:10772:14:10772:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(10772)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:11606:14:11606:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(11606)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:11623:14:11623:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(11623)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:11627:14:11627:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(11627)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:12037:14:12037:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(12037)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:12276:14:12276:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(12276)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:12281:14:12281:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(12281)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:12486:14:12486:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(12486)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:12511:14:12511:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(12511)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:12735:14:12735:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(12735)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:12743:14:12743:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(12743)</a><!@TM:1760980945> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:13134:14:13134:27:@N:CG334:@XP_MSG">ACX_DEVICE_MANAGER.svp(13134)</a><!@TM:1760980945> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:13146:14:13146:26:@N:CG333:@XP_MSG">ACX_DEVICE_MANAGER.svp(13146)</a><!@TM:1760980945> | Read directive translate_on.
<font color=#A52A2A>@W:<a href="@W:CG104:@XP_HELP">CG104</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:20403:29:20403:30:@W:CG104:@XP_MSG">ACX_DEVICE_MANAGER.svp(20403)</a><!@TM:1760980945> | Unsized number in concatenation is 32 bits</font>
<font color=#A52A2A>@W:<a href="@W:CG104:@XP_HELP">CG104</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:20406:33:20406:34:@W:CG104:@XP_MSG">ACX_DEVICE_MANAGER.svp(20406)</a><!@TM:1760980945> | Unsized number in concatenation is 32 bits</font>
@I::"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv" (library work)
@I:"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":"/home/dev/Dev/elastix_gemm/gemm/src/include/build_timestamp.svh" (library work)
@I:"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_tap_sim.sv" (library work)
@I:"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":"/home/dev/Dev/elastix_gemm/gemm/src/include/BW_BMC_IF.svp" (library work)
@I:"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":"/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv" (library work)
@I:"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":"/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh" (library work)
@I:"/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv":"/home/dev/Dev/elastix_gemm/gemm/src/include/vp815_rev0_led_defines.svh" (library work)
<font color=#A52A2A>@W:<a href="@W:CG921:@XP_HELP">CG921</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:829:11:829:12:@W:CG921:@XP_MSG">elastix_gemm_top.sv(829)</a><!@TM:1760980945> | i is already declared in this scope.</font>
@N: : <!@TM:1760980945> | stack limit increased to max 
Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/gemm_pkg.sv:6:8:6:16:@N:CG364:@XP_MSG">gemm_pkg.sv(6)</a><!@TM:1760980945> | Synthesizing module gemm_pkg in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_jtag_types.sv:43:0:43:7:@N:CG364:@XP_MSG">speedster7t_jtag_types.sv(43)</a><!@TM:1760980945> | Synthesizing module work_/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/device_models/AC7t1500_synplify.sv_unit in library work.
Selecting top level module elastix_gemm_top
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1056:6:1056:16:@W:CG1283:@XP_MSG">elastix_gemm_top.sv(1056)</a><!@TM:1760980945> | Ignoring localparam max_dut_name_chars on the instance and using locally defined value</font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv:2183:4:2183:15:@W:CG1283:@XP_MSG">speedster7t_snapshot_v3.sv(2183)</a><!@TM:1760980945> | Ignoring localparam data_width on the instance and using locally defined value</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:2725:7:2725:23:@N:CG364:@XP_MSG">speedster7t_user_macros_core.sv(2725)</a><!@TM:1760980945> | Synthesizing module ACX_SYNCHRONIZER in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/reset_processor_v2.sv:38:7:38:25:@N:CG364:@XP_MSG">reset_processor_v2.sv(38)</a><!@TM:1760980945> | Synthesizing module reset_processor_v2 in library work.

	NUM_INPUT_RESETS=32'b00000000000000000000000000000111
	IN_RST_PIPE_LENGTH=32'b00000000000000000000000000001000
	SYNC_INPUT_RESETS=32'b00000000000000000000000000000001
	OUT_RST_PIPE_LENGTH=32'b00000000000000000000000000000100
	RESET_OVER_CLOCK=32'b00000000000000000000000000000000
   Generated name = reset_processor_v2_7s_8s_1s_4s_0s
Running optimization stage 1 on reset_processor_v2_7s_8s_1s_4s_0s .......
Finished optimization stage 1 on reset_processor_v2_7s_8s_1s_4s_0s (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 221MB)
@N:<a href="@N:CG637:@XP_HELP">CG637</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:62:10:62:16:@N:CG637:@XP_MSG">nap_interfaces.svh(62)</a><!@TM:1760980945> | Synthesizing interface t_AXI4 in library work

	DATA_WIDTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	LEN_WIDTH=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
   Generated name = t_AXI4_Z4929040
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:67:32:67:39:@N:CL112:@XP_MSG">nap_interfaces.svh(67)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:68:32:68:39:@N:CL112:@XP_MSG">nap_interfaces.svh(68)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:69:32:69:38:@N:CL112:@XP_MSG">nap_interfaces.svh(69)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:70:32:70:37:@N:CL112:@XP_MSG">nap_interfaces.svh(70)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:71:32:71:36:@N:CL112:@XP_MSG">nap_interfaces.svh(71)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:72:32:72:37:@N:CL112:@XP_MSG">nap_interfaces.svh(72)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:73:32:73:39:@N:CL112:@XP_MSG">nap_interfaces.svh(73)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:74:32:74:38:@N:CL112:@XP_MSG">nap_interfaces.svh(74)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:75:32:75:38:@N:CL112:@XP_MSG">nap_interfaces.svh(75)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:76:32:76:40:@N:CL112:@XP_MSG">nap_interfaces.svh(76)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:77:32:77:38:@N:CL112:@XP_MSG">nap_interfaces.svh(77)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:78:32:78:39:@N:CL112:@XP_MSG">nap_interfaces.svh(78)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:79:32:79:38:@N:CL112:@XP_MSG">nap_interfaces.svh(79)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:80:32:80:38:@N:CL112:@XP_MSG">nap_interfaces.svh(80)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:81:32:81:37:@N:CL112:@XP_MSG">nap_interfaces.svh(81)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:82:32:82:37:@N:CL112:@XP_MSG">nap_interfaces.svh(82)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:83:32:83:37:@N:CL112:@XP_MSG">nap_interfaces.svh(83)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:84:32:84:39:@N:CL112:@XP_MSG">nap_interfaces.svh(84)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:85:32:85:37:@N:CL112:@XP_MSG">nap_interfaces.svh(85)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:86:32:86:37:@N:CL112:@XP_MSG">nap_interfaces.svh(86)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:87:32:87:37:@N:CL112:@XP_MSG">nap_interfaces.svh(87)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:88:32:88:38:@N:CL112:@XP_MSG">nap_interfaces.svh(88)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:89:32:89:35:@N:CL112:@XP_MSG">nap_interfaces.svh(89)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:90:32:90:38:@N:CL112:@XP_MSG">nap_interfaces.svh(90)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:91:32:91:37:@N:CL112:@XP_MSG">nap_interfaces.svh(91)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:92:32:92:36:@N:CL112:@XP_MSG">nap_interfaces.svh(92)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:93:32:93:37:@N:CL112:@XP_MSG">nap_interfaces.svh(93)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:94:32:94:39:@N:CL112:@XP_MSG">nap_interfaces.svh(94)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:95:32:95:38:@N:CL112:@XP_MSG">nap_interfaces.svh(95)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:96:32:96:38:@N:CL112:@XP_MSG">nap_interfaces.svh(96)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:97:32:97:39:@N:CL112:@XP_MSG">nap_interfaces.svh(97)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:98:32:98:40:@N:CL112:@XP_MSG">nap_interfaces.svh(98)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:99:32:99:38:@N:CL112:@XP_MSG">nap_interfaces.svh(99)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:100:32:100:39:@N:CL112:@XP_MSG">nap_interfaces.svh(100)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:101:32:101:38:@N:CL112:@XP_MSG">nap_interfaces.svh(101)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:102:32:102:38:@N:CL112:@XP_MSG">nap_interfaces.svh(102)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:103:32:103:38:@N:CL112:@XP_MSG">nap_interfaces.svh(103)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:104:32:104:37:@N:CL112:@XP_MSG">nap_interfaces.svh(104)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:105:32:105:35:@N:CL112:@XP_MSG">nap_interfaces.svh(105)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
Running optimization stage 1 on t_AXI4_Z4929040 .......
Finished optimization stage 1 on t_AXI4_Z4929040 (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 221MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:962:7:962:25:@N:CG364:@XP_MSG">speedster7t_user_macros_core.sv(962)</a><!@TM:1760980945> | Synthesizing module ACX_NAP_AXI_MASTER in library work.
Running optimization stage 1 on ACX_NAP_AXI_MASTER .......
Finished optimization stage 1 on ACX_NAP_AXI_MASTER (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 221MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/nap_initiator_wrapper.sv:32:7:32:28:@N:CG364:@XP_MSG">nap_initiator_wrapper.sv(32)</a><!@TM:1760980945> | Synthesizing module nap_initiator_wrapper in library work.

	COLUMN=4'bxxxx
	ROW=4'bxxxx
	N2S_ARB_SCHED=32'b11111111111111111111111111111111
	S2N_ARB_SCHED=32'b11111111111111111111111111111111
   Generated name = nap_initiator_wrapper_Z3055970
Running optimization stage 1 on nap_initiator_wrapper_Z3055970 .......
Finished optimization stage 1 on nap_initiator_wrapper_Z3055970 (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 221MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv:36:7:36:24:@N:CG364:@XP_MSG">reg_control_block.sv(36)</a><!@TM:1760980945> | Synthesizing module reg_control_block in library work.

	NUM_USER_REGS=32'b00000000000000000000000010001011
	IN_REGS_PIPE=32'b00000000000000000000000000000001
	OUT_REGS_PIPE=32'b00000000000000000000000000000001
	ENABLE_PCIE_DMA_ACCEL=32'b00000000000000000000000000000000
	AXI_DATA_WIDTH=32'b00000000000000000000000100000000
	AXI_STRB_WIDTH=32'b00000000000000000000000000100000
	MAGIC_VAL_ADDR=24'b000000000000000000000000
	DBI_RDATA_ADDR=24'b000000000000000000101100
	DBI_READ_TH_ADDR=24'b000000000000000000110100
   Generated name = reg_control_block_139s_1s_1s_0s_256s_32s_0_44_52
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv:139:28:139:57:@W:CG133:@XP_MSG">reg_control_block.sv(139)</a><!@TM:1760980945> | Object dma_accel_read_zero_threshold is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on reg_control_block_139s_1s_1s_0s_256s_32s_0_44_52 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv:363:8:363:14:@W:CL169:@XP_MSG">reg_control_block.sv(363)</a><!@TM:1760980945> | Pruning unused register gb_decode.jj[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv:169:4:169:10:@W:CL169:@XP_MSG">reg_control_block.sv(169)</a><!@TM:1760980945> | Pruning unused register new_read. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv:169:4:169:10:@W:CL169:@XP_MSG">reg_control_block.sv(169)</a><!@TM:1760980945> | Pruning unused register pcie_dbi_w_access. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv:169:4:169:10:@N:CL189:@XP_MSG">reg_control_block.sv(169)</a><!@TM:1760980945> | Register bit pcie_dbi_r_access is always 0.
Finished optimization stage 1 on reg_control_block_139s_1s_1s_0s_256s_32s_0_44_52 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/shift_reg.sv:35:7:35:16:@N:CG364:@XP_MSG">shift_reg.sv(35)</a><!@TM:1760980945> | Synthesizing module shift_reg in library work.

	LENGTH=32'b00000000000000000000000000000101
	WIDTH=32'b00000000000000000000000000001000
	NOKEEP=32'b00000000000000000000000000000000
	RESET_ALL=32'b00000000000000000000000000000000
   Generated name = shift_reg_5s_8s_0s_0s
Running optimization stage 1 on shift_reg_5s_8s_0s_0s .......
Finished optimization stage 1 on shift_reg_5s_8s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 271MB)
@N:<a href="@N:CG637:@XP_HELP">CG637</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:62:10:62:16:@N:CG637:@XP_MSG">nap_interfaces.svh(62)</a><!@TM:1760980945> | Synthesizing interface t_AXI4 in library work

	DATA_WIDTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	LEN_WIDTH=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
   Generated name = t_AXI4_Z4929041
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:67:32:67:39:@N:CL112:@XP_MSG">nap_interfaces.svh(67)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:68:32:68:39:@N:CL112:@XP_MSG">nap_interfaces.svh(68)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:69:32:69:38:@N:CL112:@XP_MSG">nap_interfaces.svh(69)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:70:32:70:37:@N:CL112:@XP_MSG">nap_interfaces.svh(70)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:71:32:71:36:@N:CL112:@XP_MSG">nap_interfaces.svh(71)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:72:32:72:37:@N:CL112:@XP_MSG">nap_interfaces.svh(72)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:73:32:73:39:@N:CL112:@XP_MSG">nap_interfaces.svh(73)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:74:32:74:38:@N:CL112:@XP_MSG">nap_interfaces.svh(74)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:75:32:75:38:@N:CL112:@XP_MSG">nap_interfaces.svh(75)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:76:32:76:40:@N:CL112:@XP_MSG">nap_interfaces.svh(76)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:77:32:77:38:@N:CL112:@XP_MSG">nap_interfaces.svh(77)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:78:32:78:39:@N:CL112:@XP_MSG">nap_interfaces.svh(78)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:79:32:79:38:@N:CL112:@XP_MSG">nap_interfaces.svh(79)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:80:32:80:38:@N:CL112:@XP_MSG">nap_interfaces.svh(80)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:81:32:81:37:@N:CL112:@XP_MSG">nap_interfaces.svh(81)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:82:32:82:37:@N:CL112:@XP_MSG">nap_interfaces.svh(82)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:83:32:83:37:@N:CL112:@XP_MSG">nap_interfaces.svh(83)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:84:32:84:39:@N:CL112:@XP_MSG">nap_interfaces.svh(84)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:85:32:85:37:@N:CL112:@XP_MSG">nap_interfaces.svh(85)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:86:32:86:37:@N:CL112:@XP_MSG">nap_interfaces.svh(86)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:87:32:87:37:@N:CL112:@XP_MSG">nap_interfaces.svh(87)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:88:32:88:38:@N:CL112:@XP_MSG">nap_interfaces.svh(88)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:89:32:89:35:@N:CL112:@XP_MSG">nap_interfaces.svh(89)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:90:32:90:38:@N:CL112:@XP_MSG">nap_interfaces.svh(90)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:91:32:91:37:@N:CL112:@XP_MSG">nap_interfaces.svh(91)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:92:32:92:36:@N:CL112:@XP_MSG">nap_interfaces.svh(92)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:93:32:93:37:@N:CL112:@XP_MSG">nap_interfaces.svh(93)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:94:32:94:39:@N:CL112:@XP_MSG">nap_interfaces.svh(94)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:95:32:95:38:@N:CL112:@XP_MSG">nap_interfaces.svh(95)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:96:32:96:38:@N:CL112:@XP_MSG">nap_interfaces.svh(96)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:97:32:97:39:@N:CL112:@XP_MSG">nap_interfaces.svh(97)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:98:32:98:40:@N:CL112:@XP_MSG">nap_interfaces.svh(98)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:99:32:99:38:@N:CL112:@XP_MSG">nap_interfaces.svh(99)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:100:32:100:39:@N:CL112:@XP_MSG">nap_interfaces.svh(100)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:101:32:101:38:@N:CL112:@XP_MSG">nap_interfaces.svh(101)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:102:32:102:38:@N:CL112:@XP_MSG">nap_interfaces.svh(102)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:103:32:103:38:@N:CL112:@XP_MSG">nap_interfaces.svh(103)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:104:32:104:37:@N:CL112:@XP_MSG">nap_interfaces.svh(104)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:105:32:105:35:@N:CL112:@XP_MSG">nap_interfaces.svh(105)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
Running optimization stage 1 on t_AXI4_Z4929041 .......
Finished optimization stage 1 on t_AXI4_Z4929041 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/nap_initiator_wrapper.sv:32:7:32:28:@N:CG364:@XP_MSG">nap_initiator_wrapper.sv(32)</a><!@TM:1760980945> | Synthesizing module nap_initiator_wrapper in library work.

	COLUMN=32'b00000000000000000000000000000011
	ROW=32'b00000000000000000000000000000101
	N2S_ARB_SCHED=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	S2N_ARB_SCHED=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
   Generated name = nap_initiator_wrapper_Z2936930
Running optimization stage 1 on nap_initiator_wrapper_Z2936930 .......
Finished optimization stage 1 on nap_initiator_wrapper_Z2936930 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_BRAM72K_SDP.sv:1082:7:1082:22:@N:CG364:@XP_MSG">speedster7t_user_macros_BRAM72K_SDP.sv(1082)</a><!@TM:1760980945> | Synthesizing module ACX_BRAM72K_SDP in library work.
Running optimization stage 1 on ACX_BRAM72K_SDP .......
Finished optimization stage 1 on ACX_BRAM72K_SDP (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:2959:7:2959:25:@N:CG364:@XP_MSG">speedster7t_user_macros_core.sv(2959)</a><!@TM:1760980945> | Synthesizing module ACX_PROBE_POINT256 in library work.
Running optimization stage 1 on ACX_PROBE_POINT256 .......
Finished optimization stage 1 on ACX_PROBE_POINT256 (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:2980:7:2980:22:@N:CG364:@XP_MSG">speedster7t_user_macros_core.sv(2980)</a><!@TM:1760980945> | Synthesizing module ACX_PROBE_POINT in library work.

	width=32'b00000000000000000000000000001100
	tag=96'b011000100111001001100001011011010101111101110010011100110111000001011111011001000110110101100001
   Generated name = ACX_PROBE_POINT_12s_bram_rsp_dma
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:2986:15:2986:18:@W:CS263:@XP_MSG">speedster7t_user_macros_core.sv(2986)</a><!@TM:1760980945> | Port-width mismatch for port din. The port definition is 256 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.</font>
Running optimization stage 1 on ACX_PROBE_POINT_12s_bram_rsp_dma .......
Finished optimization stage 1 on ACX_PROBE_POINT_12s_bram_rsp_dma (CPU Time 0h:00m:00s, Memory Used current: 263MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:29:7:29:22:@N:CG364:@XP_MSG">dma_bram_bridge.sv(29)</a><!@TM:1760980945> | Synthesizing module dma_bram_bridge in library work.

	TGT_DATA_WIDTH=32'b00000000000000000000000100000000
	TGT_ADDR_WIDTH=32'b00000000000000000000000000011100
	NAP_COL=32'b00000000000000000000000000000011
	NAP_ROW=32'b00000000000000000000000000000101
	NAP_N2S_ARB_SCHED=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	NAP_S2N_ARB_SCHED=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	PROBE_NAME=96'b011000100111001001100001011011010101111101110010011100110111000001011111011001000110110101100001
	AXI4_ID_WIDTH=32'b00000000000000000000000000001000
	AXI4_RESPONDER_ADDR_WIDTH=32'b00000000000000000000000000001001
	NAP_DATA_WIDTH=32'b00000000000000000000000100000000
	NAP_ADDR_WIDTH=32'b00000000000000000000000000011100
   Generated name = dma_bram_bridge_Z540760
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:428:28:428:40:@N:CG179:@XP_MSG">dma_bram_bridge.sv(428)</a><!@TM:1760980945> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:492:44:492:49:@N:CG179:@XP_MSG">dma_bram_bridge.sv(492)</a><!@TM:1760980945> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:493:42:493:45:@N:CG179:@XP_MSG">dma_bram_bridge.sv(493)</a><!@TM:1760980945> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:494:45:494:51:@N:CG179:@XP_MSG">dma_bram_bridge.sv(494)</a><!@TM:1760980945> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:517:44:517:49:@N:CG179:@XP_MSG">dma_bram_bridge.sv(517)</a><!@TM:1760980945> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:534:44:534:49:@N:CG179:@XP_MSG">dma_bram_bridge.sv(534)</a><!@TM:1760980945> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG505:@XP_HELP">CG505</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:646:28:646:34:@W:CG505:@XP_MSG">dma_bram_bridge.sv(646)</a><!@TM:1760980945> | Ignoring system task $error. Supported only within an assertion</font>
Running optimization stage 1 on dma_bram_bridge_Z540760 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:724:3:724:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(724)</a><!@TM:1760980945> | Pruning unused register xact_aw_len[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:724:3:724:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(724)</a><!@TM:1760980945> | Pruning unused register xact_aw_burst[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:612:3:612:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(612)</a><!@TM:1760980945> | Pruning unused register xact_write_valid_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:612:3:612:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(612)</a><!@TM:1760980945> | Pruning unused register aw_sequence_error. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:453:3:453:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(453)</a><!@TM:1760980945> | Pruning unused register xact_ar_burst[1:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on dma_bram_bridge_Z540760 (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 271MB)
@N:<a href="@N:CG637:@XP_HELP">CG637</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:62:10:62:16:@N:CG637:@XP_MSG">nap_interfaces.svh(62)</a><!@TM:1760980945> | Synthesizing interface t_AXI4 in library work

	DATA_WIDTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	LEN_WIDTH=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
   Generated name = t_AXI4_Z4929042
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:67:32:67:39:@N:CL112:@XP_MSG">nap_interfaces.svh(67)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:68:32:68:39:@N:CL112:@XP_MSG">nap_interfaces.svh(68)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:69:32:69:38:@N:CL112:@XP_MSG">nap_interfaces.svh(69)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:70:32:70:37:@N:CL112:@XP_MSG">nap_interfaces.svh(70)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:71:32:71:36:@N:CL112:@XP_MSG">nap_interfaces.svh(71)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:72:32:72:37:@N:CL112:@XP_MSG">nap_interfaces.svh(72)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:73:32:73:39:@N:CL112:@XP_MSG">nap_interfaces.svh(73)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:74:32:74:38:@N:CL112:@XP_MSG">nap_interfaces.svh(74)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:75:32:75:38:@N:CL112:@XP_MSG">nap_interfaces.svh(75)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:76:32:76:40:@N:CL112:@XP_MSG">nap_interfaces.svh(76)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:77:32:77:38:@N:CL112:@XP_MSG">nap_interfaces.svh(77)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:78:32:78:39:@N:CL112:@XP_MSG">nap_interfaces.svh(78)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:79:32:79:38:@N:CL112:@XP_MSG">nap_interfaces.svh(79)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:80:32:80:38:@N:CL112:@XP_MSG">nap_interfaces.svh(80)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:81:32:81:37:@N:CL112:@XP_MSG">nap_interfaces.svh(81)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:82:32:82:37:@N:CL112:@XP_MSG">nap_interfaces.svh(82)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:83:32:83:37:@N:CL112:@XP_MSG">nap_interfaces.svh(83)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:84:32:84:39:@N:CL112:@XP_MSG">nap_interfaces.svh(84)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:85:32:85:37:@N:CL112:@XP_MSG">nap_interfaces.svh(85)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:86:32:86:37:@N:CL112:@XP_MSG">nap_interfaces.svh(86)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:87:32:87:37:@N:CL112:@XP_MSG">nap_interfaces.svh(87)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output
@N:<a href="@N:CL112:@XP_HELP">CL112</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:88:32:88:38:@N:CL112:@XP_MSG">nap_interfaces.svh(88)</a><!@TM:1760980945> | Bi-directional port is being changed to input as port has no output

Only the first 100 messages of id 'CL112' are reported. To see all messages use 'report_messages -log /home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/rev_acx/synlog/elastix_gemm_top_impl_1_compiler.srr -id CL112' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL112} -count unlimited' in the Tcl shell.
Running optimization stage 1 on t_AXI4_Z4929042 .......
Finished optimization stage 1 on t_AXI4_Z4929042 (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/nap_initiator_wrapper.sv:32:7:32:28:@N:CG364:@XP_MSG">nap_initiator_wrapper.sv(32)</a><!@TM:1760980945> | Synthesizing module nap_initiator_wrapper in library work.

	COLUMN=32'b00000000000000000000000000001001
	ROW=32'b00000000000000000000000000000111
	N2S_ARB_SCHED=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	S2N_ARB_SCHED=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
   Generated name = nap_initiator_wrapper_Z692530
Running optimization stage 1 on nap_initiator_wrapper_Z692530 .......
Finished optimization stage 1 on nap_initiator_wrapper_Z692530 (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:2980:7:2980:22:@N:CG364:@XP_MSG">speedster7t_user_macros_core.sv(2980)</a><!@TM:1760980945> | Synthesizing module ACX_PROBE_POINT in library work.

	width=32'b00000000000000000000000000001100
	tag=88'b0110001001110010011000010110110101011111011100100111001101110000010111110110010001101100
   Generated name = ACX_PROBE_POINT_12s_bram_rsp_dl
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:2986:15:2986:18:@W:CS263:@XP_MSG">speedster7t_user_macros_core.sv(2986)</a><!@TM:1760980945> | Port-width mismatch for port din. The port definition is 256 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.</font>
Running optimization stage 1 on ACX_PROBE_POINT_12s_bram_rsp_dl .......
Finished optimization stage 1 on ACX_PROBE_POINT_12s_bram_rsp_dl (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:29:7:29:22:@N:CG364:@XP_MSG">dma_bram_bridge.sv(29)</a><!@TM:1760980945> | Synthesizing module dma_bram_bridge in library work.

	TGT_DATA_WIDTH=32'b00000000000000000000000100000000
	TGT_ADDR_WIDTH=32'b00000000000000000000000000011100
	NAP_COL=32'b00000000000000000000000000001001
	NAP_ROW=32'b00000000000000000000000000000111
	NAP_N2S_ARB_SCHED=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	NAP_S2N_ARB_SCHED=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	PROBE_NAME=88'b0110001001110010011000010110110101011111011100100111001101110000010111110110010001101100
	AXI4_ID_WIDTH=32'b00000000000000000000000000001000
	AXI4_RESPONDER_ADDR_WIDTH=32'b00000000000000000000000000001001
	NAP_DATA_WIDTH=32'b00000000000000000000000100000000
	NAP_ADDR_WIDTH=32'b00000000000000000000000000011100
   Generated name = dma_bram_bridge_Z2278420
<font color=#A52A2A>@W:<a href="@W:CG505:@XP_HELP">CG505</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:646:28:646:34:@W:CG505:@XP_MSG">dma_bram_bridge.sv(646)</a><!@TM:1760980945> | Ignoring system task $error. Supported only within an assertion</font>
Running optimization stage 1 on dma_bram_bridge_Z2278420 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:724:3:724:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(724)</a><!@TM:1760980945> | Pruning unused register xact_aw_len[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:724:3:724:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(724)</a><!@TM:1760980945> | Pruning unused register xact_aw_burst[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:612:3:612:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(612)</a><!@TM:1760980945> | Pruning unused register xact_write_valid_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:612:3:612:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(612)</a><!@TM:1760980945> | Pruning unused register aw_sequence_error. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:453:3:453:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(453)</a><!@TM:1760980945> | Pruning unused register xact_ar_burst[1:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on dma_bram_bridge_Z2278420 (CPU Time 0h:00m:00s, Memory Used current: 270MB peak: 271MB)
@N:<a href="@N:CG637:@XP_HELP">CG637</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:62:10:62:16:@N:CG637:@XP_MSG">nap_interfaces.svh(62)</a><!@TM:1760980945> | Synthesizing interface t_AXI4 in library work

	DATA_WIDTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000011100
	LEN_WIDTH=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
   Generated name = t_AXI4_Z4929043
Running optimization stage 1 on t_AXI4_Z4929043 .......
Finished optimization stage 1 on t_AXI4_Z4929043 (CPU Time 0h:00m:00s, Memory Used current: 270MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/nap_initiator_wrapper.sv:32:7:32:28:@N:CG364:@XP_MSG">nap_initiator_wrapper.sv(32)</a><!@TM:1760980945> | Synthesizing module nap_initiator_wrapper in library work.

	COLUMN=32'b00000000000000000000000000000111
	ROW=32'b00000000000000000000000000000111
	N2S_ARB_SCHED=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	S2N_ARB_SCHED=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
   Generated name = nap_initiator_wrapper_Z3188510
Running optimization stage 1 on nap_initiator_wrapper_Z3188510 .......
Finished optimization stage 1 on nap_initiator_wrapper_Z3188510 (CPU Time 0h:00m:00s, Memory Used current: 270MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:2980:7:2980:22:@N:CG364:@XP_MSG">speedster7t_user_macros_core.sv(2980)</a><!@TM:1760980945> | Synthesizing module ACX_PROBE_POINT in library work.

	width=32'b00000000000000000000000000001100
	tag=96'b011000100111001001100001011011010101111101110010011100110111000001011111011000010111010001110101
   Generated name = ACX_PROBE_POINT_12s_bram_rsp_atu
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:2986:15:2986:18:@W:CS263:@XP_MSG">speedster7t_user_macros_core.sv(2986)</a><!@TM:1760980945> | Port-width mismatch for port din. The port definition is 256 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.</font>
Running optimization stage 1 on ACX_PROBE_POINT_12s_bram_rsp_atu .......
Finished optimization stage 1 on ACX_PROBE_POINT_12s_bram_rsp_atu (CPU Time 0h:00m:00s, Memory Used current: 270MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:34:7:34:25:@N:CG364:@XP_MSG">axi_bram_responder.sv(34)</a><!@TM:1760980945> | Synthesizing module axi_bram_responder in library work.

	TGT_DATA_WIDTH=32'b00000000000000000000000100000000
	TGT_ADDR_WIDTH=32'b00000000000000000000000000011100
	NAP_COL=32'b00000000000000000000000000000111
	NAP_ROW=32'b00000000000000000000000000000111
	NAP_N2S_ARB_SCHED=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	NAP_S2N_ARB_SCHED=32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	PROBE_NAME=96'b011000100111001001100001011011010101111101110010011100110111000001011111011000010111010001110101
	AXI4_ID_WIDTH=32'b00000000000000000000000000001000
	AXI4_RESPONDER_ADDR_WIDTH=32'b00000000000000000000000000001001
	NAP_DATA_WIDTH=32'b00000000000000000000000100000000
	NAP_ADDR_WIDTH=32'b00000000000000000000000000011100
   Generated name = axi_bram_responder_Z3514710
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:385:28:385:40:@N:CG179:@XP_MSG">axi_bram_responder.sv(385)</a><!@TM:1760980945> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:449:44:449:49:@N:CG179:@XP_MSG">axi_bram_responder.sv(449)</a><!@TM:1760980945> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:450:42:450:45:@N:CG179:@XP_MSG">axi_bram_responder.sv(450)</a><!@TM:1760980945> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:451:45:451:51:@N:CG179:@XP_MSG">axi_bram_responder.sv(451)</a><!@TM:1760980945> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:474:44:474:49:@N:CG179:@XP_MSG">axi_bram_responder.sv(474)</a><!@TM:1760980945> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:491:44:491:49:@N:CG179:@XP_MSG">axi_bram_responder.sv(491)</a><!@TM:1760980945> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG505:@XP_HELP">CG505</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:603:28:603:34:@W:CG505:@XP_MSG">axi_bram_responder.sv(603)</a><!@TM:1760980945> | Ignoring system task $error. Supported only within an assertion</font>
Running optimization stage 1 on axi_bram_responder_Z3514710 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:672:3:672:9:@W:CL169:@XP_MSG">axi_bram_responder.sv(672)</a><!@TM:1760980945> | Pruning unused register xact_aw_len[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:672:3:672:9:@W:CL169:@XP_MSG">axi_bram_responder.sv(672)</a><!@TM:1760980945> | Pruning unused register xact_aw_burst[1:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:569:3:569:9:@W:CL169:@XP_MSG">axi_bram_responder.sv(569)</a><!@TM:1760980945> | Pruning unused register xact_write_valid_d. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:569:3:569:9:@W:CL169:@XP_MSG">axi_bram_responder.sv(569)</a><!@TM:1760980945> | Pruning unused register aw_sequence_error. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:410:3:410:9:@W:CL169:@XP_MSG">axi_bram_responder.sv(410)</a><!@TM:1760980945> | Pruning unused register xact_ar_burst[1:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on axi_bram_responder_Z3514710 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv:29:7:29:14:@N:CG364:@XP_MSG">irq_gen.sv(29)</a><!@TM:1760980945> | Synthesizing module irq_gen in library work.

	NUM_CHANNELS=32'b00000000000000000000000000000010
	NUM_REGS=32'b00000000000000000000000000000110
	CH_REGS_NUM=32'b00000000000000000000000000000011
	CONTROL_REG=32'b00000000000000000000000000000000
	PERIOD_REG=32'b00000000000000000000000000000001
	IRQ_REG=32'b00000000000000000000000000000010
	CLK_CYCLE_CNT_1MS=32'b00000000000000110000110101000000
   Generated name = irq_gen_2s_6s_3s_0s_1s_2s_200000
Running optimization stage 1 on irq_gen_2s_6s_3s_0s_1s_2s_200000 .......
Finished optimization stage 1 on irq_gen_2s_6s_3s_0s_1s_2s_200000 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N:<a href="@N:CG637:@XP_HELP">CG637</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:62:10:62:16:@N:CG637:@XP_MSG">nap_interfaces.svh(62)</a><!@TM:1760980945> | Synthesizing interface t_AXI4 in library work

	DATA_WIDTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000101010
	LEN_WIDTH=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
   Generated name = t_AXI4_Z3548520
Running optimization stage 1 on t_AXI4_Z3548520 .......
Finished optimization stage 1 on t_AXI4_Z3548520 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:1018:7:1018:20:@N:CG364:@XP_MSG">speedster7t_user_macros_core.sv(1018)</a><!@TM:1760980945> | Synthesizing module NAP_AXI_SLAVE in library work.
Running optimization stage 1 on NAP_AXI_SLAVE .......
Finished optimization stage 1 on NAP_AXI_SLAVE (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:1879:7:1879:24:@N:CG364:@XP_MSG">speedster7t_user_macros_core.sv(1879)</a><!@TM:1760980945> | Synthesizing module ACX_NAP_AXI_SLAVE in library work.

	att_ddr_0=7'b0000000
	att_ddr_1=7'b0000001
	att_ddr_10=7'b0001010
	att_ddr_100=7'b1100100
	att_ddr_101=7'b1100101
	att_ddr_102=7'b1100110
	att_ddr_103=7'b1100111
	att_ddr_104=7'b1101000
	att_ddr_105=7'b1101001
	att_ddr_106=7'b1101010
	att_ddr_107=7'b1101011
	att_ddr_108=7'b1101100
	att_ddr_109=7'b1101101
	att_ddr_11=7'b0001011
	att_ddr_110=7'b1101110
	att_ddr_111=7'b1101111
	att_ddr_112=7'b1110000
	att_ddr_113=7'b1110001
	att_ddr_114=7'b1110010
	att_ddr_115=7'b1110011
	att_ddr_116=7'b1110100
	att_ddr_117=7'b1110101
	att_ddr_118=7'b1110110
	att_ddr_119=7'b1110111
	att_ddr_12=7'b0001100
	att_ddr_120=7'b1111000
	att_ddr_121=7'b1111001
	att_ddr_122=7'b1111010
	att_ddr_123=7'b1111011
	att_ddr_124=7'b1111100
	att_ddr_125=7'b1111101
	att_ddr_126=7'b1111110
	att_ddr_127=7'b1111111
	att_ddr_13=7'b0001101
	att_ddr_14=7'b0001110
	att_ddr_15=7'b0001111
	att_ddr_16=7'b0010000
	att_ddr_17=7'b0010001
	att_ddr_18=7'b0010010
	att_ddr_19=7'b0010011
	att_ddr_2=7'b0000010
	att_ddr_20=7'b0010100
	att_ddr_21=7'b0010101
	att_ddr_22=7'b0010110
	att_ddr_23=7'b0010111
	att_ddr_24=7'b0011000
	att_ddr_25=7'b0011001
	att_ddr_26=7'b0011010
	att_ddr_27=7'b0011011
	att_ddr_28=7'b0011100
	att_ddr_29=7'b0011101
	att_ddr_3=7'b0000011
	att_ddr_30=7'b0011110
	att_ddr_31=7'b0011111
	att_ddr_32=7'b0100000
	att_ddr_33=7'b0100001
	att_ddr_34=7'b0100010
	att_ddr_35=7'b0100011
	att_ddr_36=7'b0100100
	att_ddr_37=7'b0100101
	att_ddr_38=7'b0100110
	att_ddr_39=7'b0100111
	att_ddr_4=7'b0000100
	att_ddr_40=7'b0101000
	att_ddr_41=7'b0101001
	att_ddr_42=7'b0101010
	att_ddr_43=7'b0101011
	att_ddr_44=7'b0101100
	att_ddr_45=7'b0101101
	att_ddr_46=7'b0101110
	att_ddr_47=7'b0101111
	att_ddr_48=7'b0110000
	att_ddr_49=7'b0110001
	att_ddr_5=7'b0000101
	att_ddr_50=7'b0110010
	att_ddr_51=7'b0110011
	att_ddr_52=7'b0110100
	att_ddr_53=7'b0110101
	att_ddr_54=7'b0110110
	att_ddr_55=7'b0110111
	att_ddr_56=7'b0111000
	att_ddr_57=7'b0111001
	att_ddr_58=7'b0111010
	att_ddr_59=7'b0111011
	att_ddr_6=7'b0000110
	att_ddr_60=7'b0111100
	att_ddr_61=7'b0111101
	att_ddr_62=7'b0111110
	att_ddr_63=7'b0111111
	att_ddr_64=7'b1000000
	att_ddr_65=7'b1000001
	att_ddr_66=7'b1000010
	att_ddr_67=7'b1000011
	att_ddr_68=7'b1000100
	att_ddr_69=7'b1000101
	att_ddr_7=7'b0000111
	att_ddr_70=7'b1000110
	att_ddr_71=7'b1000111
	att_ddr_72=7'b1001000
	att_ddr_73=7'b1001001
	att_ddr_74=7'b1001010
	att_ddr_75=7'b1001011
	att_ddr_76=7'b1001100
	att_ddr_77=7'b1001101
	att_ddr_78=7'b1001110
	att_ddr_79=7'b1001111
	att_ddr_8=7'b0001000
	att_ddr_80=7'b1010000
	att_ddr_81=7'b1010001
	att_ddr_82=7'b1010010
	att_ddr_83=7'b1010011
	att_ddr_84=7'b1010100
	att_ddr_85=7'b1010101
	att_ddr_86=7'b1010110
	att_ddr_87=7'b1010111
	att_ddr_88=7'b1011000
	att_ddr_89=7'b1011001
	att_ddr_9=7'b0001001
	att_ddr_90=7'b1011010
	att_ddr_91=7'b1011011
	att_ddr_92=7'b1011100
	att_ddr_93=7'b1011101
	att_ddr_94=7'b1011110
	att_ddr_95=7'b1011111
	att_ddr_96=7'b1100000
	att_ddr_97=7'b1100001
	att_ddr_98=7'b1100010
	att_ddr_99=7'b1100011
	att_gddr_0=7'b0000000
	att_gddr_1=7'b0000001
	att_gddr_10=7'b0001010
	att_gddr_100=7'b1100100
	att_gddr_101=7'b1100101
	att_gddr_102=7'b1100110
	att_gddr_103=7'b1100111
	att_gddr_104=7'b1101000
	att_gddr_105=7'b1101001
	att_gddr_106=7'b1101010
	att_gddr_107=7'b1101011
	att_gddr_108=7'b1101100
	att_gddr_109=7'b1101101
	att_gddr_11=7'b0001011
	att_gddr_110=7'b1101110
	att_gddr_111=7'b1101111
	att_gddr_112=7'b1110000
	att_gddr_113=7'b1110001
	att_gddr_114=7'b1110010
	att_gddr_115=7'b1110011
	att_gddr_116=7'b1110100
	att_gddr_117=7'b1110101
	att_gddr_118=7'b1110110
	att_gddr_119=7'b1110111
	att_gddr_12=7'b0001100
	att_gddr_120=7'b1111000
	att_gddr_121=7'b1111001
	att_gddr_122=7'b1111010
	att_gddr_123=7'b1111011
	att_gddr_124=7'b1111100
	att_gddr_125=7'b1111101
	att_gddr_126=7'b1111110
	att_gddr_127=7'b1111111
	att_gddr_13=7'b0001101
	att_gddr_14=7'b0001110
	att_gddr_15=7'b0001111
	att_gddr_16=7'b0010000
	att_gddr_17=7'b0010001
	att_gddr_18=7'b0010010
	att_gddr_19=7'b0010011
	att_gddr_2=7'b0000010
	att_gddr_20=7'b0010100
	att_gddr_21=7'b0010101
	att_gddr_22=7'b0010110
	att_gddr_23=7'b0010111
	att_gddr_24=7'b0011000
	att_gddr_25=7'b0011001
	att_gddr_26=7'b0011010
	att_gddr_27=7'b0011011
	att_gddr_28=7'b0011100
	att_gddr_29=7'b0011101
	att_gddr_3=7'b0000011
	att_gddr_30=7'b0011110
	att_gddr_31=7'b0011111
	att_gddr_32=7'b0100000
	att_gddr_33=7'b0100001
	att_gddr_34=7'b0100010
	att_gddr_35=7'b0100011
	att_gddr_36=7'b0100100
	att_gddr_37=7'b0100101
	att_gddr_38=7'b0100110
	att_gddr_39=7'b0100111
	att_gddr_4=7'b0000100
	att_gddr_40=7'b0101000
	att_gddr_41=7'b0101001
	att_gddr_42=7'b0101010
	att_gddr_43=7'b0101011
	att_gddr_44=7'b0101100
	att_gddr_45=7'b0101101
	att_gddr_46=7'b0101110
	att_gddr_47=7'b0101111
	att_gddr_48=7'b0110000
	att_gddr_49=7'b0110001
	att_gddr_5=7'b0000101
	att_gddr_50=7'b0110010
	att_gddr_51=7'b0110011
	att_gddr_52=7'b0110100
	att_gddr_53=7'b0110101
	att_gddr_54=7'b0110110
	att_gddr_55=7'b0110111
	att_gddr_56=7'b0111000
	att_gddr_57=7'b0111001
	att_gddr_58=7'b0111010
	att_gddr_59=7'b0111011
	att_gddr_6=7'b0000110
	att_gddr_60=7'b0111100
	att_gddr_61=7'b0111101
	att_gddr_62=7'b0111110
	att_gddr_63=7'b0111111
	att_gddr_64=7'b1000000
	att_gddr_65=7'b1000001
	att_gddr_66=7'b1000010
	att_gddr_67=7'b1000011
	att_gddr_68=7'b1000100
	att_gddr_69=7'b1000101
	att_gddr_7=7'b0000111
	att_gddr_70=7'b1000110
	att_gddr_71=7'b1000111
	att_gddr_72=7'b1001000
	att_gddr_73=7'b1001001
	att_gddr_74=7'b1001010
	att_gddr_75=7'b1001011
	att_gddr_76=7'b1001100
	att_gddr_77=7'b1001101
	att_gddr_78=7'b1001110
	att_gddr_79=7'b1001111
	att_gddr_8=7'b0001000
	att_gddr_80=7'b1010000
	att_gddr_81=7'b1010001
	att_gddr_82=7'b1010010
	att_gddr_83=7'b1010011
	att_gddr_84=7'b1010100
	att_gddr_85=7'b1010101
	att_gddr_86=7'b1010110
	att_gddr_87=7'b1010111
	att_gddr_88=7'b1011000
	att_gddr_89=7'b1011001
	att_gddr_9=7'b0001001
	att_gddr_90=7'b1011010
	att_gddr_91=7'b1011011
	att_gddr_92=7'b1011100
	att_gddr_93=7'b1011101
	att_gddr_94=7'b1011110
	att_gddr_95=7'b1011111
	att_gddr_96=7'b1100000
	att_gddr_97=7'b1100001
	att_gddr_98=7'b1100010
	att_gddr_99=7'b1100011
	att_nap_0=7'b0000000
	att_nap_1=7'b0000001
	att_nap_10=7'b0001010
	att_nap_11=7'b0001011
	att_nap_12=7'b0001100
	att_nap_13=7'b0001101
	att_nap_14=7'b0001110
	att_nap_15=7'b0001111
	att_nap_16=7'b0010000
	att_nap_17=7'b0010001
	att_nap_18=7'b0010010
	att_nap_19=7'b0010011
	att_nap_2=7'b0000010
	att_nap_20=7'b0010100
	att_nap_21=7'b0010101
	att_nap_22=7'b0010110
	att_nap_23=7'b0010111
	att_nap_24=7'b0011000
	att_nap_25=7'b0011001
	att_nap_26=7'b0011010
	att_nap_27=7'b0011011
	att_nap_28=7'b0011100
	att_nap_29=7'b0011101
	att_nap_3=7'b0000011
	att_nap_30=7'b0011110
	att_nap_31=7'b0011111
	att_nap_32=7'b0100000
	att_nap_33=7'b0100001
	att_nap_34=7'b0100010
	att_nap_35=7'b0100011
	att_nap_36=7'b0100100
	att_nap_37=7'b0100101
	att_nap_38=7'b0100110
	att_nap_39=7'b0100111
	att_nap_4=7'b0000100
	att_nap_40=7'b0101000
	att_nap_41=7'b0101001
	att_nap_42=7'b0101010
	att_nap_43=7'b0101011
	att_nap_44=7'b0101100
	att_nap_45=7'b0101101
	att_nap_46=7'b0101110
	att_nap_47=7'b0101111
	att_nap_48=7'b0110000
	att_nap_49=7'b0110001
	att_nap_5=7'b0000101
	att_nap_50=7'b0110010
	att_nap_51=7'b0110011
	att_nap_52=7'b0110100
	att_nap_53=7'b0110101
	att_nap_54=7'b0110110
	att_nap_55=7'b0110111
	att_nap_56=7'b0111000
	att_nap_57=7'b0111001
	att_nap_58=7'b0111010
	att_nap_59=7'b0111011
	att_nap_6=7'b0000110
	att_nap_60=7'b0111100
	att_nap_61=7'b0111101
	att_nap_62=7'b0111110
	att_nap_63=7'b0111111
	att_nap_64=7'b1000000
	att_nap_65=7'b1000001
	att_nap_66=7'b1000010
	att_nap_67=7'b1000011
	att_nap_68=7'b1000100
	att_nap_69=7'b1000101
	att_nap_7=7'b0000111
	att_nap_70=7'b1000110
	att_nap_71=7'b1000111
	att_nap_72=7'b1001000
	att_nap_73=7'b1001001
	att_nap_74=7'b1001010
	att_nap_75=7'b1001011
	att_nap_76=7'b1001100
	att_nap_77=7'b1001101
	att_nap_78=7'b1001110
	att_nap_79=7'b1001111
	att_nap_8=7'b0001000
	att_nap_9=7'b0001001
	column=4'bxxxx
	csr_access_enable=1'b0
	ddr_access_enable=1'b1
	ddr_att_enable=1'b0
	e2w_arbitration_schedule=32'b11111111111111111111111111111111
	ew_nap_axi4_pipe_bypass_enable=1'b0
	ew_nap_ott_enable=1'b1
	fcu_access_enable=1'b0
	gddr_access_enable=1'b1
	gddr_att_enable=1'b0
	nap_att_enable=1'b0
	nap_to_nap_access_enable=1'b1
	ns_nap_axi4_pipe_bypass_enable=1'b0
	pcie_0_access_enable=1'b1
	pcie_1_access_enable=1'b1
	row=4'bxxxx
	w2e_arbitration_schedule=32'b11111111111111111111111111111111
	must_keep=32'b00000000000000000000000000000001
   Generated name = ACX_NAP_AXI_SLAVE_Z4501730
Running optimization stage 1 on ACX_NAP_AXI_SLAVE_Z4501730 .......
Finished optimization stage 1 on ACX_NAP_AXI_SLAVE_Z4501730 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/nap_responder_wrapper.sv:32:7:32:28:@N:CG364:@XP_MSG">nap_responder_wrapper.sv(32)</a><!@TM:1760980945> | Synthesizing module nap_responder_wrapper in library work.

	CSR_ACCESS_ENABLE=1'b0
	COLUMN=4'bxxxx
	ROW=4'bxxxx
	E2W_ARB_SCHED=32'b11111111111111111111111111111111
	W2E_ARB_SCHED=32'b11111111111111111111111111111111
   Generated name = nap_responder_wrapper_Z3387950
Running optimization stage 1 on nap_responder_wrapper_Z3387950 .......
Finished optimization stage 1 on nap_responder_wrapper_Z3387950 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:33:7:33:23:@N:CG364:@XP_MSG">msix_irq_handler.sv(33)</a><!@TM:1760980945> | Synthesizing module msix_irq_handler in library work.

	NUM_CHANNELS=32'b00000000000000000000000000000010
	NUM_REGS=32'b00000000000000000000000000001100
	CHANNEL_POINTER_WIDTH=32'b00000000000000000000000000000001
	CH_REGS_NUM=32'b00000000000000000000000000000100
	DB_ADDR_LOW=32'b00000000000000000000000000000000
	DB_ADDR_HIGH=32'b00000000000000000000000000000001
	CONTROL=32'b00000000000000000000000000000100
	DB_DATA=32'b00000000000000000000000000000101
	DB_CNT_STATUS=32'b00000000000000000000000000000110
	TGT_LENGTH_SIZE=8'b00000000
	TGT_BURST_SIZE=3'b010
   Generated name = msix_irq_handler_Z568370
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:145:50:145:74:@W:CG390:@XP_MSG">msix_irq_handler.sv(145)</a><!@TM:1760980945> | Repeat multiplier in concatenation evaluates to 0</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:158:50:158:74:@W:CG390:@XP_MSG">msix_irq_handler.sv(158)</a><!@TM:1760980945> | Repeat multiplier in concatenation evaluates to 0</font>
Running optimization stage 1 on msix_irq_handler_Z568370 .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:208:4:208:13:@N:CL189:@XP_MSG">msix_irq_handler.sv(208)</a><!@TM:1760980945> | Register bit axi_if.awlen[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:208:4:208:13:@N:CL189:@XP_MSG">msix_irq_handler.sv(208)</a><!@TM:1760980945> | Register bit axi_if.awlen[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:208:4:208:13:@N:CL189:@XP_MSG">msix_irq_handler.sv(208)</a><!@TM:1760980945> | Register bit axi_if.awlen[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:208:4:208:13:@N:CL189:@XP_MSG">msix_irq_handler.sv(208)</a><!@TM:1760980945> | Register bit axi_if.awlen[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:208:4:208:13:@N:CL189:@XP_MSG">msix_irq_handler.sv(208)</a><!@TM:1760980945> | Register bit axi_if.awlen[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:208:4:208:13:@N:CL189:@XP_MSG">msix_irq_handler.sv(208)</a><!@TM:1760980945> | Register bit axi_if.awlen[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:208:4:208:13:@N:CL189:@XP_MSG">msix_irq_handler.sv(208)</a><!@TM:1760980945> | Register bit axi_if.awlen[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:208:4:208:13:@N:CL189:@XP_MSG">msix_irq_handler.sv(208)</a><!@TM:1760980945> | Register bit axi_if.awlen[7] is always 0.
Finished optimization stage 1 on msix_irq_handler_Z568370 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N:<a href="@N:CG637:@XP_HELP">CG637</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:62:10:62:16:@N:CG637:@XP_MSG">nap_interfaces.svh(62)</a><!@TM:1760980945> | Synthesizing interface t_AXI4 in library work

	DATA_WIDTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000101010
	LEN_WIDTH=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
   Generated name = t_AXI4_Z3548521
Running optimization stage 1 on t_AXI4_Z3548521 .......
Finished optimization stage 1 on t_AXI4_Z3548521 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:1879:7:1879:24:@N:CG364:@XP_MSG">speedster7t_user_macros_core.sv(1879)</a><!@TM:1760980945> | Synthesizing module ACX_NAP_AXI_SLAVE in library work.

	att_ddr_0=7'b0000000
	att_ddr_1=7'b0000001
	att_ddr_10=7'b0001010
	att_ddr_100=7'b1100100
	att_ddr_101=7'b1100101
	att_ddr_102=7'b1100110
	att_ddr_103=7'b1100111
	att_ddr_104=7'b1101000
	att_ddr_105=7'b1101001
	att_ddr_106=7'b1101010
	att_ddr_107=7'b1101011
	att_ddr_108=7'b1101100
	att_ddr_109=7'b1101101
	att_ddr_11=7'b0001011
	att_ddr_110=7'b1101110
	att_ddr_111=7'b1101111
	att_ddr_112=7'b1110000
	att_ddr_113=7'b1110001
	att_ddr_114=7'b1110010
	att_ddr_115=7'b1110011
	att_ddr_116=7'b1110100
	att_ddr_117=7'b1110101
	att_ddr_118=7'b1110110
	att_ddr_119=7'b1110111
	att_ddr_12=7'b0001100
	att_ddr_120=7'b1111000
	att_ddr_121=7'b1111001
	att_ddr_122=7'b1111010
	att_ddr_123=7'b1111011
	att_ddr_124=7'b1111100
	att_ddr_125=7'b1111101
	att_ddr_126=7'b1111110
	att_ddr_127=7'b1111111
	att_ddr_13=7'b0001101
	att_ddr_14=7'b0001110
	att_ddr_15=7'b0001111
	att_ddr_16=7'b0010000
	att_ddr_17=7'b0010001
	att_ddr_18=7'b0010010
	att_ddr_19=7'b0010011
	att_ddr_2=7'b0000010
	att_ddr_20=7'b0010100
	att_ddr_21=7'b0010101
	att_ddr_22=7'b0010110
	att_ddr_23=7'b0010111
	att_ddr_24=7'b0011000
	att_ddr_25=7'b0011001
	att_ddr_26=7'b0011010
	att_ddr_27=7'b0011011
	att_ddr_28=7'b0011100
	att_ddr_29=7'b0011101
	att_ddr_3=7'b0000011
	att_ddr_30=7'b0011110
	att_ddr_31=7'b0011111
	att_ddr_32=7'b0100000
	att_ddr_33=7'b0100001
	att_ddr_34=7'b0100010
	att_ddr_35=7'b0100011
	att_ddr_36=7'b0100100
	att_ddr_37=7'b0100101
	att_ddr_38=7'b0100110
	att_ddr_39=7'b0100111
	att_ddr_4=7'b0000100
	att_ddr_40=7'b0101000
	att_ddr_41=7'b0101001
	att_ddr_42=7'b0101010
	att_ddr_43=7'b0101011
	att_ddr_44=7'b0101100
	att_ddr_45=7'b0101101
	att_ddr_46=7'b0101110
	att_ddr_47=7'b0101111
	att_ddr_48=7'b0110000
	att_ddr_49=7'b0110001
	att_ddr_5=7'b0000101
	att_ddr_50=7'b0110010
	att_ddr_51=7'b0110011
	att_ddr_52=7'b0110100
	att_ddr_53=7'b0110101
	att_ddr_54=7'b0110110
	att_ddr_55=7'b0110111
	att_ddr_56=7'b0111000
	att_ddr_57=7'b0111001
	att_ddr_58=7'b0111010
	att_ddr_59=7'b0111011
	att_ddr_6=7'b0000110
	att_ddr_60=7'b0111100
	att_ddr_61=7'b0111101
	att_ddr_62=7'b0111110
	att_ddr_63=7'b0111111
	att_ddr_64=7'b1000000
	att_ddr_65=7'b1000001
	att_ddr_66=7'b1000010
	att_ddr_67=7'b1000011
	att_ddr_68=7'b1000100
	att_ddr_69=7'b1000101
	att_ddr_7=7'b0000111
	att_ddr_70=7'b1000110
	att_ddr_71=7'b1000111
	att_ddr_72=7'b1001000
	att_ddr_73=7'b1001001
	att_ddr_74=7'b1001010
	att_ddr_75=7'b1001011
	att_ddr_76=7'b1001100
	att_ddr_77=7'b1001101
	att_ddr_78=7'b1001110
	att_ddr_79=7'b1001111
	att_ddr_8=7'b0001000
	att_ddr_80=7'b1010000
	att_ddr_81=7'b1010001
	att_ddr_82=7'b1010010
	att_ddr_83=7'b1010011
	att_ddr_84=7'b1010100
	att_ddr_85=7'b1010101
	att_ddr_86=7'b1010110
	att_ddr_87=7'b1010111
	att_ddr_88=7'b1011000
	att_ddr_89=7'b1011001
	att_ddr_9=7'b0001001
	att_ddr_90=7'b1011010
	att_ddr_91=7'b1011011
	att_ddr_92=7'b1011100
	att_ddr_93=7'b1011101
	att_ddr_94=7'b1011110
	att_ddr_95=7'b1011111
	att_ddr_96=7'b1100000
	att_ddr_97=7'b1100001
	att_ddr_98=7'b1100010
	att_ddr_99=7'b1100011
	att_gddr_0=7'b0000000
	att_gddr_1=7'b0000001
	att_gddr_10=7'b0001010
	att_gddr_100=7'b1100100
	att_gddr_101=7'b1100101
	att_gddr_102=7'b1100110
	att_gddr_103=7'b1100111
	att_gddr_104=7'b1101000
	att_gddr_105=7'b1101001
	att_gddr_106=7'b1101010
	att_gddr_107=7'b1101011
	att_gddr_108=7'b1101100
	att_gddr_109=7'b1101101
	att_gddr_11=7'b0001011
	att_gddr_110=7'b1101110
	att_gddr_111=7'b1101111
	att_gddr_112=7'b1110000
	att_gddr_113=7'b1110001
	att_gddr_114=7'b1110010
	att_gddr_115=7'b1110011
	att_gddr_116=7'b1110100
	att_gddr_117=7'b1110101
	att_gddr_118=7'b1110110
	att_gddr_119=7'b1110111
	att_gddr_12=7'b0001100
	att_gddr_120=7'b1111000
	att_gddr_121=7'b1111001
	att_gddr_122=7'b1111010
	att_gddr_123=7'b1111011
	att_gddr_124=7'b1111100
	att_gddr_125=7'b1111101
	att_gddr_126=7'b1111110
	att_gddr_127=7'b1111111
	att_gddr_13=7'b0001101
	att_gddr_14=7'b0001110
	att_gddr_15=7'b0001111
	att_gddr_16=7'b0010000
	att_gddr_17=7'b0010001
	att_gddr_18=7'b0010010
	att_gddr_19=7'b0010011
	att_gddr_2=7'b0000010
	att_gddr_20=7'b0010100
	att_gddr_21=7'b0010101
	att_gddr_22=7'b0010110
	att_gddr_23=7'b0010111
	att_gddr_24=7'b0011000
	att_gddr_25=7'b0011001
	att_gddr_26=7'b0011010
	att_gddr_27=7'b0011011
	att_gddr_28=7'b0011100
	att_gddr_29=7'b0011101
	att_gddr_3=7'b0000011
	att_gddr_30=7'b0011110
	att_gddr_31=7'b0011111
	att_gddr_32=7'b0100000
	att_gddr_33=7'b0100001
	att_gddr_34=7'b0100010
	att_gddr_35=7'b0100011
	att_gddr_36=7'b0100100
	att_gddr_37=7'b0100101
	att_gddr_38=7'b0100110
	att_gddr_39=7'b0100111
	att_gddr_4=7'b0000100
	att_gddr_40=7'b0101000
	att_gddr_41=7'b0101001
	att_gddr_42=7'b0101010
	att_gddr_43=7'b0101011
	att_gddr_44=7'b0101100
	att_gddr_45=7'b0101101
	att_gddr_46=7'b0101110
	att_gddr_47=7'b0101111
	att_gddr_48=7'b0110000
	att_gddr_49=7'b0110001
	att_gddr_5=7'b0000101
	att_gddr_50=7'b0110010
	att_gddr_51=7'b0110011
	att_gddr_52=7'b0110100
	att_gddr_53=7'b0110101
	att_gddr_54=7'b0110110
	att_gddr_55=7'b0110111
	att_gddr_56=7'b0111000
	att_gddr_57=7'b0111001
	att_gddr_58=7'b0111010
	att_gddr_59=7'b0111011
	att_gddr_6=7'b0000110
	att_gddr_60=7'b0111100
	att_gddr_61=7'b0111101
	att_gddr_62=7'b0111110
	att_gddr_63=7'b0111111
	att_gddr_64=7'b1000000
	att_gddr_65=7'b1000001
	att_gddr_66=7'b1000010
	att_gddr_67=7'b1000011
	att_gddr_68=7'b1000100
	att_gddr_69=7'b1000101
	att_gddr_7=7'b0000111
	att_gddr_70=7'b1000110
	att_gddr_71=7'b1000111
	att_gddr_72=7'b1001000
	att_gddr_73=7'b1001001
	att_gddr_74=7'b1001010
	att_gddr_75=7'b1001011
	att_gddr_76=7'b1001100
	att_gddr_77=7'b1001101
	att_gddr_78=7'b1001110
	att_gddr_79=7'b1001111
	att_gddr_8=7'b0001000
	att_gddr_80=7'b1010000
	att_gddr_81=7'b1010001
	att_gddr_82=7'b1010010
	att_gddr_83=7'b1010011
	att_gddr_84=7'b1010100
	att_gddr_85=7'b1010101
	att_gddr_86=7'b1010110
	att_gddr_87=7'b1010111
	att_gddr_88=7'b1011000
	att_gddr_89=7'b1011001
	att_gddr_9=7'b0001001
	att_gddr_90=7'b1011010
	att_gddr_91=7'b1011011
	att_gddr_92=7'b1011100
	att_gddr_93=7'b1011101
	att_gddr_94=7'b1011110
	att_gddr_95=7'b1011111
	att_gddr_96=7'b1100000
	att_gddr_97=7'b1100001
	att_gddr_98=7'b1100010
	att_gddr_99=7'b1100011
	att_nap_0=7'b0000000
	att_nap_1=7'b0000001
	att_nap_10=7'b0001010
	att_nap_11=7'b0001011
	att_nap_12=7'b0001100
	att_nap_13=7'b0001101
	att_nap_14=7'b0001110
	att_nap_15=7'b0001111
	att_nap_16=7'b0010000
	att_nap_17=7'b0010001
	att_nap_18=7'b0010010
	att_nap_19=7'b0010011
	att_nap_2=7'b0000010
	att_nap_20=7'b0010100
	att_nap_21=7'b0010101
	att_nap_22=7'b0010110
	att_nap_23=7'b0010111
	att_nap_24=7'b0011000
	att_nap_25=7'b0011001
	att_nap_26=7'b0011010
	att_nap_27=7'b0011011
	att_nap_28=7'b0011100
	att_nap_29=7'b0011101
	att_nap_3=7'b0000011
	att_nap_30=7'b0011110
	att_nap_31=7'b0011111
	att_nap_32=7'b0100000
	att_nap_33=7'b0100001
	att_nap_34=7'b0100010
	att_nap_35=7'b0100011
	att_nap_36=7'b0100100
	att_nap_37=7'b0100101
	att_nap_38=7'b0100110
	att_nap_39=7'b0100111
	att_nap_4=7'b0000100
	att_nap_40=7'b0101000
	att_nap_41=7'b0101001
	att_nap_42=7'b0101010
	att_nap_43=7'b0101011
	att_nap_44=7'b0101100
	att_nap_45=7'b0101101
	att_nap_46=7'b0101110
	att_nap_47=7'b0101111
	att_nap_48=7'b0110000
	att_nap_49=7'b0110001
	att_nap_5=7'b0000101
	att_nap_50=7'b0110010
	att_nap_51=7'b0110011
	att_nap_52=7'b0110100
	att_nap_53=7'b0110101
	att_nap_54=7'b0110110
	att_nap_55=7'b0110111
	att_nap_56=7'b0111000
	att_nap_57=7'b0111001
	att_nap_58=7'b0111010
	att_nap_59=7'b0111011
	att_nap_6=7'b0000110
	att_nap_60=7'b0111100
	att_nap_61=7'b0111101
	att_nap_62=7'b0111110
	att_nap_63=7'b0111111
	att_nap_64=7'b1000000
	att_nap_65=7'b1000001
	att_nap_66=7'b1000010
	att_nap_67=7'b1000011
	att_nap_68=7'b1000100
	att_nap_69=7'b1000101
	att_nap_7=7'b0000111
	att_nap_70=7'b1000110
	att_nap_71=7'b1000111
	att_nap_72=7'b1001000
	att_nap_73=7'b1001001
	att_nap_74=7'b1001010
	att_nap_75=7'b1001011
	att_nap_76=7'b1001100
	att_nap_77=7'b1001101
	att_nap_78=7'b1001110
	att_nap_79=7'b1001111
	att_nap_8=7'b0001000
	att_nap_9=7'b0001001
	column=4'bxxxx
	csr_access_enable=1'b1
	ddr_access_enable=1'b1
	ddr_att_enable=1'b0
	e2w_arbitration_schedule=32'b11111111111111111111111111111111
	ew_nap_axi4_pipe_bypass_enable=1'b0
	ew_nap_ott_enable=1'b1
	fcu_access_enable=1'b0
	gddr_access_enable=1'b1
	gddr_att_enable=1'b0
	nap_att_enable=1'b0
	nap_to_nap_access_enable=1'b1
	ns_nap_axi4_pipe_bypass_enable=1'b0
	pcie_0_access_enable=1'b1
	pcie_1_access_enable=1'b1
	row=4'bxxxx
	w2e_arbitration_schedule=32'b11111111111111111111111111111111
	must_keep=32'b00000000000000000000000000000001
   Generated name = ACX_NAP_AXI_SLAVE_Z366380
Running optimization stage 1 on ACX_NAP_AXI_SLAVE_Z366380 .......
Finished optimization stage 1 on ACX_NAP_AXI_SLAVE_Z366380 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/nap_responder_wrapper.sv:32:7:32:28:@N:CG364:@XP_MSG">nap_responder_wrapper.sv(32)</a><!@TM:1760980945> | Synthesizing module nap_responder_wrapper in library work.

	CSR_ACCESS_ENABLE=1'b1
	COLUMN=4'bxxxx
	ROW=4'bxxxx
	E2W_ARB_SCHED=32'b11111111111111111111111111111111
	W2E_ARB_SCHED=32'b11111111111111111111111111111111
   Generated name = nap_responder_wrapper_Z4353720
Running optimization stage 1 on nap_responder_wrapper_Z4353720 .......
Finished optimization stage 1 on nap_responder_wrapper_Z4353720 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv:31:7:31:20:@N:CG364:@XP_MSG">flr_responder.sv(31)</a><!@TM:1760980945> | Synthesizing module flr_responder in library work.
Running optimization stage 1 on flr_responder .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv:98:4:98:13:@N:CL189:@XP_MSG">flr_responder.sv(98)</a><!@TM:1760980945> | Register bit axi_if.awlen[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv:98:4:98:13:@N:CL189:@XP_MSG">flr_responder.sv(98)</a><!@TM:1760980945> | Register bit axi_if.awlen[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv:98:4:98:13:@N:CL189:@XP_MSG">flr_responder.sv(98)</a><!@TM:1760980945> | Register bit axi_if.awlen[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv:98:4:98:13:@N:CL189:@XP_MSG">flr_responder.sv(98)</a><!@TM:1760980945> | Register bit axi_if.awlen[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv:98:4:98:13:@N:CL189:@XP_MSG">flr_responder.sv(98)</a><!@TM:1760980945> | Register bit axi_if.awlen[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv:98:4:98:13:@N:CL189:@XP_MSG">flr_responder.sv(98)</a><!@TM:1760980945> | Register bit axi_if.awlen[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv:98:4:98:13:@N:CL189:@XP_MSG">flr_responder.sv(98)</a><!@TM:1760980945> | Register bit axi_if.awlen[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv:98:4:98:13:@N:CL189:@XP_MSG">flr_responder.sv(98)</a><!@TM:1760980945> | Register bit axi_if.awlen[7] is always 0.
Finished optimization stage 1 on flr_responder (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on AzEnGPclStnj .......
Finished optimization stage 1 on AzEnGPclStnj (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on dLkqUDMhQDaR .......
Finished optimization stage 1 on dLkqUDMhQDaR (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on hKRoxEXAgYqv_1 .......
Finished optimization stage 1 on hKRoxEXAgYqv_1 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on eYayfAWYbhzF .......
Finished optimization stage 1 on eYayfAWYbhzF (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on LGCEMDqZLrHi .......
Finished optimization stage 1 on LGCEMDqZLrHi (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on SFBDGsoVtQGl_1_1 .......
Finished optimization stage 1 on SFBDGsoVtQGl_1_1 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on ACX_PROBE_POINT_38_acx_mgr_mcu_reg .......
Finished optimization stage 1 on ACX_PROBE_POINT_38_acx_mgr_mcu_reg (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on SaKKgKfnwFFv_Z1_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_gpr_regfile_regfile .......
Finished optimization stage 1 on SaKKgKfnwFFv_Z1_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_gpr_regfile_regfile (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on jVBICjKnvCGD_Z2_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_gpr_regfile .......
Finished optimization stage 1 on jVBICjKnvCGD_Z2_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_gpr_regfile (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on SFBDGsoVtQGl_33_1 .......
Finished optimization stage 1 on SFBDGsoVtQGl_33_1 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on SFBDGsoVtQGl_35_1 .......
Finished optimization stage 1 on SFBDGsoVtQGl_35_1 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on SFBDGsoVtQGl_32_1 .......
Finished optimization stage 1 on SFBDGsoVtQGl_32_1 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on eYayfAWYbhzF_16s_40960s .......
Finished optimization stage 1 on eYayfAWYbhzF_16s_40960s (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on pYQKwJrBPlEl_1 .......
Finished optimization stage 1 on pYQKwJrBPlEl_1 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on GQsnEMjqTmrg_Z4_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram_u_bram_d2_u_bram_deep .......
Finished optimization stage 1 on GQsnEMjqTmrg_Z4_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram_u_bram_d2_u_bram_deep (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on GQsnEMjqTmrg_Z5_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram_u_bram_d0_u_bram_deep .......
Finished optimization stage 1 on GQsnEMjqTmrg_Z5_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram_u_bram_d0_u_bram_deep (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on COBBQxJjBZuI_Z3_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram_u_bram .......
Finished optimization stage 1 on COBBQxJjBZuI_Z3_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram_u_bram (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on yELPDSSQXGmq_Z6_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram .......
Finished optimization stage 1 on yELPDSSQXGmq_Z6_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 271MB)
Running optimization stage 1 on vtOvUGkXTcsz_Z7_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem .......
Finished optimization stage 1 on vtOvUGkXTcsz_Z7_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on iOtVAKXCFXEb .......
Finished optimization stage 1 on iOtVAKXCFXEb (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on giawSnWhKTQQ_Z8_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu .......
Finished optimization stage 1 on giawSnWhKTQQ_Z8_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on VTunQvHHGgzd_1_1 .......
Finished optimization stage 1 on VTunQvHHGgzd_1_1 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on LOQtAfhtnLCv_Z9_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core .......
Finished optimization stage 1 on LOQtAfhtnLCv_Z9_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on wzGCJsYSgbTN_2 .......
Finished optimization stage 1 on wzGCJsYSgbTN_2 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on BABvXUHsgUvu_2_0 .......
Finished optimization stage 1 on BABvXUHsgUvu_2_0 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on myhDjMtjsPJF_Z10_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore .......
Finished optimization stage 1 on myhDjMtjsPJF_Z10_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on RagcyFwxsINw_Z11_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu .......
Finished optimization stage 1 on RagcyFwxsINw_Z11_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on ACX_PROBE_CONNECT256 .......
Finished optimization stage 1 on ACX_PROBE_CONNECT256 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on ACX_PROBE_CONNECT_38s_acx_mgr_mcu_reg__1 .......
Finished optimization stage 1 on ACX_PROBE_CONNECT_38s_acx_mgr_mcu_reg__1 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on POevAdbUycaO_Z86160 .......
Finished optimization stage 1 on POevAdbUycaO_Z86160 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on ACX_NAP_AXI_SLAVE_Z4544380 .......
Finished optimization stage 1 on ACX_NAP_AXI_SLAVE_Z4544380 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on xoFMKzXNtKak .......
Finished optimization stage 1 on xoFMKzXNtKak (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on t_DBI_GATEWAY_AXI4_Z1265030 .......
Finished optimization stage 1 on t_DBI_GATEWAY_AXI4_Z1265030 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on t_DBI_GATEWAY_AXI4_Z4762710 .......
Finished optimization stage 1 on t_DBI_GATEWAY_AXI4_Z4762710 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on t_DBI_GATEWAY_AXI4_Z1265031 .......
Finished optimization stage 1 on t_DBI_GATEWAY_AXI4_Z1265031 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on t_DBI_GATEWAY_AXI4_Z4762711 .......
Finished optimization stage 1 on t_DBI_GATEWAY_AXI4_Z4762711 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on t_DBI_GATEWAY_AXI4_Z1265032 .......
Finished optimization stage 1 on t_DBI_GATEWAY_AXI4_Z1265032 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on t_DBI_GATEWAY_AXI4_Z5127060 .......
Finished optimization stage 1 on t_DBI_GATEWAY_AXI4_Z5127060 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on t_DBI_GATEWAY_AXI4_Z1265033 .......
Finished optimization stage 1 on t_DBI_GATEWAY_AXI4_Z1265033 (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on OjiUwWwdlPJq .......
Finished optimization stage 1 on OjiUwWwdlPJq (CPU Time 0h:00m:00s, Memory Used current: 277MB peak: 277MB)
Running optimization stage 1 on oBzefhHFAXqt_256s_28s_8s_8s .......
Finished optimization stage 1 on oBzefhHFAXqt_256s_28s_8s_8s (CPU Time 0h:00m:00s, Memory Used current: 287MB peak: 287MB)
Running optimization stage 1 on FxaNIaIwCwcD_30s_2s .......
Finished optimization stage 1 on FxaNIaIwCwcD_30s_2s (CPU Time 0h:00m:00s, Memory Used current: 287MB peak: 287MB)
Running optimization stage 1 on FxaNIaIwCwcD_36s_2s .......
Finished optimization stage 1 on FxaNIaIwCwcD_36s_2s (CPU Time 0h:00m:00s, Memory Used current: 287MB peak: 287MB)
Running optimization stage 1 on FxaNIaIwCwcD_9s_4s .......
Finished optimization stage 1 on FxaNIaIwCwcD_9s_4s (CPU Time 0h:00m:00s, Memory Used current: 287MB peak: 287MB)
Running optimization stage 1 on HLgfeCynlXFu .......
Finished optimization stage 1 on HLgfeCynlXFu (CPU Time 0h:00m:00s, Memory Used current: 287MB peak: 287MB)
Running optimization stage 1 on XJDXVaIfpFsh_18446744073150512879_0_1_2_3 .......
Finished optimization stage 1 on XJDXVaIfpFsh_18446744073150512879_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on mFmQDIFqqagj .......
Finished optimization stage 1 on mFmQDIFqqagj (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on OIUTxMiakzzC_2_0_1_2 .......
Finished optimization stage 1 on OIUTxMiakzzC_2_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on aPLPhxSmqEdJ_18446744073150512879_15_15_2_0_1 .......
Finished optimization stage 1 on aPLPhxSmqEdJ_18446744073150512879_15_15_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on jZXsZgZglTwz_1_3_15_15_18446744073150512879_2 .......
Finished optimization stage 1 on jZXsZgZglTwz_1_3_15_15_18446744073150512879_2 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ekNznBgwbZaR_8s_8s_42s_256s .......
Finished optimization stage 1 on ekNznBgwbZaR_8s_8s_42s_256s (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on IXdWJrBFOAWK_4_6_0_1_1_256s_42s_28s_7 .......
Finished optimization stage 1 on IXdWJrBFOAWK_4_6_0_1_1_256s_42s_28s_7 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ZvAvGNlALpzE_Z4304060 .......
Finished optimization stage 1 on ZvAvGNlALpzE_Z4304060 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on CLK_IPIN .......
Finished optimization stage 1 on CLK_IPIN (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on IPIN .......
Finished optimization stage 1 on IPIN (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ACX_DFFN .......
Finished optimization stage 1 on ACX_DFFN (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on OPIN .......
Finished optimization stage 1 on OPIN (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ACX_JTAP .......
Finished optimization stage 1 on ACX_JTAP (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ACX_JTAP_SHIFT_REG_6s_0 .......
Finished optimization stage 1 on ACX_JTAP_SHIFT_REG_6s_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ACX_JTAP_INTERFACE .......
Finished optimization stage 1 on ACX_JTAP_INTERFACE (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on xNRPKWDTbffq_48s .......
Finished optimization stage 1 on xNRPKWDTbffq_48s (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on xNRPKWDTbffq_32s .......
Finished optimization stage 1 on xNRPKWDTbffq_32s (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ACX_JTAP_SHIFT_REG_18s_0 .......
Finished optimization stage 1 on ACX_JTAP_SHIFT_REG_18s_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ACX_JTAP_SHIFT_REG_1s_0 .......
Finished optimization stage 1 on ACX_JTAP_SHIFT_REG_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ACX_JTAP_UNIT_1_16s_4s_0s_18s .......
Finished optimization stage 1 on ACX_JTAP_UNIT_1_16s_4s_0s_18s (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ACX_JTAP_SHIFT_REG_Z452120 .......
Finished optimization stage 1 on ACX_JTAP_SHIFT_REG_Z452120 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ACX_JTAP_REG_UNIT_1_16s_4s_0s_33s .......
Finished optimization stage 1 on ACX_JTAP_REG_UNIT_1_16s_4s_0s_33s (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ACX_JTAP_UNIT_2_0s_0s_0s_1s .......
Finished optimization stage 1 on ACX_JTAP_UNIT_2_0s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on ACX_JTAP_REG_UNIT_2_0s_0s_0s_1s .......
Finished optimization stage 1 on ACX_JTAP_REG_UNIT_2_0s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on sXxLCxgEPgfv_Z871820 .......
Finished optimization stage 1 on sXxLCxgEPgfv_Z871820 (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on FxaNIaIwCwcD_32s_8s .......
Finished optimization stage 1 on FxaNIaIwCwcD_32s_8s (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on yNphBxmSwDEO .......
Finished optimization stage 1 on yNphBxmSwDEO (CPU Time 0h:00m:00s, Memory Used current: 291MB peak: 291MB)
Running optimization stage 1 on lipoyUSgkJto_32s_32s_28s_256s_8s_8s_ .......
Finished optimization stage 1 on lipoyUSgkJto_32s_32s_28s_256s_8s_8s_ (CPU Time 0h:00m:00s, Memory Used current: 292MB peak: 292MB)
Running optimization stage 1 on yopdFndJCmDj_Z12_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u .......
Finished optimization stage 1 on yopdFndJCmDj_Z12_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u (CPU Time 0h:00m:00s, Memory Used current: 292MB peak: 292MB)
Running optimization stage 1 on ACX_DEVICE_MANAGER_ENCRYPTED_Z4054970 .......
Finished optimization stage 1 on ACX_DEVICE_MANAGER_ENCRYPTED_Z4054970 (CPU Time 0h:00m:00s, Memory Used current: 292MB peak: 292MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:302:7:302:29:@N:CG364:@XP_MSG">ACX_DEVICE_MANAGER.svp(302)</a><!@TM:1760980945> | Synthesizing module ACX_DEVICE_MANAGER_TOP in library work.

	NAP_ROW=4'b0100
	NAP_COLUMN=4'b0110
	MCU_VERSION=32'b00000010010100000010001000011010
	ENABLE_PCIE_0_DBI_GATEWAY=1'b0
	ENABLE_PCIE_1_DBI_GATEWAY=1'b1
	LOCAL_MCU_VERSION=32'b00000010010100000010001000011010
	NUM_INTERRUPTS=32'b00000000000000000000000000000100
	NUM_USER_OUT=32'b00000000000000000000000000000010
	DATA_WIDTH=32'b00000000000000000000000000100000
	STATUS_WIDTH=32'b00000000000000000000000000100000
	HIGH_MCU_VERSION=32'b00000010010100000010001000011010
   Generated name = ACX_DEVICE_MANAGER_TOP_Z4674010
Running optimization stage 1 on ACX_DEVICE_MANAGER_TOP_Z4674010 .......
Finished optimization stage 1 on ACX_DEVICE_MANAGER_TOP_Z4674010 (CPU Time 0h:00m:00s, Memory Used current: 292MB peak: 292MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:34:7:34:25:@N:CG364:@XP_MSG">ACX_DEVICE_MANAGER.svp(34)</a><!@TM:1760980945> | Synthesizing module ACX_DEVICE_MANAGER in library work.

	NAP_ROW=4'b0100
	NAP_COLUMN=4'b0110
	ENABLE_PCIE_0_PERSTN=1'b0
	ENABLE_PCIE_1_PERSTN=1'b1
	ENABLE_PCIE_0_HOT_RSTN=1'b0
	ENABLE_PCIE_1_HOT_RSTN=1'b1
	ENABLE_PCIE_0_GEN2_DEEMPH=1'b0
	ENABLE_PCIE_1_GEN2_DEEMPH=1'b0
	ENABLE_PCIE_0_DBI_GATEWAY=1'b0
	ENABLE_PCIE_1_DBI_GATEWAY=1'b1
	ENABLE_PCIE_RECONFIG_FPGA=1'b1
	STATUS_WIDTH=32'b00000000000000000000000000100000
	SERDES_STATUS_WIDTH=32'b00000000000000000000000001000000
	ADM_VERSION=32'b00000010010100000010001000011010
   Generated name = ACX_DEVICE_MANAGER_Z2807350
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:392:7:392:27:@N:CG364:@XP_MSG">ACX_DEVICE_MANAGER.svp(392)</a><!@TM:1760980945> | Synthesizing module acx_bus_synchronizer in library work.

	WIDTH=32'b00000000000000000000000000000110
   Generated name = acx_bus_synchronizer_6s
Running optimization stage 1 on acx_bus_synchronizer_6s .......
Finished optimization stage 1 on acx_bus_synchronizer_6s (CPU Time 0h:00m:00s, Memory Used current: 292MB peak: 292MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log /home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/rev_acx/synlog/elastix_gemm_top_impl_1_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on hot_rst_detect .......
Finished optimization stage 1 on hot_rst_detect (CPU Time 0h:00m:00s, Memory Used current: 292MB peak: 292MB)
Running optimization stage 1 on ACX_DEVICE_MANAGER_Z2807350 .......
Finished optimization stage 1 on ACX_DEVICE_MANAGER_Z2807350 (CPU Time 0h:00m:00s, Memory Used current: 292MB peak: 292MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/acx_device_manager.sv:46:17:46:25:@W:CG360:@XP_MSG">acx_device_manager.sv(46)</a><!@TM:1760980945> | Removing wire not_used, as there is no assignment to it.</font>
Running optimization stage 1 on acx_device_manager .......
Finished optimization stage 1 on acx_device_manager (CPU Time 0h:00m:00s, Memory Used current: 292MB peak: 292MB)
Running optimization stage 1 on bretime .......
Finished optimization stage 1 on bretime (CPU Time 0h:00m:00s, Memory Used current: 292MB peak: 292MB)
Running optimization stage 1 on uart_edge_v4_Z98560 .......
Finished optimization stage 1 on uart_edge_v4_Z98560 (CPU Time 0h:00m:00s, Memory Used current: 294MB peak: 294MB)
Running optimization stage 1 on ACX_NAP_AXI_SLAVE_Z257090 .......
Finished optimization stage 1 on ACX_NAP_AXI_SLAVE_Z257090 (CPU Time 0h:00m:00s, Memory Used current: 294MB peak: 294MB)
Running optimization stage 1 on axi_master_ctrl_Z3469680 .......
Finished optimization stage 1 on axi_master_ctrl_Z3469680 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
Running optimization stage 1 on uart_axi_master_Z3097860 .......
Finished optimization stage 1 on uart_axi_master_Z3097860 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
Running optimization stage 1 on axi_slave_ctrl_2s_9s_0_1_2_0_1_2 .......
Finished optimization stage 1 on axi_slave_ctrl_2s_9s_0_1_2_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
Running optimization stage 1 on block_ram_infer_10s_32s .......
Finished optimization stage 1 on block_ram_infer_10s_32s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
Running optimization stage 1 on block_ram_infer_13s_32s .......
Finished optimization stage 1 on block_ram_infer_13s_32s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
Running optimization stage 1 on bw_bmc_if_encrypted_Z3777420 .......
Finished optimization stage 1 on bw_bmc_if_encrypted_Z3777420 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	BMC_NAP_ROW=32'b00000000000000000000000000000010
	BMC_NAP_COLUMN=32'b00000000000000000000000000001001
	INCLUDE_I2C=32'b00000000000000000000000000000000
	I2C_NAP_ROW=4'b1111
	I2C_NAP_COLUMN=4'b1111
	I2C_CLK_WIDTH=32'b00000000000000000000001111101000
	NOC_ADDR=42'b000100010000010000000000000000000000000000
   Generated name = BW_BMC_IF_Z4022460
Running optimization stage 1 on BW_BMC_IF_Z4022460 .......
Finished optimization stage 1 on BW_BMC_IF_Z4022460 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	width=32'b00000000000000000000000000001100
	tag=96'b011000100111001001100001011011010101111101110010011100110111000001011111011001000110110101100001
	pin=1'b0
	must_connect=1'b1
   Generated name = ACX_PROBE_CONNECT_12s_bram_rsp_dma__1
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/syn/speedster7t_user_macros_core.sv:3002:16:3002:20:@W:CS263:@XP_MSG">speedster7t_user_macros_core.sv(3002)</a><!@TM:1760980945> | Port-width mismatch for port dout. The port definition is 256 bits, but the actual port connection bit width is 12. Adjust either the definition or the instantiation of this port.</font>
Running optimization stage 1 on ACX_PROBE_CONNECT_12s_bram_rsp_dma__1 .......
Finished optimization stage 1 on ACX_PROBE_CONNECT_12s_bram_rsp_dma__1 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1056:6:1056:16:@W:CG1283:@XP_MSG">elastix_gemm_top.sv(1056)</a><!@TM:1760980945> | Ignoring localparam max_dut_name_chars on the instance and using locally defined value</font>

	UNIT_ID=6'b000000
	ADDR_WIDTH=32'b00000000000000000000000000000100
	ADDR_INC=32'b00000000000000000000000000000000
	SHIFT_DELAY=32'b00000000000000000000000000000000
	a_width=32'b00000000000000000000000000000110
   Generated name = ACX_JTAP_UNIT_0_4s_0s_0s_6s
Running optimization stage 1 on ACX_JTAP_UNIT_0_4s_0s_0s_6s .......
Finished optimization stage 1 on ACX_JTAP_UNIT_0_4s_0s_0s_6s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	UNIT_ID=6'b000000
	width=32'b00000000000000000000000000101000
	depth=32'b00000000000000000000000000000011
	init=1'b0
	input_name=1'b1
	output_name=1'b0
	snapshot_tp=56'b01110100011100100110100101100111011001110110010101110010
   Generated name = _ACX_SNAPSHOT_pipeline_Z4777370
Running optimization stage 1 on ACX_LUT4 .......
Finished optimization stage 1 on ACX_LUT4 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
Running optimization stage 1 on _ACX_SNAPSHOT_pipeline_Z4777370 .......
Finished optimization stage 1 on _ACX_SNAPSHOT_pipeline_Z4777370 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	WIDTH=32'b00000000000000000000000001111000
	INIT=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = ACX_JTAP_SHIFT_REG_Z3683610
Running optimization stage 1 on ACX_JTAP_SHIFT_REG_Z3683610 .......
Finished optimization stage 1 on ACX_JTAP_SHIFT_REG_Z3683610 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	WIDTH=32'b00000000000000000000000001111000
	INIT=120'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
   Generated name = ACX_JTAP_SHIFT_REG_Z3683611
Running optimization stage 1 on ACX_JTAP_SHIFT_REG_Z3683611 .......
Finished optimization stage 1 on ACX_JTAP_SHIFT_REG_Z3683611 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	WIDTH=32'b00000000000000000000000000000111
	INIT=7'b0101111
   Generated name = ACX_JTAP_SHIFT_REG_7s_47
Running optimization stage 1 on ACX_JTAP_SHIFT_REG_7s_47 .......
Finished optimization stage 1 on ACX_JTAP_SHIFT_REG_7s_47 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	WIDTH=32'b00000000000000000000000000001001
	INIT=9'b000000000
   Generated name = ACX_JTAP_SHIFT_REG_9s_0
Running optimization stage 1 on ACX_JTAP_SHIFT_REG_9s_0 .......
Finished optimization stage 1 on ACX_JTAP_SHIFT_REG_9s_0 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	UNIT_ID=6'b000000
	width=32'b00000000000000000000000000001001
	depth=32'b00000000000000000000000000000000
	init=1'b0
	input_name=1'b0
	output_name=1'b1
	snapshot_tp=56'b01110011011101000110100101101101011101010110110001101001
   Generated name = _ACX_SNAPSHOT_pipeline_Z4419340
Running optimization stage 1 on _ACX_SNAPSHOT_pipeline_Z4419340 .......
Finished optimization stage 1 on _ACX_SNAPSHOT_pipeline_Z4419340 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	UNIT_ID=6'b000000
	width=32'b00000000000000000000000000000001
	depth=32'b00000000000000000000000000000001
	init=1'b0
	input_name=1'b0
	output_name=1'b0
	snapshot_tp=56'b01101101011011110110111001101001011101000110111101110010
   Generated name = _ACX_SNAPSHOT_pipeline_0s_1s_1s_0s_0s_0s_monitor
Running optimization stage 1 on _ACX_SNAPSHOT_pipeline_0s_1s_1s_0s_0s_0s_monitor .......
Finished optimization stage 1 on _ACX_SNAPSHOT_pipeline_0s_1s_1s_0s_0s_0s_monitor (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	UNIT_ID=6'b000000
	width=32'b00000000000000000000000001000000
	depth=32'b00000000000000000000000000000011
	init=1'b0
	input_name=1'b1
	output_name=1'b0
	snapshot_tp=56'b01101101011011110110111001101001011101000110111101110010
   Generated name = _ACX_SNAPSHOT_pipeline_Z1600350
Running optimization stage 1 on _ACX_SNAPSHOT_pipeline_Z1600350 .......
Finished optimization stage 1 on _ACX_SNAPSHOT_pipeline_Z1600350 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv:2183:4:2183:15:@W:CG1283:@XP_MSG">speedster7t_snapshot_v3.sv(2183)</a><!@TM:1760980945> | Ignoring localparam data_width on the instance and using locally defined value</font>

	size=32'b00000000000000000000010000000000
	aempty_offset=32'b00000000000000000000001111111000
	afull_offset=32'b00000000000000000000000000000100
	addr_width=32'b00000000000000000000000000001010
	items_width=32'b00000000000000000000000000001011
   Generated name = _ACX_SNAPSHOT_bram_fifo_ctrl_1024s_1016s_4s_10s_11s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv:1504:23:1504:32:@N:CG179:@XP_MSG">speedster7t_snapshot_v3.sv(1504)</a><!@TM:1760980945> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv:1511:22:1511:30:@N:CG179:@XP_MSG">speedster7t_snapshot_v3.sv(1511)</a><!@TM:1760980945> | Removing redundant assignment.
Running optimization stage 1 on _ACX_SNAPSHOT_bram_fifo_ctrl_1024s_1016s_4s_10s_11s .......
Finished optimization stage 1 on _ACX_SNAPSHOT_bram_fifo_ctrl_1024s_1016s_4s_10s_11s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
Running optimization stage 1 on ACX_DFF .......
Finished optimization stage 1 on ACX_DFF (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
Running optimization stage 1 on ACX_SYNCHRONIZER_STABLE .......
Finished optimization stage 1 on ACX_SYNCHRONIZER_STABLE (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	fifo_depth=32'b00000000000000000000010000000000
	fifo_width=32'b00000000000000000000000001001000
	num_fifo_wide=32'b00000000000000000000000000000001
	num_fifo_deep=32'b00000000000000000000000000000001
	data_width=32'b00000000000000000000000001001000
	UNIT_ID=6'b000000
	total_depth=32'b00000000000000000000010000000000
	MONITOR_WIDTH=32'b00000000000000000000000001000000
	TRIGGER_WIDTH=32'b00000000000000000000000000101000
	NUM_TRIGGERS=32'b00000000000000000000000000000011
	ENABLE_EDGE_TRIGGERS=1'b1
	STIMULI_WIDTH=32'b00000000000000000000000000001001
	INPUT_PIPELINING=32'b00000000000000000000000000000011
	OUTPUT_PIPELINING=32'b00000000000000000000000000000000
	stage_aempty_threshold=32'b00000000000000000000001111111001
	stage_afull_threshold=32'b00000000000000000000000000000011
   Generated name = _ACX_SNAPSHOT_wide_fifo_Z4674990

	fifo_depth=32'b00000000000000000000010000000000
	fifo_width=32'b00000000000000000000000001001000
	num_fifo_deep=32'b00000000000000000000000000000001
	stage_aempty_threshold=32'b00000000000000000000001111111001
	stage_afull_threshold=32'b00000000000000000000000000000011
	UNIT_ID=6'b000000
	total_depth=32'b00000000000000000000010000000000
	MONITOR_WIDTH=32'b00000000000000000000000001000000
	TRIGGER_WIDTH=32'b00000000000000000000000000101000
	NUM_TRIGGERS=32'b00000000000000000000000000000011
	ENABLE_EDGE_TRIGGERS=1'b1
	STIMULI_WIDTH=32'b00000000000000000000000000001001
	INPUT_PIPELINING=32'b00000000000000000000000000000011
	OUTPUT_PIPELINING=32'b00000000000000000000000000000000
	din_width=32'b00000000000000000000000001001000
	din_width_pad=32'b00000000000000000000000001001000
	addr_width=32'b00000000000000000000000000001010
	addr_shift=32'b00000000000000000000000000000100
	byte_width=32'b00000000000000000000000000001001
   Generated name = _ACX_SNAPSHOT_deep_fifo_bmlp_Z4923900
Opening data file /home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/rev_acx/synwork/_ACX_SNAPSHOT_deep_fifo_bmlp_Z4923900_almost_full_inline_init from directory /home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/rev_acx/synwork
Running optimization stage 1 on _ACX_SNAPSHOT_deep_fifo_bmlp_Z4923900 .......
Finished optimization stage 1 on _ACX_SNAPSHOT_deep_fifo_bmlp_Z4923900 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
Running optimization stage 1 on _ACX_SNAPSHOT_wide_fifo_Z4674990 .......
Finished optimization stage 1 on _ACX_SNAPSHOT_wide_fifo_Z4674990 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	NUM_TRIGGERS=32'b00000000000000000000000000000011
	TRIGGER_WIDTH=32'b00000000000000000000000000101000
	ENABLE_EDGE_TRIGGERS=1'b1
	all_trigger_width=32'b00000000000000000000000001111000
	trigger_latency=32'b00000000000000000000000000000011
   Generated name = _ACX_SNAPSHOT_all_triggers_3s_40s_1_120s_3s

	ENABLE_EDGE_TRIGGERS=1'b1
   Generated name = _ACX_SNAPSHOT_bit_match_1
Running optimization stage 1 on _ACX_SNAPSHOT_bit_match_1 .......
Finished optimization stage 1 on _ACX_SNAPSHOT_bit_match_1 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	TRIGGER_WIDTH=32'b00000000000000000000000000101000
	ENABLE_EDGE_TRIGGERS=1'b1
	trigger_latency=32'b00000000000000000000000000000011
   Generated name = _ACX_SNAPSHOT_trigger_40s_1_3s
Running optimization stage 1 on _ACX_SNAPSHOT_trigger_40s_1_3s .......
Finished optimization stage 1 on _ACX_SNAPSHOT_trigger_40s_1_3s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv:1945:35:1945:50:@W:CG390:@XP_MSG">speedster7t_snapshot_v3.sv(1945)</a><!@TM:1760980945> | Repeat multiplier in concatenation evaluates to 0</font>
Running optimization stage 1 on _ACX_SNAPSHOT_all_triggers_3s_40s_1_120s_3s .......
Finished optimization stage 1 on _ACX_SNAPSHOT_all_triggers_3s_40s_1_120s_3s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	data_depth=32'b00000000000000000000010000000000
	depth_bits=32'b00000000000000000000000000001010
	trigger_latency=32'b00000000000000000000000000000011
	num_fifo_deep=32'b00000000000000000000000000000001
	initial_pre_store=2'b01
	count_start=32'b00000000000000000000000000000010
	read_offset=32'b00000000000000000000000000000001
	write_offset=32'b00000000000000000000000000000101
	target=32'b11111111111111111111111111111110
	offset=32'b00000000000000000000000000000110
	first_write=32'b00000000000000000000000000000100
	first_write_bram=32'b00000000000000000000000000000010
	first_write_fifo=32'b00000000000000000000000000000101
	first_write_startup=32'b00000000000000000000000000000010
	s_depth_bits=32'b00000000000000000000000000001011
	startup_neg_pre_store=11'b11011111000
   Generated name = _ACX_SNAPSHOT_pre_store_Z4519500
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv:2024:29:2024:44:@N:CG179:@XP_MSG">speedster7t_snapshot_v3.sv(2024)</a><!@TM:1760980945> | Removing redundant assignment.
Running optimization stage 1 on _ACX_SNAPSHOT_pre_store_Z4519500 .......
Finished optimization stage 1 on _ACX_SNAPSHOT_pre_store_Z4519500 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	MONITOR_WIDTH=32'b00000000000000000000000001000000
	MONITOR_DEPTH=32'b00000000000000000000010000000000
	TRIGGER_WIDTH=32'b00000000000000000000000000101000
	NUM_TRIGGERS=32'b00000000000000000000000000000011
	STIMULI_WIDTH=32'b00000000000000000000000000001001
	INPUT_PIPELINING=32'b00000000000000000000000000000011
	OUTPUT_PIPELINING=32'b00000000000000000000000000000000
	ARM_DELAY=32'b00000000000000000000000000000011
	ENABLE_EDGE_TRIGGERS=1'b1
	INITIAL_TRIGGER=1'b1
	INITIAL_PRE_STORE=2'b01
	UNIT_ID=6'b000000
	SNAPSHOT_MODE=32'b00000000000000000000000000000000
	all_trigger_width=32'b00000000000000000000000001111000
	fifo_depth=32'b00000000000000000000010000000000
	fifo_width=32'b00000000000000000000000001001000
	num_fifo_wide=32'b00000000000000000000000000000001
	num_fifo_deep=32'b00000000000000000000000000000001
	data_width=32'b00000000000000000000000001001000
	data_depth=32'b00000000000000000000010000000000
	depth_bits=32'b00000000000000000000000000001010
	arm_delay=32'b00000000000000000000000000000011
	init_arm_delay=32'b00000000000000000000000000000011
	max_arm_delay=32'b00000000000000000000000000000011
	arm_delay_bits=32'b00000000000000000000000000000010
	trigger_eval_latency=32'b00000000000000000000000000000011
	trigger_delay=32'b00000000000000000000000000000101
	trigger_delay_bits=32'b00000000000000000000000000000011
	MNTR_reset=6'b000001
	MNTR_idle=6'b000010
	MNTR_pre_arm=6'b000100
	MNTR_armed=6'b001000
	MNTR_triggered=6'b010000
	MNTR_full=6'b100000
	wren_latency=32'b00000000000000000000000000000011
   Generated name = _ACX_SNAPSHOT_monitor_Z932960
Running optimization stage 1 on _ACX_SNAPSHOT_monitor_Z932960 .......
Finished optimization stage 1 on _ACX_SNAPSHOT_monitor_Z932960 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	WIDTH=32'b00000000000000000000000000100000
	INIT=32'b00000000000000000000000000000000
   Generated name = ACX_JTAP_SHIFT_REG_32s_0
Running optimization stage 1 on ACX_JTAP_SHIFT_REG_32s_0 .......
Finished optimization stage 1 on ACX_JTAP_SHIFT_REG_32s_0 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	WIDTH=32'b00000000000000000000000001000000
	INIT=64'b0000000000000000000000000000000000000000000000000000000000000000
   Generated name = ACX_JTAP_SHIFT_REG_Z485120
Running optimization stage 1 on ACX_JTAP_SHIFT_REG_Z485120 .......
Finished optimization stage 1 on ACX_JTAP_SHIFT_REG_Z485120 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	max_dut_name_chars=32'b00000000000000000000000010000000
	DUT_NAME=1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100110110111001100001011100000111001101101000011011110111010001011111011001000110010001110010
	MONITOR_WIDTH=32'b00000000000000000000000001000000
	MONITOR_DEPTH=32'b00000000000000000000010000000000
	TRIGGER_WIDTH=32'b00000000000000000000000000101000
	NUM_TRIGGERS=32'b00000000000000000000000000000011
	STANDARD_TRIGGERS=1'b1
	STIMULI_WIDTH=32'b00000000000000000000000000001001
	INPUT_PIPELINING=32'b00000000000000000000000000000011
	OUTPUT_PIPELINING=32'b00000000000000000000000000000000
	ARM_DELAY=32'b00000000000000000000000000000011
	ENABLE_EDGE_TRIGGERS=1'b1
	INITIAL_TRIGGER=1'b1
	INITIAL_NUM_TRIGGERS=2'b01
	INITIAL_TRIGGER1=320'b01011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000
	INITIAL_TRIGGER2=320'b01011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000
	INITIAL_TRIGGER3=320'b01011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000010110000101100001011000
	INITIAL_USE_AND_1=1'b1
	INITIAL_USE_AND_2=1'b1
	INITIAL_USE_AND_3=1'b1
	INITIAL_PRE_STORE=2'b01
	UNIT_ID=6'b000000
	SNAPSHOT_MODE=32'b00000000000000000000000000000000
	OUTPUT_PIPELINING_ACTUAL=32'b00000000000000000000000000000001
	initial_value_1=40'b0000000000000000000000000000000000000000
	initial_value_2=40'b0000000000000000000000000000000000000000
	initial_value_3=40'b0000000000000000000000000000000000000000
	initial_dont_care_1=40'b1111111111111111111111111111111111111111
	initial_dont_care_2=40'b1111111111111111111111111111111111111111
	initial_dont_care_3=40'b1111111111111111111111111111111111111111
	initial_edge_1=40'b0000000000000000000000000000000000000000
	initial_edge_2=40'b0000000000000000000000000000000000000000
	initial_edge_3=40'b0000000000000000000000000000000000000000
	initial_trigger_info=7'b0101111
	all_trigger_width=32'b00000000000000000000000001111000
	dut_name_chars=32'b00000000000000000000000000001100
	dut_name_idx_wd=32'b00000000000000000000000000000101
	feature_version=4'b0001
	snapshot_version=4'b0011
   Generated name = ACX_SNAPSHOT_JTAP_UNIT_Z1296360
Running optimization stage 1 on ACX_SNAPSHOT_JTAP_UNIT_Z1296360 .......
Finished optimization stage 1 on ACX_SNAPSHOT_JTAP_UNIT_Z1296360 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
@N:<a href="@N:CG637:@XP_HELP">CG637</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:62:10:62:16:@N:CG637:@XP_MSG">nap_interfaces.svh(62)</a><!@TM:1760980945> | Synthesizing interface t_AXI4 in library work

	DATA_WIDTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000101010
	LEN_WIDTH=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
   Generated name = t_AXI4_Z3548522

	att_ddr_0=7'b0000000
	att_ddr_1=7'b0000001
	att_ddr_10=7'b0001010
	att_ddr_100=7'b1100100
	att_ddr_101=7'b1100101
	att_ddr_102=7'b1100110
	att_ddr_103=7'b1100111
	att_ddr_104=7'b1101000
	att_ddr_105=7'b1101001
	att_ddr_106=7'b1101010
	att_ddr_107=7'b1101011
	att_ddr_108=7'b1101100
	att_ddr_109=7'b1101101
	att_ddr_11=7'b0001011
	att_ddr_110=7'b1101110
	att_ddr_111=7'b1101111
	att_ddr_112=7'b1110000
	att_ddr_113=7'b1110001
	att_ddr_114=7'b1110010
	att_ddr_115=7'b1110011
	att_ddr_116=7'b1110100
	att_ddr_117=7'b1110101
	att_ddr_118=7'b1110110
	att_ddr_119=7'b1110111
	att_ddr_12=7'b0001100
	att_ddr_120=7'b1111000
	att_ddr_121=7'b1111001
	att_ddr_122=7'b1111010
	att_ddr_123=7'b1111011
	att_ddr_124=7'b1111100
	att_ddr_125=7'b1111101
	att_ddr_126=7'b1111110
	att_ddr_127=7'b1111111
	att_ddr_13=7'b0001101
	att_ddr_14=7'b0001110
	att_ddr_15=7'b0001111
	att_ddr_16=7'b0010000
	att_ddr_17=7'b0010001
	att_ddr_18=7'b0010010
	att_ddr_19=7'b0010011
	att_ddr_2=7'b0000010
	att_ddr_20=7'b0010100
	att_ddr_21=7'b0010101
	att_ddr_22=7'b0010110
	att_ddr_23=7'b0010111
	att_ddr_24=7'b0011000
	att_ddr_25=7'b0011001
	att_ddr_26=7'b0011010
	att_ddr_27=7'b0011011
	att_ddr_28=7'b0011100
	att_ddr_29=7'b0011101
	att_ddr_3=7'b0000011
	att_ddr_30=7'b0011110
	att_ddr_31=7'b0011111
	att_ddr_32=7'b0100000
	att_ddr_33=7'b0100001
	att_ddr_34=7'b0100010
	att_ddr_35=7'b0100011
	att_ddr_36=7'b0100100
	att_ddr_37=7'b0100101
	att_ddr_38=7'b0100110
	att_ddr_39=7'b0100111
	att_ddr_4=7'b0000100
	att_ddr_40=7'b0101000
	att_ddr_41=7'b0101001
	att_ddr_42=7'b0101010
	att_ddr_43=7'b0101011
	att_ddr_44=7'b0101100
	att_ddr_45=7'b0101101
	att_ddr_46=7'b0101110
	att_ddr_47=7'b0101111
	att_ddr_48=7'b0110000
	att_ddr_49=7'b0110001
	att_ddr_5=7'b0000101
	att_ddr_50=7'b0110010
	att_ddr_51=7'b0110011
	att_ddr_52=7'b0110100
	att_ddr_53=7'b0110101
	att_ddr_54=7'b0110110
	att_ddr_55=7'b0110111
	att_ddr_56=7'b0111000
	att_ddr_57=7'b0111001
	att_ddr_58=7'b0111010
	att_ddr_59=7'b0111011
	att_ddr_6=7'b0000110
	att_ddr_60=7'b0111100
	att_ddr_61=7'b0111101
	att_ddr_62=7'b0111110
	att_ddr_63=7'b0111111
	att_ddr_64=7'b1000000
	att_ddr_65=7'b1000001
	att_ddr_66=7'b1000010
	att_ddr_67=7'b1000011
	att_ddr_68=7'b1000100
	att_ddr_69=7'b1000101
	att_ddr_7=7'b0000111
	att_ddr_70=7'b1000110
	att_ddr_71=7'b1000111
	att_ddr_72=7'b1001000
	att_ddr_73=7'b1001001
	att_ddr_74=7'b1001010
	att_ddr_75=7'b1001011
	att_ddr_76=7'b1001100
	att_ddr_77=7'b1001101
	att_ddr_78=7'b1001110
	att_ddr_79=7'b1001111
	att_ddr_8=7'b0001000
	att_ddr_80=7'b1010000
	att_ddr_81=7'b1010001
	att_ddr_82=7'b1010010
	att_ddr_83=7'b1010011
	att_ddr_84=7'b1010100
	att_ddr_85=7'b1010101
	att_ddr_86=7'b1010110
	att_ddr_87=7'b1010111
	att_ddr_88=7'b1011000
	att_ddr_89=7'b1011001
	att_ddr_9=7'b0001001
	att_ddr_90=7'b1011010
	att_ddr_91=7'b1011011
	att_ddr_92=7'b1011100
	att_ddr_93=7'b1011101
	att_ddr_94=7'b1011110
	att_ddr_95=7'b1011111
	att_ddr_96=7'b1100000
	att_ddr_97=7'b1100001
	att_ddr_98=7'b1100010
	att_ddr_99=7'b1100011
	att_gddr_0=7'b0000000
	att_gddr_1=7'b0000001
	att_gddr_10=7'b0001010
	att_gddr_100=7'b1100100
	att_gddr_101=7'b1100101
	att_gddr_102=7'b1100110
	att_gddr_103=7'b1100111
	att_gddr_104=7'b1101000
	att_gddr_105=7'b1101001
	att_gddr_106=7'b1101010
	att_gddr_107=7'b1101011
	att_gddr_108=7'b1101100
	att_gddr_109=7'b1101101
	att_gddr_11=7'b0001011
	att_gddr_110=7'b1101110
	att_gddr_111=7'b1101111
	att_gddr_112=7'b1110000
	att_gddr_113=7'b1110001
	att_gddr_114=7'b1110010
	att_gddr_115=7'b1110011
	att_gddr_116=7'b1110100
	att_gddr_117=7'b1110101
	att_gddr_118=7'b1110110
	att_gddr_119=7'b1110111
	att_gddr_12=7'b0001100
	att_gddr_120=7'b1111000
	att_gddr_121=7'b1111001
	att_gddr_122=7'b1111010
	att_gddr_123=7'b1111011
	att_gddr_124=7'b1111100
	att_gddr_125=7'b1111101
	att_gddr_126=7'b1111110
	att_gddr_127=7'b1111111
	att_gddr_13=7'b0001101
	att_gddr_14=7'b0001110
	att_gddr_15=7'b0001111
	att_gddr_16=7'b0010000
	att_gddr_17=7'b0010001
	att_gddr_18=7'b0010010
	att_gddr_19=7'b0010011
	att_gddr_2=7'b0000010
	att_gddr_20=7'b0010100
	att_gddr_21=7'b0010101
	att_gddr_22=7'b0010110
	att_gddr_23=7'b0010111
	att_gddr_24=7'b0011000
	att_gddr_25=7'b0011001
	att_gddr_26=7'b0011010
	att_gddr_27=7'b0011011
	att_gddr_28=7'b0011100
	att_gddr_29=7'b0011101
	att_gddr_3=7'b0000011
	att_gddr_30=7'b0011110
	att_gddr_31=7'b0011111
	att_gddr_32=7'b0100000
	att_gddr_33=7'b0100001
	att_gddr_34=7'b0100010
	att_gddr_35=7'b0100011
	att_gddr_36=7'b0100100
	att_gddr_37=7'b0100101
	att_gddr_38=7'b0100110
	att_gddr_39=7'b0100111
	att_gddr_4=7'b0000100
	att_gddr_40=7'b0101000
	att_gddr_41=7'b0101001
	att_gddr_42=7'b0101010
	att_gddr_43=7'b0101011
	att_gddr_44=7'b0101100
	att_gddr_45=7'b0101101
	att_gddr_46=7'b0101110
	att_gddr_47=7'b0101111
	att_gddr_48=7'b0110000
	att_gddr_49=7'b0110001
	att_gddr_5=7'b0000101
	att_gddr_50=7'b0110010
	att_gddr_51=7'b0110011
	att_gddr_52=7'b0110100
	att_gddr_53=7'b0110101
	att_gddr_54=7'b0110110
	att_gddr_55=7'b0110111
	att_gddr_56=7'b0111000
	att_gddr_57=7'b0111001
	att_gddr_58=7'b0111010
	att_gddr_59=7'b0111011
	att_gddr_6=7'b0000110
	att_gddr_60=7'b0111100
	att_gddr_61=7'b0111101
	att_gddr_62=7'b0111110
	att_gddr_63=7'b0111111
	att_gddr_64=7'b1000000
	att_gddr_65=7'b1000001
	att_gddr_66=7'b1000010
	att_gddr_67=7'b1000011
	att_gddr_68=7'b1000100
	att_gddr_69=7'b1000101
	att_gddr_7=7'b0000111
	att_gddr_70=7'b1000110
	att_gddr_71=7'b1000111
	att_gddr_72=7'b1001000
	att_gddr_73=7'b1001001
	att_gddr_74=7'b1001010
	att_gddr_75=7'b1001011
	att_gddr_76=7'b1001100
	att_gddr_77=7'b1001101
	att_gddr_78=7'b1001110
	att_gddr_79=7'b1001111
	att_gddr_8=7'b0001000
	att_gddr_80=7'b1010000
	att_gddr_81=7'b1010001
	att_gddr_82=7'b1010010
	att_gddr_83=7'b1010011
	att_gddr_84=7'b1010100
	att_gddr_85=7'b1010101
	att_gddr_86=7'b1010110
	att_gddr_87=7'b1010111
	att_gddr_88=7'b1011000
	att_gddr_89=7'b1011001
	att_gddr_9=7'b0001001
	att_gddr_90=7'b1011010
	att_gddr_91=7'b1011011
	att_gddr_92=7'b1011100
	att_gddr_93=7'b1011101
	att_gddr_94=7'b1011110
	att_gddr_95=7'b1011111
	att_gddr_96=7'b1100000
	att_gddr_97=7'b1100001
	att_gddr_98=7'b1100010
	att_gddr_99=7'b1100011
	att_nap_0=7'b0000000
	att_nap_1=7'b0000001
	att_nap_10=7'b0001010
	att_nap_11=7'b0001011
	att_nap_12=7'b0001100
	att_nap_13=7'b0001101
	att_nap_14=7'b0001110
	att_nap_15=7'b0001111
	att_nap_16=7'b0010000
	att_nap_17=7'b0010001
	att_nap_18=7'b0010010
	att_nap_19=7'b0010011
	att_nap_2=7'b0000010
	att_nap_20=7'b0010100
	att_nap_21=7'b0010101
	att_nap_22=7'b0010110
	att_nap_23=7'b0010111
	att_nap_24=7'b0011000
	att_nap_25=7'b0011001
	att_nap_26=7'b0011010
	att_nap_27=7'b0011011
	att_nap_28=7'b0011100
	att_nap_29=7'b0011101
	att_nap_3=7'b0000011
	att_nap_30=7'b0011110
	att_nap_31=7'b0011111
	att_nap_32=7'b0100000
	att_nap_33=7'b0100001
	att_nap_34=7'b0100010
	att_nap_35=7'b0100011
	att_nap_36=7'b0100100
	att_nap_37=7'b0100101
	att_nap_38=7'b0100110
	att_nap_39=7'b0100111
	att_nap_4=7'b0000100
	att_nap_40=7'b0101000
	att_nap_41=7'b0101001
	att_nap_42=7'b0101010
	att_nap_43=7'b0101011
	att_nap_44=7'b0101100
	att_nap_45=7'b0101101
	att_nap_46=7'b0101110
	att_nap_47=7'b0101111
	att_nap_48=7'b0110000
	att_nap_49=7'b0110001
	att_nap_5=7'b0000101
	att_nap_50=7'b0110010
	att_nap_51=7'b0110011
	att_nap_52=7'b0110100
	att_nap_53=7'b0110101
	att_nap_54=7'b0110110
	att_nap_55=7'b0110111
	att_nap_56=7'b0111000
	att_nap_57=7'b0111001
	att_nap_58=7'b0111010
	att_nap_59=7'b0111011
	att_nap_6=7'b0000110
	att_nap_60=7'b0111100
	att_nap_61=7'b0111101
	att_nap_62=7'b0111110
	att_nap_63=7'b0111111
	att_nap_64=7'b1000000
	att_nap_65=7'b1000001
	att_nap_66=7'b1000010
	att_nap_67=7'b1000011
	att_nap_68=7'b1000100
	att_nap_69=7'b1000101
	att_nap_7=7'b0000111
	att_nap_70=7'b1000110
	att_nap_71=7'b1000111
	att_nap_72=7'b1001000
	att_nap_73=7'b1001001
	att_nap_74=7'b1001010
	att_nap_75=7'b1001011
	att_nap_76=7'b1001100
	att_nap_77=7'b1001101
	att_nap_78=7'b1001110
	att_nap_79=7'b1001111
	att_nap_8=7'b0001000
	att_nap_9=7'b0001001
	column=4'b0011
	csr_access_enable=1'b0
	ddr_access_enable=1'b1
	ddr_att_enable=1'b0
	e2w_arbitration_schedule=32'b11111111111111111111111111111111
	ew_nap_axi4_pipe_bypass_enable=1'b0
	ew_nap_ott_enable=1'b1
	fcu_access_enable=1'b0
	gddr_access_enable=1'b1
	gddr_att_enable=1'b0
	nap_att_enable=1'b0
	nap_to_nap_access_enable=1'b1
	ns_nap_axi4_pipe_bypass_enable=1'b0
	pcie_0_access_enable=1'b1
	pcie_1_access_enable=1'b1
	row=4'b0100
	w2e_arbitration_schedule=32'b11111111111111111111111111111111
	must_keep=32'b00000000000000000000000000000001
   Generated name = ACX_NAP_AXI_SLAVE_Z3820880
Running optimization stage 1 on ACX_NAP_AXI_SLAVE_Z3820880 .......
Finished optimization stage 1 on ACX_NAP_AXI_SLAVE_Z3820880 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	CSR_ACCESS_ENABLE=1'b0
	COLUMN=32'b00000000000000000000000000000011
	ROW=32'b00000000000000000000000000000100
	E2W_ARB_SCHED=32'b11111111111111111111111111111111
	W2E_ARB_SCHED=32'b11111111111111111111111111111111
   Generated name = nap_responder_wrapper_Z2510620
<a name=error3></a><font color=red>@E:<a href="@E:CG389:@XP_HELP">CG389</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:344:6:344:26:@E:CG389:@XP_MSG">engine_top.sv(344)</a><!@TM:1760980945> | Reference to undefined module compute_tile_array</font>
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/cmd_fifo.sv:93:16:93:24:@N:CG793:@XP_MSG">cmd_fifo.sv(93)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/cmd_fifo.sv:112:16:112:24:@N:CG793:@XP_MSG">cmd_fifo.sv(112)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/cmd_fifo.sv:115:16:115:24:@N:CG793:@XP_MSG">cmd_fifo.sv(115)</a><!@TM:1760980945> | Ignoring system task $display
Running optimization stage 1 on cmd_fifo .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/cmd_fifo.sv:84:4:84:13:@N:CL134:@XP_MSG">cmd_fifo.sv(84)</a><!@TM:1760980945> | Found RAM mem, depth=64, width=32
Finished optimization stage 1 on cmd_fifo (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:135:16:135:24:@N:CG793:@XP_MSG">master_control.sv(135)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:238:20:238:28:@N:CG793:@XP_MSG">master_control.sv(238)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:252:16:252:24:@N:CG793:@XP_MSG">master_control.sv(252)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:289:24:289:32:@N:CG793:@XP_MSG">master_control.sv(289)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:299:24:299:32:@N:CG793:@XP_MSG">master_control.sv(299)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:308:24:308:32:@N:CG793:@XP_MSG">master_control.sv(308)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:317:20:317:28:@N:CG793:@XP_MSG">master_control.sv(317)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:320:20:320:28:@N:CG793:@XP_MSG">master_control.sv(320)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:367:20:367:28:@N:CG793:@XP_MSG">master_control.sv(367)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:382:20:382:28:@N:CG793:@XP_MSG">master_control.sv(382)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:411:16:411:24:@N:CG793:@XP_MSG">master_control.sv(411)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:417:16:417:24:@N:CG793:@XP_MSG">master_control.sv(417)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:441:20:441:28:@N:CG793:@XP_MSG">master_control.sv(441)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:448:20:448:28:@N:CG793:@XP_MSG">master_control.sv(448)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:506:20:506:28:@N:CG793:@XP_MSG">master_control.sv(506)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:512:20:512:28:@N:CG793:@XP_MSG">master_control.sv(512)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:528:12:528:20:@N:CG793:@XP_MSG">master_control.sv(528)</a><!@TM:1760980945> | Ignoring system task $display
Running optimization stage 1 on master_control .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:392:4:392:13:@W:CL169:@XP_MSG">master_control.sv(392)</a><!@TM:1760980945> | Pruning unused register tile_cmd.dim_b[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:392:4:392:13:@W:CL169:@XP_MSG">master_control.sv(392)</a><!@TM:1760980945> | Pruning unused register tile_cmd.dim_c[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:392:4:392:13:@W:CL169:@XP_MSG">master_control.sv(392)</a><!@TM:1760980945> | Pruning unused register tile_cmd.dim_v[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:392:4:392:13:@W:CL169:@XP_MSG">master_control.sv(392)</a><!@TM:1760980945> | Pruning unused register tile_cmd.flags.reserved[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:392:4:392:13:@W:CL169:@XP_MSG">master_control.sv(392)</a><!@TM:1760980945> | Pruning unused register tile_cmd.flags.main_loop_over_left. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:392:4:392:13:@W:CL169:@XP_MSG">master_control.sv(392)</a><!@TM:1760980945> | Pruning unused register tile_cmd.flags.right_man_4b. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:392:4:392:13:@W:CL169:@XP_MSG">master_control.sv(392)</a><!@TM:1760980945> | Pruning unused register tile_cmd.flags.left_man_4b. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:392:4:392:13:@W:CL169:@XP_MSG">master_control.sv(392)</a><!@TM:1760980945> | Pruning unused register tile_cmd.vec_len[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:392:4:392:13:@W:CL169:@XP_MSG">master_control.sv(392)</a><!@TM:1760980945> | Pruning unused register tile_cmd.right_ugd_len[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:392:4:392:13:@W:CL169:@XP_MSG">master_control.sv(392)</a><!@TM:1760980945> | Pruning unused register tile_cmd.left_ugd_len[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:392:4:392:13:@W:CL169:@XP_MSG">master_control.sv(392)</a><!@TM:1760980945> | Pruning unused register tile_cmd.right_addr[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:392:4:392:13:@W:CL169:@XP_MSG">master_control.sv(392)</a><!@TM:1760980945> | Pruning unused register tile_cmd.left_addr[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:336:4:336:13:@W:CL169:@XP_MSG">master_control.sv(336)</a><!@TM:1760980945> | Pruning unused register disp_cmd.reserved[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:336:4:336:13:@W:CL169:@XP_MSG">master_control.sv(336)</a><!@TM:1760980945> | Pruning unused register disp_cmd.man_4b_8b_n. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:336:4:336:13:@W:CL169:@XP_MSG">master_control.sv(336)</a><!@TM:1760980945> | Pruning unused register disp_cmd.len[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:336:4:336:13:@W:CL169:@XP_MSG">master_control.sv(336)</a><!@TM:1760980945> | Pruning unused register disp_cmd.tile_addr[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:266:4:266:13:@W:CL169:@XP_MSG">master_control.sv(266)</a><!@TM:1760980945> | Pruning unused register payload_count_reg[2:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on master_control (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	DATA_WIDTH=32'b00000000000000000000000100000000
	EXP_PACKED_DEPTH=32'b00000000000000000000000000010000
	EXP_ALIGNED_DEPTH=32'b00000000000000000000001000000000
	MANTISSA_DEPTH=32'b00000000000000000000001000000000
	ADDR_WIDTH=32'b00000000000000000000000000001011
   Generated name = dispatcher_bram_dual_read_256s_16s_512s_512s_11s
Running optimization stage 1 on dispatcher_bram_dual_read_256s_16s_512s_512s_11s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv:141:4:141:13:@N:CL134:@XP_MSG">dispatcher_bram_dual_read.sv(141)</a><!@TM:1760980945> | Found RAM exp_right_packed, depth=16, width=256
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv:141:4:141:13:@N:CL134:@XP_MSG">dispatcher_bram_dual_read.sv(141)</a><!@TM:1760980945> | Found RAM exp_left_packed, depth=16, width=256
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv:185:4:185:13:@N:CL134:@XP_MSG">dispatcher_bram_dual_read.sv(185)</a><!@TM:1760980945> | Found RAM exp_right_aligned, depth=512, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv:185:4:185:13:@N:CL134:@XP_MSG">dispatcher_bram_dual_read.sv(185)</a><!@TM:1760980945> | Found RAM exp_left_aligned, depth=512, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv:141:4:141:13:@N:CL134:@XP_MSG">dispatcher_bram_dual_read.sv(141)</a><!@TM:1760980945> | Found RAM man_right, depth=512, width=256
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv:141:4:141:13:@N:CL134:@XP_MSG">dispatcher_bram_dual_read.sv(141)</a><!@TM:1760980945> | Found RAM man_left, depth=512, width=256
Finished optimization stage 1 on dispatcher_bram_dual_read_256s_16s_512s_512s_11s (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	TGT_DATA_WIDTH=32'b00000000000000000000000100000000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000101010
	BRAM_DEPTH=32'b00000000000000000000100000000000
	GDDR6_PAGE_ID=9'b000000000
	NUM_TILES=32'b00000000000000000000000000010000
	FIXED_BURST_LEN=32'b00000000000000000000000000001111
	BYTES_PER_BEAT=32'b00000000000000000000000000100000
	ADDR_BYTE_SHIFT=32'b00000000000000000000000000000101
   Generated name = dispatcher_control_Z3771960
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:210:20:210:28:@N:CG793:@XP_MSG">dispatcher_control.sv(210)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:226:24:226:32:@N:CG793:@XP_MSG">dispatcher_control.sv(226)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:229:24:229:32:@N:CG793:@XP_MSG">dispatcher_control.sv(229)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:239:24:239:32:@N:CG793:@XP_MSG">dispatcher_control.sv(239)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:251:24:251:32:@N:CG793:@XP_MSG">dispatcher_control.sv(251)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:261:16:261:24:@N:CG793:@XP_MSG">dispatcher_control.sv(261)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:324:24:324:32:@N:CG793:@XP_MSG">dispatcher_control.sv(324)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:342:24:342:32:@N:CG793:@XP_MSG">dispatcher_control.sv(342)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:352:28:352:36:@N:CG793:@XP_MSG">dispatcher_control.sv(352)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:589:20:589:28:@N:CG793:@XP_MSG">dispatcher_control.sv(589)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:659:16:659:24:@N:CG793:@XP_MSG">dispatcher_control.sv(659)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:662:16:662:24:@N:CG793:@XP_MSG">dispatcher_control.sv(662)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:669:20:669:28:@N:CG793:@XP_MSG">dispatcher_control.sv(669)</a><!@TM:1760980945> | Ignoring system task $display
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:153:31:153:48:@W:CG133:@XP_MSG">dispatcher_control.sv(153)</a><!@TM:1760980945> | Object bram_rd_data_wire is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on dispatcher_control_Z3771960 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:650:4:650:13:@W:CL169:@XP_MSG">dispatcher_control.sv(650)</a><!@TM:1760980945> | Pruning unused register beat_count_reg[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:290:4:290:13:@W:CL169:@XP_MSG">dispatcher_control.sv(290)</a><!@TM:1760980945> | Pruning unused register disp_man_4b_reg. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on dispatcher_control_Z3771960 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_bram.sv:153:38:153:47:@N:CG179:@XP_MSG">result_bram.sv(153)</a><!@TM:1760980945> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_bram.sv:60:27:60:38:@W:CG133:@XP_MSG">result_bram.sv(60)</a><!@TM:1760980945> | Object rd_ptr_next is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on result_bram .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_bram.sv:126:4:126:13:@W:CL169:@XP_MSG">result_bram.sv(126)</a><!@TM:1760980945> | Pruning unused register rd_valid. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_bram.sv:85:4:85:13:@N:CL134:@XP_MSG">result_bram.sv(85)</a><!@TM:1760980945> | Found RAM mem, depth=256, width=16
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_bram.sv:85:4:85:13:@N:CL134:@XP_MSG">result_bram.sv(85)</a><!@TM:1760980945> | Found RAM mem, depth=256, width=16
Finished optimization stage 1 on result_bram (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	GDDR6_PAGE_ID=9'b000000000
	TGT_DATA_WIDTH=32'b00000000000000000000000100000000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000101010
	NUM_TILES=32'b00000000000000000000000000010000
   Generated name = engine_top_Z2388070
<font color=#A52A2A>@W:<a href="@W:CG141:@XP_HELP">CG141</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:344:6:344:26:@W:CG141:@XP_MSG">engine_top.sv(344)</a><!@TM:1760980945> | Creating black box for compute_tile_array</font>
	Making port i_clk an input
	Making port i_reset_n an input
	Making port i_tile_en an input
	Making port i_column_enable an input
	Making port i_left_addr an input
	Making port i_right_addr an input
	Making port i_left_ugd_len an input
	Making port i_right_ugd_len an input
	Making port i_vec_len an input
	Making port i_dim_b an input
	Making port i_dim_c an input
	Making port i_dim_v an input
	Making port i_left_man_4b an input
	Making port i_right_man_4b an input
	Making port i_main_loop_over_left an input
	Making port o_tile_done an input
	Making port i_dispatcher_man_wr_en_left an input
	Making port i_dispatcher_man_wr_addr_left an input
	Making port i_dispatcher_man_wr_data_left an input
	Making port i_dispatcher_man_wr_en_right an input
	Making port i_dispatcher_man_wr_addr_right an input
	Making port i_dispatcher_man_wr_data_right an input
	Making port i_dispatcher_exp_wr_en_left an input
	Making port i_dispatcher_exp_wr_addr_left an input
	Making port i_dispatcher_exp_wr_data_left an input
	Making port i_dispatcher_exp_wr_en_right an input
	Making port i_dispatcher_exp_wr_addr_right an input
	Making port i_dispatcher_exp_wr_data_right an input
	Making port o_result_data an input
	Making port o_result_valid an input
	Making port o_result_tile_id an input
	Making port i_result_full an input
	Making port i_result_afull an input
	Making port o_ce_state an input
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:195:29:195:43:@W:CS263:@XP_MSG">engine_top.sv(195)</a><!@TM:1760980945> | Port-width mismatch for port o_count. The port definition is 7 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:218:29:218:37:@W:CS263:@XP_MSG">engine_top.sv(218)</a><!@TM:1760980945> | Port-width mismatch for port i_ce_state. The port definition is 4 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:125:41:125:56:@W:CG133:@XP_MSG">engine_top.sv(125)</a><!@TM:1760980945> | Object ce_mc_tile_done is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:149:19:149:33:@W:CG133:@XP_MSG">engine_top.sv(149)</a><!@TM:1760980945> | Object ce_result_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:150:19:150:34:@W:CG133:@XP_MSG">engine_top.sv(150)</a><!@TM:1760980945> | Object ce_result_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:151:19:151:36:@W:CG133:@XP_MSG">engine_top.sv(151)</a><!@TM:1760980945> | Object ce_result_tile_id is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:166:17:166:29:@W:CG133:@XP_MSG">engine_top.sv(166)</a><!@TM:1760980945> | Object result_count is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG637:@XP_HELP">CG637</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/nap_interfaces.svh:62:10:62:16:@N:CG637:@XP_MSG">nap_interfaces.svh(62)</a><!@TM:1760980945> | Synthesizing interface t_AXI4 in library work

	DATA_WIDTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000101010
	LEN_WIDTH=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
   Generated name = t_AXI4_Z3548523
Running optimization stage 1 on t_AXI4_Z3548523 .......
Finished optimization stage 1 on t_AXI4_Z3548523 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	CSR_ACCESS_ENABLE=1'b0
	COLUMN=32'b00000000000000000000000000000011
	ROW=32'b00000000000000000000000000000100
	E2W_ARB_SCHED=32'b11111111111111111111111111111111
	W2E_ARB_SCHED=32'b11111111111111111111111111111111
   Generated name = nap_responder_wrapper_Z2510621
Running optimization stage 1 on nap_responder_wrapper_Z2510621 .......
Finished optimization stage 1 on nap_responder_wrapper_Z2510621 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
Running optimization stage 1 on csr_to_fifo_bridge .......
Finished optimization stage 1 on csr_to_fifo_bridge (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
<a name=error4></a><font color=red>@E:<a href="@E:CG389:@XP_HELP">CG389</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:344:6:344:26:@E:CG389:@XP_MSG">engine_top.sv(344)</a><!@TM:1760980945> | Reference to undefined module compute_tile_array</font>

	TGT_DATA_WIDTH=32'b00000000000000000000000100000000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000101010
	BRAM_DEPTH=32'b00000000000000000000100000000000
	GDDR6_PAGE_ID=9'b000000000
	NUM_TILES=32'b00000000000000000000000000010000
	FIXED_BURST_LEN=32'b00000000000000000000000000001111
	BYTES_PER_BEAT=32'b00000000000000000000000000100000
	ADDR_BYTE_SHIFT=32'b00000000000000000000000000000101
   Generated name = dispatcher_control_Z3771961
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:210:20:210:28:@N:CG793:@XP_MSG">dispatcher_control.sv(210)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:226:24:226:32:@N:CG793:@XP_MSG">dispatcher_control.sv(226)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:229:24:229:32:@N:CG793:@XP_MSG">dispatcher_control.sv(229)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:239:24:239:32:@N:CG793:@XP_MSG">dispatcher_control.sv(239)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:251:24:251:32:@N:CG793:@XP_MSG">dispatcher_control.sv(251)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:261:16:261:24:@N:CG793:@XP_MSG">dispatcher_control.sv(261)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:324:24:324:32:@N:CG793:@XP_MSG">dispatcher_control.sv(324)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:342:24:342:32:@N:CG793:@XP_MSG">dispatcher_control.sv(342)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:352:28:352:36:@N:CG793:@XP_MSG">dispatcher_control.sv(352)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:589:20:589:28:@N:CG793:@XP_MSG">dispatcher_control.sv(589)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:659:16:659:24:@N:CG793:@XP_MSG">dispatcher_control.sv(659)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:662:16:662:24:@N:CG793:@XP_MSG">dispatcher_control.sv(662)</a><!@TM:1760980945> | Ignoring system task $display
@N:<a href="@N:CG793:@XP_HELP">CG793</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:669:20:669:28:@N:CG793:@XP_MSG">dispatcher_control.sv(669)</a><!@TM:1760980945> | Ignoring system task $display
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:153:31:153:48:@W:CG133:@XP_MSG">dispatcher_control.sv(153)</a><!@TM:1760980945> | Object bram_rd_data_wire is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on dispatcher_control_Z3771961 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:650:4:650:13:@W:CL169:@XP_MSG">dispatcher_control.sv(650)</a><!@TM:1760980945> | Pruning unused register beat_count_reg[7:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:290:4:290:13:@W:CL169:@XP_MSG">dispatcher_control.sv(290)</a><!@TM:1760980945> | Pruning unused register disp_man_4b_reg. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on dispatcher_control_Z3771961 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)

	GDDR6_PAGE_ID=9'b000000000
	TGT_DATA_WIDTH=32'b00000000000000000000000100000000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000101010
	NUM_TILES=32'b00000000000000000000000000010000
   Generated name = engine_top_Z2388071
<font color=#A52A2A>@W:<a href="@W:CG141:@XP_HELP">CG141</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:344:6:344:26:@W:CG141:@XP_MSG">engine_top.sv(344)</a><!@TM:1760980945> | Creating black box for compute_tile_array</font>
	Making port i_clk an input
	Making port i_reset_n an input
	Making port i_tile_en an input
	Making port i_column_enable an input
	Making port i_left_addr an input
	Making port i_right_addr an input
	Making port i_left_ugd_len an input
	Making port i_right_ugd_len an input
	Making port i_vec_len an input
	Making port i_dim_b an input
	Making port i_dim_c an input
	Making port i_dim_v an input
	Making port i_left_man_4b an input
	Making port i_right_man_4b an input
	Making port i_main_loop_over_left an input
	Making port o_tile_done an input
	Making port i_dispatcher_man_wr_en_left an input
	Making port i_dispatcher_man_wr_addr_left an input
	Making port i_dispatcher_man_wr_data_left an input
	Making port i_dispatcher_man_wr_en_right an input
	Making port i_dispatcher_man_wr_addr_right an input
	Making port i_dispatcher_man_wr_data_right an input
	Making port i_dispatcher_exp_wr_en_left an input
	Making port i_dispatcher_exp_wr_addr_left an input
	Making port i_dispatcher_exp_wr_data_left an input
	Making port i_dispatcher_exp_wr_en_right an input
	Making port i_dispatcher_exp_wr_addr_right an input
	Making port i_dispatcher_exp_wr_data_right an input
	Making port o_result_data an input
	Making port o_result_valid an input
	Making port o_result_tile_id an input
	Making port i_result_full an input
	Making port i_result_afull an input
	Making port o_ce_state an input
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:195:29:195:43:@W:CS263:@XP_MSG">engine_top.sv(195)</a><!@TM:1760980945> | Port-width mismatch for port o_count. The port definition is 7 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:218:29:218:37:@W:CS263:@XP_MSG">engine_top.sv(218)</a><!@TM:1760980945> | Port-width mismatch for port i_ce_state. The port definition is 4 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:125:41:125:56:@W:CG133:@XP_MSG">engine_top.sv(125)</a><!@TM:1760980945> | Object ce_mc_tile_done is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:149:19:149:33:@W:CG133:@XP_MSG">engine_top.sv(149)</a><!@TM:1760980945> | Object ce_result_data is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:150:19:150:34:@W:CG133:@XP_MSG">engine_top.sv(150)</a><!@TM:1760980945> | Object ce_result_valid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:151:19:151:36:@W:CG133:@XP_MSG">engine_top.sv(151)</a><!@TM:1760980945> | Object ce_result_tile_id is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:166:17:166:29:@W:CG133:@XP_MSG">engine_top.sv(166)</a><!@TM:1760980945> | Object result_count is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on engine_top_Z2388071 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:344:6:344:26:@W:CL168:@XP_MSG">engine_top.sv(344)</a><!@TM:1760980945> | Removing instance u_compute_tile_array because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on engine_top_Z2388071 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
Running optimization stage 1 on result_fifo_to_simple_bram .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[32] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[33] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[34] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[35] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[36] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[37] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[38] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[39] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[40] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[41] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[42] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[43] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[44] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[45] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[46] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[47] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[48] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[49] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[50] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[51] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[52] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[53] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[54] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[55] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[56] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[57] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[58] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[59] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[60] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[61] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[62] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[63] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[64] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[65] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[66] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[67] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[68] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[69] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[70] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[71] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[72] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[73] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[74] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[75] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[76] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[77] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[78] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[79] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[80] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[81] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[82] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[83] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[84] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[85] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[86] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[87] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[88] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[89] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[90] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[91] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[92] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[93] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[94] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[95] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[96] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[97] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[98] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[99] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[100] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[101] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[102] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[103] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[104] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[105] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[106] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[107] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[108] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[109] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[110] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[111] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[112] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[113] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[114] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL190:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Optimizing register bit o_bram_wr_data[115] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log /home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/rev_acx/synlog/elastix_gemm_top_impl_1_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL177:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Sharing sequential element o_fifo_ren and merging fifo_rd_pipeline. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/result_fifo_to_simple_bram.sv:53:4:53:13:@W:CL279:@XP_MSG">result_fifo_to_simple_bram.sv(53)</a><!@TM:1760980945> | Pruning register bits 255 to 16 of o_bram_wr_data[255:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on result_fifo_to_simple_bram (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:623:45:623:53:@W:CS263:@XP_MSG">elastix_gemm_top.sv(623)</a><!@TM:1760980945> | Port-width mismatch for port o_ce_state. The port definition is 64 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:624:45:624:56:@W:CS263:@XP_MSG">elastix_gemm_top.sv(624)</a><!@TM:1760980945> | Port-width mismatch for port o_last_opcode. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG1239:@XP_HELP">CG1239</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:438:6:438:23:@W:CG1239:@XP_MSG">elastix_gemm_top.sv(438)</a><!@TM:1760980945> | Undriven input i_internal_rd_en on instance i_axi_bram_rsp_dl</font>
<font color=#A52A2A>@W:<a href="@W:CG1239:@XP_HELP">CG1239</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:438:6:438:23:@W:CG1239:@XP_MSG">elastix_gemm_top.sv(438)</a><!@TM:1760980945> | Undriven input i_internal_rd_addr on instance i_axi_bram_rsp_dl</font>
<font color=#A52A2A>@W:<a href="@W:CG1239:@XP_HELP">CG1239</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:438:6:438:23:@W:CG1239:@XP_MSG">elastix_gemm_top.sv(438)</a><!@TM:1760980945> | Undriven input i_internal_wr_en on instance i_axi_bram_rsp_dl</font>
<font color=#A52A2A>@W:<a href="@W:CG1239:@XP_HELP">CG1239</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:438:6:438:23:@W:CG1239:@XP_MSG">elastix_gemm_top.sv(438)</a><!@TM:1760980945> | Undriven input i_internal_wr_addr on instance i_axi_bram_rsp_dl</font>
<font color=#A52A2A>@W:<a href="@W:CG1239:@XP_HELP">CG1239</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:438:6:438:23:@W:CG1239:@XP_MSG">elastix_gemm_top.sv(438)</a><!@TM:1760980945> | Undriven input i_internal_wr_data on instance i_axi_bram_rsp_dl</font>
<font color=#A52A2A>@W:<a href="@W:CG1239:@XP_HELP">CG1239</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:967:6:967:17:@W:CG1239:@XP_MSG">elastix_gemm_top.sv(967)</a><!@TM:1760980945> | Undriven input i_fpga_sys_scl_in on instance x_bw_bmc_if</font>
<font color=#A52A2A>@W:<a href="@W:CG1239:@XP_HELP">CG1239</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:967:6:967:17:@W:CG1239:@XP_MSG">elastix_gemm_top.sv(967)</a><!@TM:1760980945> | Undriven input i_fpga_sys_sda_in on instance x_bw_bmc_if</font>
<font color=#A52A2A>@W:<a href="@W:CG1239:@XP_HELP">CG1239</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:967:6:967:17:@W:CG1239:@XP_MSG">elastix_gemm_top.sv(967)</a><!@TM:1760980945> | Undriven input i_fpga_i2c_mux_gnt on instance x_bw_bmc_if</font>
<font color=#A52A2A>@W:<a href="@W:CG1239:@XP_HELP">CG1239</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1062:28:1062:29:@W:CG1239:@XP_MSG">elastix_gemm_top.sv(1062)</a><!@TM:1760980945> | Undriven input i_trigger on instance x_snapshot</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:46:22:46:38:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(46)</a><!@TM:1760980945> | Removing wire ext_gpio_fpga_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:47:22:47:39:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(47)</a><!@TM:1760980945> | Removing wire ext_gpio_fpga_out, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:75:22:75:33:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(75)</a><!@TM:1760980945> | Removing wire recov_clk_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:76:22:76:36:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(76)</a><!@TM:1760980945> | Removing wire recov_clk_0_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:82:22:82:31:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(82)</a><!@TM:1760980945> | Removing wire clk_gpio0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:83:22:83:34:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(83)</a><!@TM:1760980945> | Removing wire clk_gpio0_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:84:22:84:31:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(84)</a><!@TM:1760980945> | Removing wire clk_gpio1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:85:22:85:34:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(85)</a><!@TM:1760980945> | Removing wire clk_gpio1_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:86:22:86:30:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(86)</a><!@TM:1760980945> | Removing wire freq_dec, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:87:22:87:33:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(87)</a><!@TM:1760980945> | Removing wire freq_dec_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:88:22:88:30:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(88)</a><!@TM:1760980945> | Removing wire freq_inc, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:89:22:89:33:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(89)</a><!@TM:1760980945> | Removing wire freq_inc_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:90:22:90:33:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(90)</a><!@TM:1760980945> | Removing wire u1pps_1_dir, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:91:22:91:36:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(91)</a><!@TM:1760980945> | Removing wire u1pps_1_dir_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:92:22:92:32:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(92)</a><!@TM:1760980945> | Removing wire u1pps_1_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:93:22:93:33:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(93)</a><!@TM:1760980945> | Removing wire u1pps_1_out, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:94:22:94:33:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(94)</a><!@TM:1760980945> | Removing wire u1pps_2_dir, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:95:22:95:36:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(95)</a><!@TM:1760980945> | Removing wire u1pps_2_dir_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:96:22:96:32:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(96)</a><!@TM:1760980945> | Removing wire u1pps_2_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:97:22:97:33:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(97)</a><!@TM:1760980945> | Removing wire u1pps_2_out, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:98:22:98:32:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(98)</a><!@TM:1760980945> | Removing wire u1pps_en_l, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:99:22:99:35:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(99)</a><!@TM:1760980945> | Removing wire u1pps_en_l_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:104:22:104:37:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(104)</a><!@TM:1760980945> | Removing wire fpga_sys_scl_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:105:22:105:38:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(105)</a><!@TM:1760980945> | Removing wire fpga_sys_scl_out, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:106:22:106:37:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(106)</a><!@TM:1760980945> | Removing wire fpga_sys_sda_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:107:22:107:38:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(107)</a><!@TM:1760980945> | Removing wire fpga_sys_sda_out, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:108:22:108:33:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(108)</a><!@TM:1760980945> | Removing wire recov_clk_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:109:22:109:36:@W:CG360:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(109)</a><!@TM:1760980945> | Removing wire recov_clk_1_oe, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1004:20:1004:32:@W:CG133:@XP_MSG">elastix_gemm_top.sv(1004)</a><!@TM:1760980945> | Object test_awburst is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1005:20:1005:31:@W:CG133:@XP_MSG">elastix_gemm_top.sv(1005)</a><!@TM:1760980945> | Object test_awlock is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1006:20:1006:31:@W:CG133:@XP_MSG">elastix_gemm_top.sv(1006)</a><!@TM:1760980945> | Object test_awsize is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1007:20:1007:30:@W:CG133:@XP_MSG">elastix_gemm_top.sv(1007)</a><!@TM:1760980945> | Object test_awlen is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1008:20:1008:29:@W:CG133:@XP_MSG">elastix_gemm_top.sv(1008)</a><!@TM:1760980945> | Object test_awid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1009:20:1009:31:@W:CG133:@XP_MSG">elastix_gemm_top.sv(1009)</a><!@TM:1760980945> | Object test_awaddr is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1011:20:1011:30:@W:CG133:@XP_MSG">elastix_gemm_top.sv(1011)</a><!@TM:1760980945> | Object test_wdata is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1016:20:1016:28:@W:CG133:@XP_MSG">elastix_gemm_top.sv(1016)</a><!@TM:1760980945> | Object test_bid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1022:20:1022:28:@W:CG133:@XP_MSG">elastix_gemm_top.sv(1022)</a><!@TM:1760980945> | Object test_rid is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:1023:20:1023:29:@W:CG133:@XP_MSG">elastix_gemm_top.sv(1023)</a><!@TM:1760980945> | Object test_arid is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on elastix_gemm_top .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:46:22:46:38:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(46)</a><!@TM:1760980945> | *Output ext_gpio_fpga_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:47:22:47:39:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(47)</a><!@TM:1760980945> | *Output ext_gpio_fpga_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:75:22:75:33:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(75)</a><!@TM:1760980945> | *Output recov_clk_0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:76:22:76:36:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(76)</a><!@TM:1760980945> | *Output recov_clk_0_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:82:22:82:31:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(82)</a><!@TM:1760980945> | *Output clk_gpio0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:83:22:83:34:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(83)</a><!@TM:1760980945> | *Output clk_gpio0_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:84:22:84:31:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(84)</a><!@TM:1760980945> | *Output clk_gpio1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:85:22:85:34:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(85)</a><!@TM:1760980945> | *Output clk_gpio1_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:86:22:86:30:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(86)</a><!@TM:1760980945> | *Output freq_dec has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:87:22:87:33:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(87)</a><!@TM:1760980945> | *Output freq_dec_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:88:22:88:30:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(88)</a><!@TM:1760980945> | *Output freq_inc has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:89:22:89:33:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(89)</a><!@TM:1760980945> | *Output freq_inc_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:90:22:90:33:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(90)</a><!@TM:1760980945> | *Output u1pps_1_dir has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:91:22:91:36:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(91)</a><!@TM:1760980945> | *Output u1pps_1_dir_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:92:22:92:32:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(92)</a><!@TM:1760980945> | *Output u1pps_1_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:93:22:93:33:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(93)</a><!@TM:1760980945> | *Output u1pps_1_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:94:22:94:33:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(94)</a><!@TM:1760980945> | *Output u1pps_2_dir has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:95:22:95:36:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(95)</a><!@TM:1760980945> | *Output u1pps_2_dir_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:96:22:96:32:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(96)</a><!@TM:1760980945> | *Output u1pps_2_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:97:22:97:33:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(97)</a><!@TM:1760980945> | *Output u1pps_2_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:98:22:98:32:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(98)</a><!@TM:1760980945> | *Output u1pps_en_l has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:99:22:99:35:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(99)</a><!@TM:1760980945> | *Output u1pps_en_l_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:104:22:104:37:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(104)</a><!@TM:1760980945> | *Output fpga_sys_scl_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:105:22:105:38:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(105)</a><!@TM:1760980945> | *Output fpga_sys_scl_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:106:22:106:37:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(106)</a><!@TM:1760980945> | *Output fpga_sys_sda_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:107:22:107:38:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(107)</a><!@TM:1760980945> | *Output fpga_sys_sda_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:108:22:108:33:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(108)</a><!@TM:1760980945> | *Output recov_clk_1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:109:22:109:36:@W:CL318:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(109)</a><!@TM:1760980945> | *Output recov_clk_1_oe has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:484:18:484:21:@W:CL168:@XP_MSG">elastix_gemm_top.sv(484)</a><!@TM:1760980945> | Removing instance gddr_gen_noc[1].noc_on.nap because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:277:4:277:13:@W:CL169:@XP_MSG">elastix_gemm_top.sv(277)</a><!@TM:1760980945> | Pruning unused register submit_stretch_counter[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:277:4:277:13:@W:CL169:@XP_MSG">elastix_gemm_top.sv(277)</a><!@TM:1760980945> | Pruning unused register engine_cmd_submit_stretched. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:277:4:277:13:@W:CL169:@XP_MSG">elastix_gemm_top.sv(277)</a><!@TM:1760980945> | Pruning unused register submit_strobe_count[15:0]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on elastix_gemm_top (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 300MB)
Running optimization stage 2 on result_fifo_to_simple_bram .......
Finished optimization stage 2 on result_fifo_to_simple_bram (CPU Time 0h:00m:00s, Memory Used current: 301MB peak: 301MB)
Running optimization stage 2 on engine_top_Z2388071 .......
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:125:41:125:56:@A:CL153:@XP_MSG">engine_top.sv(125)</a><!@TM:1760980945> | *Unassigned bits of ce_mc_tile_done are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:149:19:149:33:@A:CL153:@XP_MSG">engine_top.sv(149)</a><!@TM:1760980945> | *Unassigned bits of ce_result_data[15:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:150:19:150:34:@A:CL153:@XP_MSG">engine_top.sv(150)</a><!@TM:1760980945> | *Unassigned bits of ce_result_valid are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[0][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[1][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[2][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[3][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[4][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[5][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[6][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[7][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[8][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[9][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[10][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[11][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[12][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[13][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[14][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:163:17:163:25:@A:CL153:@XP_MSG">engine_top.sv(163)</a><!@TM:1760980945> | *Unassigned bits of ce_state[15][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/engine_top.sv:166:17:166:29:@A:CL153:@XP_MSG">engine_top.sv(166)</a><!@TM:1760980945> | *Unassigned bits of o_result_count[15:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on engine_top_Z2388071 (CPU Time 0h:00m:00s, Memory Used current: 301MB peak: 301MB)
Running optimization stage 2 on dispatcher_control_Z3771961 .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:565:4:565:13:@N:CL189:@XP_MSG">dispatcher_control.sv(565)</a><!@TM:1760980945> | Register bit bram_wr_addr_reg[10] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:565:4:565:13:@W:CL260:@XP_MSG">dispatcher_control.sv(565)</a><!@TM:1760980945> | Pruning register bit 10 of bram_wr_addr_reg[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:190:4:190:13:@N:CL201:@XP_MSG">dispatcher_control.sv(190)</a><!@TM:1760980945> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0111
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:41:42:41:53:@N:CL159:@XP_MSG">dispatcher_control.sv(41)</a><!@TM:1760980945> | Input i_fetch_len is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:48:41:48:54:@N:CL159:@XP_MSG">dispatcher_control.sv(48)</a><!@TM:1760980945> | Input i_man_4b_8b_n is unused.
Finished optimization stage 2 on dispatcher_control_Z3771961 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on csr_to_fifo_bridge .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/csr_to_fifo_bridge.sv:75:4:75:13:@N:CL201:@XP_MSG">csr_to_fifo_bridge.sv(75)</a><!@TM:1760980945> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/csr_to_fifo_bridge.sv:36:24:36:36:@N:CL159:@XP_MSG">csr_to_fifo_bridge.sv(36)</a><!@TM:1760980945> | Input i_fifo_afull is unused.
Finished optimization stage 2 on csr_to_fifo_bridge (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on nap_responder_wrapper_Z2510621 .......
Finished optimization stage 2 on nap_responder_wrapper_Z2510621 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on t_AXI4_Z3548523 .......
Finished optimization stage 2 on t_AXI4_Z3548523 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on result_bram .......
Finished optimization stage 2 on result_bram (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on dispatcher_control_Z3771960 .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:565:4:565:13:@N:CL189:@XP_MSG">dispatcher_control.sv(565)</a><!@TM:1760980945> | Register bit bram_wr_addr_reg[10] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:565:4:565:13:@W:CL260:@XP_MSG">dispatcher_control.sv(565)</a><!@TM:1760980945> | Pruning register bit 10 of bram_wr_addr_reg[10:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:190:4:190:13:@N:CL201:@XP_MSG">dispatcher_control.sv(190)</a><!@TM:1760980945> | Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0111
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:41:42:41:53:@N:CL159:@XP_MSG">dispatcher_control.sv(41)</a><!@TM:1760980945> | Input i_fetch_len is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_control.sv:48:41:48:54:@N:CL159:@XP_MSG">dispatcher_control.sv(48)</a><!@TM:1760980945> | Input i_man_4b_8b_n is unused.
Finished optimization stage 2 on dispatcher_control_Z3771960 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on dispatcher_bram_dual_read_256s_16s_512s_512s_11s .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv:67:36:67:50:@W:CL246:@XP_MSG">dispatcher_bram_dual_read.sv(67)</a><!@TM:1760980945> | Input port bits 10 to 9 of i_rd_addr_left[10:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dispatcher_bram_dual_read.sv:75:36:75:51:@W:CL246:@XP_MSG">dispatcher_bram_dual_read.sv(75)</a><!@TM:1760980945> | Input port bits 10 to 9 of i_rd_addr_right[10:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on dispatcher_bram_dual_read_256s_16s_512s_512s_11s (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on master_control .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:129:4:129:13:@N:CL201:@XP_MSG">master_control.sv(129)</a><!@TM:1760980945> | Trying to extract state machine for register state_reg.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/master_control.sv:23:24:23:37:@N:CL159:@XP_MSG">master_control.sv(23)</a><!@TM:1760980945> | Input i_bypass_mode is unused.
Finished optimization stage 2 on master_control (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on cmd_fifo .......
Finished optimization stage 2 on cmd_fifo (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_NAP_AXI_SLAVE_Z3820880 .......
Finished optimization stage 2 on ACX_NAP_AXI_SLAVE_Z3820880 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on elastix_gemm_top .......
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:228:20:228:34:@A:CL153:@XP_MSG">elastix_gemm_top.sv(228)</a><!@TM:1760980945> | *Unassigned bits of user_regs_read[34][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:228:20:228:34:@A:CL153:@XP_MSG">elastix_gemm_top.sv(228)</a><!@TM:1760980945> | *Unassigned bits of user_regs_read[35][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:228:20:228:34:@A:CL153:@XP_MSG">elastix_gemm_top.sv(228)</a><!@TM:1760980945> | *Unassigned bits of user_regs_read[39][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:228:20:228:34:@A:CL153:@XP_MSG">elastix_gemm_top.sv(228)</a><!@TM:1760980945> | *Unassigned bits of user_regs_read[43][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:819:17:819:32:@A:CL153:@XP_MSG">elastix_gemm_top.sv(819)</a><!@TM:1760980945> | *Unassigned bits of msix_regs_write[2][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:819:17:819:32:@A:CL153:@XP_MSG">elastix_gemm_top.sv(819)</a><!@TM:1760980945> | *Unassigned bits of msix_regs_write[3][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:819:17:819:32:@A:CL153:@XP_MSG">elastix_gemm_top.sv(819)</a><!@TM:1760980945> | *Unassigned bits of msix_regs_write[7][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/elastix_gemm_top.sv:819:17:819:32:@A:CL153:@XP_MSG">elastix_gemm_top.sv(819)</a><!@TM:1760980945> | *Unassigned bits of msix_regs_write[11][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:23:22:23:58:@N:CL159:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(23)</a><!@TM:1760980945> | Input pci_express_x16_status_flr_vf_active is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:39:22:39:34:@N:CL159:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(39)</a><!@TM:1760980945> | Input pcie_perst_l is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:45:21:45:37:@N:CL159:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(45)</a><!@TM:1760980945> | Input ext_gpio_fpga_in is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:63:22:63:35:@N:CL159:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(63)</a><!@TM:1760980945> | Input fpga_ftdi_rxd is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:64:22:64:38:@N:CL159:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(64)</a><!@TM:1760980945> | Input fpga_i2c_mux_gnt is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:66:22:66:37:@N:CL159:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(66)</a><!@TM:1760980945> | Input qsfp_int_fpga_l is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:79:22:79:32:@N:CL159:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(79)</a><!@TM:1760980945> | Input u1pps_1_in is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:80:22:80:32:@N:CL159:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(80)</a><!@TM:1760980945> | Input u1pps_2_in is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:81:22:81:30:@N:CL159:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(81)</a><!@TM:1760980945> | Input u1pps_in is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:102:22:102:37:@N:CL159:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(102)</a><!@TM:1760980945> | Input fpga_sys_scl_in is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/../ioring/elastix_gemm_top_user_design_port_list.svh:103:22:103:37:@N:CL159:@XP_MSG">elastix_gemm_top_user_design_port_list.svh(103)</a><!@TM:1760980945> | Input fpga_sys_sda_in is unused.
Finished optimization stage 2 on elastix_gemm_top (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_SNAPSHOT_JTAP_UNIT_Z1296360 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv:238:42:238:51:@N:CL159:@XP_MSG">speedster7t_snapshot_v3.sv(238)</a><!@TM:1760980945> | Input i_trigger is unused.
Finished optimization stage 2 on ACX_SNAPSHOT_JTAP_UNIT_Z1296360 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_JTAP_SHIFT_REG_Z485120 .......
Finished optimization stage 2 on ACX_JTAP_SHIFT_REG_Z485120 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_JTAP_SHIFT_REG_32s_0 .......
Finished optimization stage 2 on ACX_JTAP_SHIFT_REG_32s_0 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on _ACX_SNAPSHOT_monitor_Z932960 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv:2202:2:2202:8:@N:CL135:@XP_MSG">speedster7t_snapshot_v3.sv(2202)</a><!@TM:1760980945> | Found sequential shift fifo_rstn with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv:2316:2:2316:8:@N:CL201:@XP_MSG">speedster7t_snapshot_v3.sv(2316)</a><!@TM:1760980945> | Trying to extract state machine for register monitor_state.
Extracted state machine for register monitor_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on _ACX_SNAPSHOT_monitor_Z932960 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on _ACX_SNAPSHOT_pre_store_Z4519500 .......
Finished optimization stage 2 on _ACX_SNAPSHOT_pre_store_Z4519500 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on _ACX_SNAPSHOT_trigger_40s_1_3s .......
Finished optimization stage 2 on _ACX_SNAPSHOT_trigger_40s_1_3s (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on _ACX_SNAPSHOT_bit_match_1 .......
Finished optimization stage 2 on _ACX_SNAPSHOT_bit_match_1 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on _ACX_SNAPSHOT_all_triggers_3s_40s_1_120s_3s .......
Finished optimization stage 2 on _ACX_SNAPSHOT_all_triggers_3s_40s_1_120s_3s (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on _ACX_SNAPSHOT_deep_fifo_bmlp_Z4923900 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv:978:16:978:22:@N:CL159:@XP_MSG">speedster7t_snapshot_v3.sv(978)</a><!@TM:1760980945> | Input i_rstn is unused.
Finished optimization stage 2 on _ACX_SNAPSHOT_deep_fifo_bmlp_Z4923900 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on _ACX_SNAPSHOT_wide_fifo_Z4674990 .......
Finished optimization stage 2 on _ACX_SNAPSHOT_wide_fifo_Z4674990 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_SYNCHRONIZER_STABLE .......
Finished optimization stage 2 on ACX_SYNCHRONIZER_STABLE (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_DFF .......
Finished optimization stage 2 on ACX_DFF (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on _ACX_SNAPSHOT_bram_fifo_ctrl_1024s_1016s_4s_10s_11s .......
Finished optimization stage 2 on _ACX_SNAPSHOT_bram_fifo_ctrl_1024s_1016s_4s_10s_11s (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on _ACX_SNAPSHOT_pipeline_Z1600350 .......
Finished optimization stage 2 on _ACX_SNAPSHOT_pipeline_Z1600350 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on _ACX_SNAPSHOT_pipeline_0s_1s_1s_0s_0s_0s_monitor .......
Finished optimization stage 2 on _ACX_SNAPSHOT_pipeline_0s_1s_1s_0s_0s_0s_monitor (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on _ACX_SNAPSHOT_pipeline_Z4419340 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/common/speedster7t_snapshot_v3.sv:854:30:854:35:@N:CL159:@XP_MSG">speedster7t_snapshot_v3.sv(854)</a><!@TM:1760980945> | Input i_clk is unused.
Finished optimization stage 2 on _ACX_SNAPSHOT_pipeline_Z4419340 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_JTAP_SHIFT_REG_9s_0 .......
Finished optimization stage 2 on ACX_JTAP_SHIFT_REG_9s_0 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_JTAP_SHIFT_REG_7s_47 .......
Finished optimization stage 2 on ACX_JTAP_SHIFT_REG_7s_47 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_JTAP_SHIFT_REG_Z3683611 .......
Finished optimization stage 2 on ACX_JTAP_SHIFT_REG_Z3683611 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_JTAP_SHIFT_REG_Z3683610 .......
Finished optimization stage 2 on ACX_JTAP_SHIFT_REG_Z3683610 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_LUT4 .......
Finished optimization stage 2 on ACX_LUT4 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on _ACX_SNAPSHOT_pipeline_Z4777370 .......
Finished optimization stage 2 on _ACX_SNAPSHOT_pipeline_Z4777370 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_JTAP_UNIT_0_4s_0s_0s_6s .......
Finished optimization stage 2 on ACX_JTAP_UNIT_0_4s_0s_0s_6s (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on ACX_PROBE_CONNECT_12s_bram_rsp_dma__1 .......
Finished optimization stage 2 on ACX_PROBE_CONNECT_12s_bram_rsp_dma__1 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on BW_BMC_IF_Z4022460 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/BW_BMC_IF.svp:93:24:93:41:@N:CL159:@XP_MSG">BW_BMC_IF.svp(93)</a><!@TM:1760980945> | Input i_fpga_sys_scl_in is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/BW_BMC_IF.svp:96:24:96:41:@N:CL159:@XP_MSG">BW_BMC_IF.svp(96)</a><!@TM:1760980945> | Input i_fpga_sys_sda_in is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/include/BW_BMC_IF.svp:101:24:101:42:@N:CL159:@XP_MSG">BW_BMC_IF.svp(101)</a><!@TM:1760980945> | Input i_fpga_i2c_mux_gnt is unused.
Finished optimization stage 2 on BW_BMC_IF_Z4022460 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 309MB)
Running optimization stage 2 on bw_bmc_if_encrypted_Z3777420 .......
Finished optimization stage 2 on bw_bmc_if_encrypted_Z3777420 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)
Running optimization stage 2 on block_ram_infer_13s_32s .......
Finished optimization stage 2 on block_ram_infer_13s_32s (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)
Running optimization stage 2 on block_ram_infer_10s_32s .......
Finished optimization stage 2 on block_ram_infer_10s_32s (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)
Running optimization stage 2 on axi_slave_ctrl_2s_9s_0_1_2_0_1_2 .......
Extracted state machine for register wstate
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register rstate
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on axi_slave_ctrl_2s_9s_0_1_2_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)
Running optimization stage 2 on uart_axi_master_Z3097860 .......
Finished optimization stage 2 on uart_axi_master_Z3097860 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 311MB)
Running optimization stage 2 on axi_master_ctrl_Z3469680 .......
Extracted state machine for register axi_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Finished optimization stage 2 on axi_master_ctrl_Z3469680 (CPU Time 0h:00m:00s, Memory Used current: 325MB peak: 327MB)
Running optimization stage 2 on ACX_NAP_AXI_SLAVE_Z257090 .......
Finished optimization stage 2 on ACX_NAP_AXI_SLAVE_Z257090 (CPU Time 0h:00m:00s, Memory Used current: 325MB peak: 327MB)
Running optimization stage 2 on uart_edge_v4_Z98560 .......
Extracted state machine for register uart_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
Finished optimization stage 2 on uart_edge_v4_Z98560 (CPU Time 0h:00m:00s, Memory Used current: 325MB peak: 327MB)
Running optimization stage 2 on bretime .......
Finished optimization stage 2 on bretime (CPU Time 0h:00m:00s, Memory Used current: 325MB peak: 327MB)
Running optimization stage 2 on acx_device_manager .......
Finished optimization stage 2 on acx_device_manager (CPU Time 0h:00m:00s, Memory Used current: 325MB peak: 327MB)
Running optimization stage 2 on hot_rst_detect .......
Finished optimization stage 2 on hot_rst_detect (CPU Time 0h:00m:00s, Memory Used current: 325MB peak: 327MB)
Running optimization stage 2 on acx_bus_synchronizer_6s .......
Finished optimization stage 2 on acx_bus_synchronizer_6s (CPU Time 0h:00m:00s, Memory Used current: 325MB peak: 327MB)
Running optimization stage 2 on ACX_DEVICE_MANAGER_Z2807350 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:55:37:55:52:@N:CL159:@XP_MSG">ACX_DEVICE_MANAGER.svp(55)</a><!@TM:1760980945> | Input i_pcie_0_perstn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/opt/achronix/ACE_10_3_1/Achronix-linux/libraries/speedster7t/macros/ACX_DEVICE_MANAGER.svp:57:37:57:57:@N:CL159:@XP_MSG">ACX_DEVICE_MANAGER.svp(57)</a><!@TM:1760980945> | Input i_pcie_0_ltssm_state is unused.
Finished optimization stage 2 on ACX_DEVICE_MANAGER_Z2807350 (CPU Time 0h:00m:00s, Memory Used current: 325MB peak: 327MB)
Running optimization stage 2 on ACX_DEVICE_MANAGER_TOP_Z4674010 .......
Finished optimization stage 2 on ACX_DEVICE_MANAGER_TOP_Z4674010 (CPU Time 0h:00m:00s, Memory Used current: 325MB peak: 327MB)
Running optimization stage 2 on ACX_DEVICE_MANAGER_ENCRYPTED_Z4054970 .......
Finished optimization stage 2 on ACX_DEVICE_MANAGER_ENCRYPTED_Z4054970 (CPU Time 0h:00m:00s, Memory Used current: 325MB peak: 327MB)
Running optimization stage 2 on lipoyUSgkJto_32s_32s_28s_256s_8s_8s_ .......
Finished optimization stage 2 on lipoyUSgkJto_32s_32s_28s_256s_8s_8s_ (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on yNphBxmSwDEO .......
Finished optimization stage 2 on yNphBxmSwDEO (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on FxaNIaIwCwcD_32s_8s .......
Finished optimization stage 2 on FxaNIaIwCwcD_32s_8s (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on sXxLCxgEPgfv_Z871820 .......
Finished optimization stage 2 on sXxLCxgEPgfv_Z871820 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_JTAP_REG_UNIT_2_0s_0s_0s_1s .......
Finished optimization stage 2 on ACX_JTAP_REG_UNIT_2_0s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_JTAP_UNIT_2_0s_0s_0s_1s .......
Finished optimization stage 2 on ACX_JTAP_UNIT_2_0s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_JTAP_REG_UNIT_1_16s_4s_0s_33s .......
Finished optimization stage 2 on ACX_JTAP_REG_UNIT_1_16s_4s_0s_33s (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_JTAP_SHIFT_REG_Z452120 .......
Finished optimization stage 2 on ACX_JTAP_SHIFT_REG_Z452120 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_JTAP_UNIT_1_16s_4s_0s_18s .......
Finished optimization stage 2 on ACX_JTAP_UNIT_1_16s_4s_0s_18s (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_JTAP_SHIFT_REG_1s_0 .......
Finished optimization stage 2 on ACX_JTAP_SHIFT_REG_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_JTAP_SHIFT_REG_18s_0 .......
Finished optimization stage 2 on ACX_JTAP_SHIFT_REG_18s_0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on xNRPKWDTbffq_32s .......
Finished optimization stage 2 on xNRPKWDTbffq_32s (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on xNRPKWDTbffq_48s .......
Finished optimization stage 2 on xNRPKWDTbffq_48s (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_JTAP_INTERFACE .......
Finished optimization stage 2 on ACX_JTAP_INTERFACE (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_JTAP_SHIFT_REG_6s_0 .......
Finished optimization stage 2 on ACX_JTAP_SHIFT_REG_6s_0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_JTAP .......
Finished optimization stage 2 on ACX_JTAP (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on OPIN .......
Finished optimization stage 2 on OPIN (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_DFFN .......
Finished optimization stage 2 on ACX_DFFN (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on IPIN .......
Finished optimization stage 2 on IPIN (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on CLK_IPIN .......
Finished optimization stage 2 on CLK_IPIN (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on yopdFndJCmDj_Z12_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u .......
Finished optimization stage 2 on yopdFndJCmDj_Z12_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ekNznBgwbZaR_8s_8s_42s_256s .......
Finished optimization stage 2 on ekNznBgwbZaR_8s_8s_42s_256s (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on jZXsZgZglTwz_1_3_15_15_18446744073150512879_2 .......
Finished optimization stage 2 on jZXsZgZglTwz_1_3_15_15_18446744073150512879_2 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on aPLPhxSmqEdJ_18446744073150512879_15_15_2_0_1 .......
Extracted state machine for register rd_resp_state
State machine has 2 reachable states with original encodings of:
   00
   01
Finished optimization stage 2 on aPLPhxSmqEdJ_18446744073150512879_15_15_2_0_1 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on OIUTxMiakzzC_2_0_1_2 .......
Extracted state machine for register rd_fsm_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on OIUTxMiakzzC_2_0_1_2 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on mFmQDIFqqagj .......
Finished optimization stage 2 on mFmQDIFqqagj (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on XJDXVaIfpFsh_18446744073150512879_0_1_2_3 .......
Extracted state machine for register wr_fsm_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on XJDXVaIfpFsh_18446744073150512879_0_1_2_3 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on HLgfeCynlXFu .......
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on HLgfeCynlXFu (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on FxaNIaIwCwcD_9s_4s .......
Finished optimization stage 2 on FxaNIaIwCwcD_9s_4s (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on FxaNIaIwCwcD_36s_2s .......
Finished optimization stage 2 on FxaNIaIwCwcD_36s_2s (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on FxaNIaIwCwcD_30s_2s .......
Finished optimization stage 2 on FxaNIaIwCwcD_30s_2s (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on oBzefhHFAXqt_256s_28s_8s_8s .......
Finished optimization stage 2 on oBzefhHFAXqt_256s_28s_8s_8s (CPU Time 0h:00m:01s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on OjiUwWwdlPJq .......
Finished optimization stage 2 on OjiUwWwdlPJq (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on IXdWJrBFOAWK_4_6_0_1_1_256s_42s_28s_7 .......
Finished optimization stage 2 on IXdWJrBFOAWK_4_6_0_1_1_256s_42s_28s_7 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on t_DBI_GATEWAY_AXI4_Z1265033 .......
Finished optimization stage 2 on t_DBI_GATEWAY_AXI4_Z1265033 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on t_DBI_GATEWAY_AXI4_Z5127060 .......
Finished optimization stage 2 on t_DBI_GATEWAY_AXI4_Z5127060 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on t_DBI_GATEWAY_AXI4_Z1265032 .......
Finished optimization stage 2 on t_DBI_GATEWAY_AXI4_Z1265032 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on t_DBI_GATEWAY_AXI4_Z4762711 .......
Finished optimization stage 2 on t_DBI_GATEWAY_AXI4_Z4762711 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on t_DBI_GATEWAY_AXI4_Z1265031 .......
Finished optimization stage 2 on t_DBI_GATEWAY_AXI4_Z1265031 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on t_DBI_GATEWAY_AXI4_Z4762710 .......
Finished optimization stage 2 on t_DBI_GATEWAY_AXI4_Z4762710 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on t_DBI_GATEWAY_AXI4_Z1265030 .......
Finished optimization stage 2 on t_DBI_GATEWAY_AXI4_Z1265030 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ZvAvGNlALpzE_Z4304060 .......
Finished optimization stage 2 on ZvAvGNlALpzE_Z4304060 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on xoFMKzXNtKak .......
Extracted state machine for register axi_initiator_state
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
Finished optimization stage 2 on xoFMKzXNtKak (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_NAP_AXI_SLAVE_Z4544380 .......
Finished optimization stage 2 on ACX_NAP_AXI_SLAVE_Z4544380 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_PROBE_CONNECT_38s_acx_mgr_mcu_reg__1 .......
Finished optimization stage 2 on ACX_PROBE_CONNECT_38s_acx_mgr_mcu_reg__1 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on ACX_PROBE_CONNECT256 .......
Finished optimization stage 2 on ACX_PROBE_CONNECT256 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on POevAdbUycaO_Z86160 .......
Finished optimization stage 2 on POevAdbUycaO_Z86160 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on RagcyFwxsINw_Z11_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu .......
Finished optimization stage 2 on RagcyFwxsINw_Z11_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on myhDjMtjsPJF_Z10_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore .......
Finished optimization stage 2 on myhDjMtjsPJF_Z10_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on BABvXUHsgUvu_2_0 .......
Finished optimization stage 2 on BABvXUHsgUvu_2_0 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on wzGCJsYSgbTN_2 .......
Finished optimization stage 2 on wzGCJsYSgbTN_2 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on LOQtAfhtnLCv_Z9_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core .......
Finished optimization stage 2 on LOQtAfhtnLCv_Z9_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on VTunQvHHGgzd_1_1 .......
Finished optimization stage 2 on VTunQvHHGgzd_1_1 (CPU Time 0h:00m:00s, Memory Used current: 335MB peak: 335MB)
Running optimization stage 2 on giawSnWhKTQQ_Z8_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu .......
Extracted state machine for register rg_state
State machine has 17 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01101
   01110
   01111
   10000
   10001
Finished optimization stage 2 on giawSnWhKTQQ_Z8_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 341MB)
Running optimization stage 2 on iOtVAKXCFXEb .......
Extracted state machine for register rg_iteration
State machine has 7 reachable states with original encodings of:
   000000
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on iOtVAKXCFXEb (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 341MB)
Running optimization stage 2 on vtOvUGkXTcsz_Z7_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem .......
Extracted state machine for register dmem_port_f_rsp_exc_code_rv
State machine has 5 reachable states with original encodings of:
   01010
   10100
   10101
   10110
   10111
Extracted state machine for register dmem_port_mmio_rg_fsm_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register dmem_port_fabric_adapter_rg_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on vtOvUGkXTcsz_Z7_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on yELPDSSQXGmq_Z6_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram .......
Finished optimization stage 2 on yELPDSSQXGmq_Z6_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on GQsnEMjqTmrg_Z5_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram_u_bram_d0_u_bram_deep .......
Finished optimization stage 2 on GQsnEMjqTmrg_Z5_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram_u_bram_d0_u_bram_deep (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on GQsnEMjqTmrg_Z4_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram_u_bram_d2_u_bram_deep .......
Finished optimization stage 2 on GQsnEMjqTmrg_Z4_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram_u_bram_d2_u_bram_deep (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on COBBQxJjBZuI_Z3_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram_u_bram .......
Finished optimization stage 2 on COBBQxJjBZuI_Z3_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_near_mem_ram_u_bram (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on pYQKwJrBPlEl_1 .......
Finished optimization stage 2 on pYQKwJrBPlEl_1 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on eYayfAWYbhzF_16s_40960s .......
Finished optimization stage 2 on eYayfAWYbhzF_16s_40960s (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on SFBDGsoVtQGl_32_1 .......
Finished optimization stage 2 on SFBDGsoVtQGl_32_1 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on SFBDGsoVtQGl_35_1 .......
Finished optimization stage 2 on SFBDGsoVtQGl_35_1 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on SFBDGsoVtQGl_33_1 .......
Finished optimization stage 2 on SFBDGsoVtQGl_33_1 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on jVBICjKnvCGD_Z2_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_gpr_regfile .......
Extracted state machine for register rg_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on jVBICjKnvCGD_Z2_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_gpr_regfile (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on ACX_PROBE_POINT_38_acx_mgr_mcu_reg .......
Finished optimization stage 2 on ACX_PROBE_POINT_38_acx_mgr_mcu_reg (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on SaKKgKfnwFFv_Z1_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_gpr_regfile_regfile .......
Finished optimization stage 2 on SaKKgKfnwFFv_Z1_elastix_gemm_top_x_acx_dev_mgr_x_dev_mgr_u_u_u_u_mcu_bscore_core_cpu_gpr_regfile_regfile (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on SFBDGsoVtQGl_1_1 .......
Finished optimization stage 2 on SFBDGsoVtQGl_1_1 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on LGCEMDqZLrHi .......
Finished optimization stage 2 on LGCEMDqZLrHi (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on eYayfAWYbhzF .......
Finished optimization stage 2 on eYayfAWYbhzF (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on hKRoxEXAgYqv_1 .......
Finished optimization stage 2 on hKRoxEXAgYqv_1 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on dLkqUDMhQDaR .......
Finished optimization stage 2 on dLkqUDMhQDaR (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on AzEnGPclStnj .......
Finished optimization stage 2 on AzEnGPclStnj (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on flr_responder .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv:98:4:98:13:@N:CL189:@XP_MSG">flr_responder.sv(98)</a><!@TM:1760980945> | Register bit axi_if.awsize[0] is always 0.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/flr_responder.sv:98:4:98:13:@N:CL201:@XP_MSG">flr_responder.sv(98)</a><!@TM:1760980945> | Trying to extract state machine for register wr_state.
Extracted state machine for register wr_state
State machine has 3 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
Finished optimization stage 2 on flr_responder (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on nap_responder_wrapper_Z4353720 .......
Finished optimization stage 2 on nap_responder_wrapper_Z4353720 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on ACX_NAP_AXI_SLAVE_Z366380 .......
Finished optimization stage 2 on ACX_NAP_AXI_SLAVE_Z366380 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on t_AXI4_Z3548521 .......
Finished optimization stage 2 on t_AXI4_Z3548521 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on msix_irq_handler_Z568370 .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:208:4:208:13:@N:CL189:@XP_MSG">msix_irq_handler.sv(208)</a><!@TM:1760980945> | Register bit axi_if.awsize[0] is always 0.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:208:4:208:13:@N:CL201:@XP_MSG">msix_irq_handler.sv(208)</a><!@TM:1760980945> | Trying to extract state machine for register wr_state.
Extracted state machine for register wr_state
State machine has 3 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:121:4:121:13:@N:CL201:@XP_MSG">msix_irq_handler.sv(121)</a><!@TM:1760980945> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:41:40:41:52:@W:CL246:@XP_MSG">msix_irq_handler.sv(41)</a><!@TM:1760980945> | Input port bits 383 to 320 of i_regs_write[383:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:41:40:41:52:@W:CL246:@XP_MSG">msix_irq_handler.sv(41)</a><!@TM:1760980945> | Input port bits 255 to 192 of i_regs_write[383:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:41:40:41:52:@W:CL246:@XP_MSG">msix_irq_handler.sv(41)</a><!@TM:1760980945> | Input port bits 127 to 42 of i_regs_write[383:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:43:40:43:51:@A:CL153:@XP_MSG">msix_irq_handler.sv(43)</a><!@TM:1760980945> | *Unassigned bits of o_regs_read[2][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:43:40:43:51:@A:CL153:@XP_MSG">msix_irq_handler.sv(43)</a><!@TM:1760980945> | *Unassigned bits of o_regs_read[3][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:43:40:43:51:@A:CL153:@XP_MSG">msix_irq_handler.sv(43)</a><!@TM:1760980945> | *Unassigned bits of o_regs_read[7][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/msix_irq_handler.sv:43:40:43:51:@A:CL153:@XP_MSG">msix_irq_handler.sv(43)</a><!@TM:1760980945> | *Unassigned bits of o_regs_read[11][31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on msix_irq_handler_Z568370 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on nap_responder_wrapper_Z3387950 .......
Finished optimization stage 2 on nap_responder_wrapper_Z3387950 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on ACX_NAP_AXI_SLAVE_Z4501730 .......
Finished optimization stage 2 on ACX_NAP_AXI_SLAVE_Z4501730 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on NAP_AXI_SLAVE .......
Finished optimization stage 2 on NAP_AXI_SLAVE (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on t_AXI4_Z3548520 .......
Finished optimization stage 2 on t_AXI4_Z3548520 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on irq_gen_2s_6s_3s_0s_1s_2s_200000 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv:37:40:37:52:@W:CL246:@XP_MSG">irq_gen.sv(37)</a><!@TM:1760980945> | Input port bits 191 to 160 of i_regs_write[191:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv:37:40:37:52:@W:CL246:@XP_MSG">irq_gen.sv(37)</a><!@TM:1760980945> | Input port bits 127 to 97 of i_regs_write[191:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv:37:40:37:52:@W:CL246:@XP_MSG">irq_gen.sv(37)</a><!@TM:1760980945> | Input port bits 95 to 64 of i_regs_write[191:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv:37:40:37:52:@W:CL246:@XP_MSG">irq_gen.sv(37)</a><!@TM:1760980945> | Input port bits 31 to 1 of i_regs_write[191:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv:39:40:39:51:@A:CL153:@XP_MSG">irq_gen.sv(39)</a><!@TM:1760980945> | *Unassigned bits of o_regs_read[0][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/irq_gen.sv:39:40:39:51:@A:CL153:@XP_MSG">irq_gen.sv(39)</a><!@TM:1760980945> | *Unassigned bits of o_regs_read[3][31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on irq_gen_2s_6s_3s_0s_1s_2s_200000 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on axi_bram_responder_Z3514710 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:425:3:425:9:@W:CL169:@XP_MSG">axi_bram_responder.sv(425)</a><!@TM:1760980945> | Pruning unused register xact_ar_len_d1[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:425:3:425:9:@W:CL169:@XP_MSG">axi_bram_responder.sv(425)</a><!@TM:1760980945> | Pruning unused register xact_ar_len_d2[3:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:569:3:569:9:@N:CL201:@XP_MSG">axi_bram_responder.sv(569)</a><!@TM:1760980945> | Trying to extract state machine for register wr_xact_state.
Extracted state machine for register wr_xact_state
State machine has 4 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:287:3:287:9:@N:CL201:@XP_MSG">axi_bram_responder.sv(287)</a><!@TM:1760980945> | Trying to extract state machine for register rd_xact_state.
Extracted state machine for register rd_xact_state
State machine has 3 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/axi_bram_responder.sv:531:4:531:10:@N:CL201:@XP_MSG">axi_bram_responder.sv(531)</a><!@TM:1760980945> | Trying to extract state machine for register aw_xact_state.
Extracted state machine for register aw_xact_state
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
Finished optimization stage 2 on axi_bram_responder_Z3514710 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on ACX_PROBE_POINT_12s_bram_rsp_atu .......
Finished optimization stage 2 on ACX_PROBE_POINT_12s_bram_rsp_atu (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on nap_initiator_wrapper_Z3188510 .......
Finished optimization stage 2 on nap_initiator_wrapper_Z3188510 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on t_AXI4_Z4929043 .......
Finished optimization stage 2 on t_AXI4_Z4929043 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on dma_bram_bridge_Z2278420 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:468:3:468:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(468)</a><!@TM:1760980945> | Pruning unused register xact_ar_len_d1[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:468:3:468:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(468)</a><!@TM:1760980945> | Pruning unused register xact_ar_len_d2[3:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:612:3:612:9:@N:CL201:@XP_MSG">dma_bram_bridge.sv(612)</a><!@TM:1760980945> | Trying to extract state machine for register wr_xact_state.
Extracted state machine for register wr_xact_state
State machine has 4 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:330:3:330:9:@N:CL201:@XP_MSG">dma_bram_bridge.sv(330)</a><!@TM:1760980945> | Trying to extract state machine for register rd_xact_state.
Extracted state machine for register rd_xact_state
State machine has 3 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:574:4:574:10:@N:CL201:@XP_MSG">dma_bram_bridge.sv(574)</a><!@TM:1760980945> | Trying to extract state machine for register aw_xact_state.
Extracted state machine for register aw_xact_state
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:44:15:44:30:@N:CL159:@XP_MSG">dma_bram_bridge.sv(44)</a><!@TM:1760980945> | Input i_bram_inc42_en is unused.
Finished optimization stage 2 on dma_bram_bridge_Z2278420 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on ACX_PROBE_POINT_12s_bram_rsp_dl .......
Finished optimization stage 2 on ACX_PROBE_POINT_12s_bram_rsp_dl (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on nap_initiator_wrapper_Z692530 .......
Finished optimization stage 2 on nap_initiator_wrapper_Z692530 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on t_AXI4_Z4929042 .......
Finished optimization stage 2 on t_AXI4_Z4929042 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on dma_bram_bridge_Z540760 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:468:3:468:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(468)</a><!@TM:1760980945> | Pruning unused register xact_ar_len_d1[3:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:468:3:468:9:@W:CL169:@XP_MSG">dma_bram_bridge.sv(468)</a><!@TM:1760980945> | Pruning unused register xact_ar_len_d2[3:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:612:3:612:9:@N:CL201:@XP_MSG">dma_bram_bridge.sv(612)</a><!@TM:1760980945> | Trying to extract state machine for register wr_xact_state.
Extracted state machine for register wr_xact_state
State machine has 4 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:330:3:330:9:@N:CL201:@XP_MSG">dma_bram_bridge.sv(330)</a><!@TM:1760980945> | Trying to extract state machine for register rd_xact_state.
Extracted state machine for register rd_xact_state
State machine has 3 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:574:4:574:10:@N:CL201:@XP_MSG">dma_bram_bridge.sv(574)</a><!@TM:1760980945> | Trying to extract state machine for register aw_xact_state.
Extracted state machine for register aw_xact_state
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/dma_bram_bridge.sv:44:15:44:30:@N:CL159:@XP_MSG">dma_bram_bridge.sv(44)</a><!@TM:1760980945> | Input i_bram_inc42_en is unused.
Finished optimization stage 2 on dma_bram_bridge_Z540760 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on ACX_PROBE_POINT_12s_bram_rsp_dma .......
Finished optimization stage 2 on ACX_PROBE_POINT_12s_bram_rsp_dma (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on ACX_PROBE_POINT256 .......
Finished optimization stage 2 on ACX_PROBE_POINT256 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on ACX_BRAM72K_SDP .......
Finished optimization stage 2 on ACX_BRAM72K_SDP (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on nap_initiator_wrapper_Z2936930 .......
Finished optimization stage 2 on nap_initiator_wrapper_Z2936930 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on t_AXI4_Z4929041 .......
Finished optimization stage 2 on t_AXI4_Z4929041 (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on shift_reg_5s_8s_0s_0s .......
Finished optimization stage 2 on shift_reg_5s_8s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 351MB peak: 351MB)
Running optimization stage 2 on reg_control_block_139s_1s_1s_0s_256s_32s_0_44_52 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/dev/Dev/elastix_gemm/gemm/src/rtl/reg_control_block.sv:169:4:169:10:@N:CL201:@XP_MSG">reg_control_block.sv(169)</a><!@TM:1760980945> | Trying to extract state machine for register axi_state.
Extracted state machine for register axi_state
State machine has 5 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
Finished optimization stage 2 on reg_control_block_139s_1s_1s_0s_256s_32s_0_44_52 (CPU Time 0h:00m:01s, Memory Used current: 440MB peak: 440MB)
Running optimization stage 2 on nap_initiator_wrapper_Z3055970 .......
Finished optimization stage 2 on nap_initiator_wrapper_Z3055970 (CPU Time 0h:00m:00s, Memory Used current: 440MB peak: 440MB)
Running optimization stage 2 on ACX_NAP_AXI_MASTER .......
Finished optimization stage 2 on ACX_NAP_AXI_MASTER (CPU Time 0h:00m:00s, Memory Used current: 440MB peak: 440MB)
Running optimization stage 2 on t_AXI4_Z4929040 .......
Finished optimization stage 2 on t_AXI4_Z4929040 (CPU Time 0h:00m:00s, Memory Used current: 440MB peak: 440MB)
Running optimization stage 2 on reset_processor_v2_7s_8s_1s_4s_0s .......
Finished optimization stage 2 on reset_processor_v2_7s_8s_1s_4s_0s (CPU Time 0h:00m:00s, Memory Used current: 440MB peak: 440MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/dev/Dev/elastix_gemm/gemm/build/results/ace/impl_1/syn/rev_acx/synwork/layer0.duruntime:@XP_FILE">layer0.duruntime</a>


Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Mon Oct 20 10:22:25 2025

###########################################################]
@END
Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Mon Oct 20 10:22:25 2025

###########################################################]

</pre></samp></body></html>
