ARM GAS  /tmp/cc5c1xtE.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_cryp_tdes.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.CRYP_TDES_ECB,"ax",%progbits
  18              		.align	1
  19              		.global	CRYP_TDES_ECB
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	CRYP_TDES_ECB:
  27              	.LVL0:
  28              	.LFB130:
  29              		.file 1 "Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c"
   1:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /**
   2:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @file    stm32f4xx_cryp_tdes.c
   4:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @version V1.0.2
   6:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @date    05-March-2012
   7:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @brief   This file provides high level functions to encrypt and decrypt an 
   8:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          input message using TDES in ECB/CBC modes .
   9:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          It uses the stm32f4xx_cryp.c/.h drivers to access the STM32F4xx CRYP
  10:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          peripheral.
  11:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  12:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *  @verbatim
  13:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  14:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          ===================================================================
  15:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *                                   How to use this driver
  16:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          ===================================================================
  17:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          1. Enable The CRYP controller clock using 
  18:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *            RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_CRYP, ENABLE); function.
  19:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  20:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          2. Encrypt and decrypt using TDES in ECB Mode using CRYP_TDES_ECB()
  21:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *             function.
  22:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  23:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          3. Encrypt and decrypt using TDES in CBC Mode using CRYP_TDES_CBC()
  24:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *             function.
  25:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  26:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *  @endverbatim
  27:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  28:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   ******************************************************************************
  29:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @attention
ARM GAS  /tmp/cc5c1xtE.s 			page 2


  30:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  31:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  32:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  33:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  34:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * You may not use this file except in compliance with the License.
  35:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * You may obtain a copy of the License at:
  36:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  37:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  38:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  39:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * Unless required by applicable law or agreed to in writing, software 
  40:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  41:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  42:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * See the License for the specific language governing permissions and
  43:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * limitations under the License.
  44:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *
  45:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   ******************************************************************************
  46:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */ 
  47:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  48:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Includes ------------------------------------------------------------------*/
  49:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** #include "stm32f4xx_cryp.h"
  50:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  51:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  52:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  53:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @{
  54:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */
  55:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  56:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /** @defgroup CRYP 
  57:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @brief CRYP driver modules
  58:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @{
  59:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */
  60:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  61:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Private typedef -----------------------------------------------------------*/
  62:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Private define ------------------------------------------------------------*/
  63:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** #define TDESBUSY_TIMEOUT    ((uint32_t) 0x00010000)
  64:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  65:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Private macro -------------------------------------------------------------*/
  66:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Private variables ---------------------------------------------------------*/
  67:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Private function prototypes -----------------------------------------------*/
  68:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /* Private functions ---------------------------------------------------------*/
  69:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  70:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  71:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /** @defgroup CRYP_Private_Functions
  72:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @{
  73:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */ 
  74:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  75:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /** @defgroup CRYP_Group7 High Level TDES functions
  76:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****  *  @brief   High Level TDES functions 
  77:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****  *
  78:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** @verbatim   
  79:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****  ===============================================================================
  80:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****                           High Level TDES functions
  81:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****  ===============================================================================
  82:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  83:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  84:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** @endverbatim
  85:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @{
  86:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */
ARM GAS  /tmp/cc5c1xtE.s 			page 3


  87:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
  88:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /**
  89:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @brief  Encrypt and decrypt using TDES in ECB Mode
  90:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Mode: encryption or decryption Mode.
  91:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *           This parameter can be one of the following values:
  92:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *            @arg MODE_ENCRYPT: Encryption
  93:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *            @arg MODE_DECRYPT: Decryption
  94:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Key: Key used for TDES algorithm.
  95:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 8.
  96:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Input: pointer to the Input buffer.
  97:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Output: pointer to the returned buffer.
  98:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @retval An ErrorStatus enumeration value:
  99:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          - SUCCESS: Operation done
 100:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          - ERROR: Operation failed
 101:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */
 102:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** ErrorStatus CRYP_TDES_ECB(uint8_t Mode, uint8_t Key[24], uint8_t *Input, 
 103:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****                           uint32_t Ilength, uint8_t *Output)
 104:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** {
  30              		.loc 1 104 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 0, frame = 48
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 104 1 is_stmt 0 view .LVU1
  35 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 24
  38              		.cfi_offset 4, -24
  39              		.cfi_offset 5, -20
  40              		.cfi_offset 6, -16
  41              		.cfi_offset 7, -12
  42              		.cfi_offset 8, -8
  43              		.cfi_offset 14, -4
  44 0004 8CB0     		sub	sp, sp, #48
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 72
  47 0006 0546     		mov	r5, r0
  48 0008 0E46     		mov	r6, r1
  49 000a 1F46     		mov	r7, r3
 105:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_InitTypeDef TDES_CRYP_InitStructure;
  50              		.loc 1 105 3 is_stmt 1 view .LVU2
 106:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  51              		.loc 1 106 3 view .LVU3
 107:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   __IO uint32_t counter = 0;
  52              		.loc 1 107 3 view .LVU4
  53              		.loc 1 107 17 is_stmt 0 view .LVU5
  54 000c 0023     		movs	r3, #0
  55              	.LVL1:
  56              		.loc 1 107 17 view .LVU6
  57 000e 0193     		str	r3, [sp, #4]
 108:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t busystatus = 0;
  58              		.loc 1 108 3 is_stmt 1 view .LVU7
  59              	.LVL2:
 109:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   ErrorStatus status = SUCCESS;
  60              		.loc 1 109 3 view .LVU8
 110:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t keyaddr    = (uint32_t)Key;
  61              		.loc 1 110 3 view .LVU9
 111:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t inputaddr  = (uint32_t)Input;
ARM GAS  /tmp/cc5c1xtE.s 			page 4


  62              		.loc 1 111 3 view .LVU10
  63              		.loc 1 111 12 is_stmt 0 view .LVU11
  64 0010 1446     		mov	r4, r2
  65              	.LVL3:
 112:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t outputaddr = (uint32_t)Output;
  66              		.loc 1 112 3 is_stmt 1 view .LVU12
  67              		.loc 1 112 12 is_stmt 0 view .LVU13
  68 0012 DDF84880 		ldr	r8, [sp, #72]
  69              	.LVL4:
 113:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t i = 0;
  70              		.loc 1 113 3 is_stmt 1 view .LVU14
 114:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 115:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Crypto structures initialisation*/
 116:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
  71              		.loc 1 116 3 view .LVU15
  72 0016 02A8     		add	r0, sp, #8
  73              	.LVL5:
  74              		.loc 1 116 3 is_stmt 0 view .LVU16
  75 0018 FFF7FEFF 		bl	CRYP_KeyStructInit
  76              	.LVL6:
 117:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 118:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Crypto Init for Encryption process */
 119:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   if(Mode == MODE_ENCRYPT) /* TDES encryption */
  77              		.loc 1 119 3 is_stmt 1 view .LVU17
  78              		.loc 1 119 5 is_stmt 0 view .LVU18
  79 001c 012D     		cmp	r5, #1
  80 001e 27D0     		beq	.L12
 120:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****      TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 122:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 123:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   else /*if(Mode == MODE_DECRYPT)*/ /* TDES decryption */
 124:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 125:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****      TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  81              		.loc 1 125 6 is_stmt 1 view .LVU19
  82              		.loc 1 125 43 is_stmt 0 view .LVU20
  83 0020 0423     		movs	r3, #4
  84 0022 ADF82830 		strh	r3, [sp, #40]	@ movhi
  85              	.L3:
 126:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 127:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 128:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
  86              		.loc 1 128 3 is_stmt 1 view .LVU21
  87              		.loc 1 128 41 is_stmt 0 view .LVU22
  88 0026 0025     		movs	r5, #0
  89 0028 ADF82A50 		strh	r5, [sp, #42]	@ movhi
 129:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  90              		.loc 1 129 3 is_stmt 1 view .LVU23
  91              		.loc 1 129 41 is_stmt 0 view .LVU24
  92 002c 8023     		movs	r3, #128
  93 002e ADF82C30 		strh	r3, [sp, #44]	@ movhi
 130:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_Init(&TDES_CRYP_InitStructure);
  94              		.loc 1 130 3 is_stmt 1 view .LVU25
  95 0032 0AA8     		add	r0, sp, #40
  96 0034 FFF7FEFF 		bl	CRYP_Init
  97              	.LVL7:
 131:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 132:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Key Initialisation */
ARM GAS  /tmp/cc5c1xtE.s 			page 5


 133:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
  98              		.loc 1 133 3 view .LVU26
  99              		.loc 1 133 46 is_stmt 0 view .LVU27
 100 0038 3368     		ldr	r3, [r6]
 101              	.LVL8:
 102              	.LBB30:
 103              	.LBI30:
 104              		.file 2 "Drivers/CMSIS/Core/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
ARM GAS  /tmp/cc5c1xtE.s 			page 6


  50:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  /tmp/cc5c1xtE.s 			page 7


 107:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
ARM GAS  /tmp/cc5c1xtE.s 			page 8


 164:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc5c1xtE.s 			page 9


 221:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
ARM GAS  /tmp/cc5c1xtE.s 			page 10


 278:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc5c1xtE.s 			page 11


 335:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/cc5c1xtE.s 			page 12


 392:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /tmp/cc5c1xtE.s 			page 13


 449:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
ARM GAS  /tmp/cc5c1xtE.s 			page 14


 506:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc5c1xtE.s 			page 15


 563:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/cc5c1xtE.s 			page 16


 620:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
ARM GAS  /tmp/cc5c1xtE.s 			page 17


 677:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc5c1xtE.s 			page 18


 734:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
ARM GAS  /tmp/cc5c1xtE.s 			page 19


 791:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
ARM GAS  /tmp/cc5c1xtE.s 			page 20


 848:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 105              		.loc 2 900 31 is_stmt 1 view .LVU28
 106              	.LBB31:
 901:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
ARM GAS  /tmp/cc5c1xtE.s 			page 21


 903:Drivers/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 107              		.loc 2 903 3 view .LVU29
 108              		.loc 2 903 10 is_stmt 0 view .LVU30
 109 003a 1BBA     		rev	r3, r3
 110              	.LVL9:
 111              		.loc 2 903 10 view .LVU31
 112              	.LBE31:
 113              	.LBE30:
 114              		.loc 1 133 44 view .LVU32
 115 003c 0493     		str	r3, [sp, #16]
 134:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 116              		.loc 1 134 3 is_stmt 1 view .LVU33
 117              	.LVL10:
 135:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 118              		.loc 1 135 3 view .LVU34
 119              		.loc 1 135 46 is_stmt 0 view .LVU35
 120 003e 7368     		ldr	r3, [r6, #4]
 121              	.LVL11:
 122              	.LBB32:
 123              	.LBI32:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 124              		.loc 2 900 31 is_stmt 1 view .LVU36
 125              	.LBB33:
 126              		.loc 2 903 3 view .LVU37
 127              		.loc 2 903 10 is_stmt 0 view .LVU38
 128 0040 1BBA     		rev	r3, r3
 129              	.LVL12:
 130              		.loc 2 903 10 view .LVU39
 131              	.LBE33:
 132              	.LBE32:
 133              		.loc 1 135 44 view .LVU40
 134 0042 0593     		str	r3, [sp, #20]
 136:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 135              		.loc 1 136 3 is_stmt 1 view .LVU41
 136              	.LVL13:
 137:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 137              		.loc 1 137 3 view .LVU42
 138              		.loc 1 137 46 is_stmt 0 view .LVU43
 139 0044 B368     		ldr	r3, [r6, #8]
 140              	.LVL14:
 141              	.LBB34:
 142              	.LBI34:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 143              		.loc 2 900 31 is_stmt 1 view .LVU44
 144              	.LBB35:
 145              		.loc 2 903 3 view .LVU45
 146              		.loc 2 903 10 is_stmt 0 view .LVU46
 147 0046 1BBA     		rev	r3, r3
 148              	.LVL15:
 149              		.loc 2 903 10 view .LVU47
 150              	.LBE35:
 151              	.LBE34:
 152              		.loc 1 137 44 view .LVU48
 153 0048 0693     		str	r3, [sp, #24]
 138:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 154              		.loc 1 138 3 is_stmt 1 view .LVU49
 155              	.LVL16:
ARM GAS  /tmp/cc5c1xtE.s 			page 22


 139:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 156              		.loc 1 139 3 view .LVU50
 157              		.loc 1 139 46 is_stmt 0 view .LVU51
 158 004a F368     		ldr	r3, [r6, #12]
 159              	.LVL17:
 160              	.LBB36:
 161              	.LBI36:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 162              		.loc 2 900 31 is_stmt 1 view .LVU52
 163              	.LBB37:
 164              		.loc 2 903 3 view .LVU53
 165              		.loc 2 903 10 is_stmt 0 view .LVU54
 166 004c 1BBA     		rev	r3, r3
 167              	.LVL18:
 168              		.loc 2 903 10 view .LVU55
 169              	.LBE37:
 170              	.LBE36:
 171              		.loc 1 139 44 view .LVU56
 172 004e 0793     		str	r3, [sp, #28]
 140:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 173              		.loc 1 140 3 is_stmt 1 view .LVU57
 174              	.LVL19:
 141:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 175              		.loc 1 141 3 view .LVU58
 176              		.loc 1 141 46 is_stmt 0 view .LVU59
 177 0050 3369     		ldr	r3, [r6, #16]
 178              	.LVL20:
 179              	.LBB38:
 180              	.LBI38:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 181              		.loc 2 900 31 is_stmt 1 view .LVU60
 182              	.LBB39:
 183              		.loc 2 903 3 view .LVU61
 184              		.loc 2 903 10 is_stmt 0 view .LVU62
 185 0052 1BBA     		rev	r3, r3
 186              	.LVL21:
 187              		.loc 2 903 10 view .LVU63
 188              	.LBE39:
 189              	.LBE38:
 190              		.loc 1 141 44 view .LVU64
 191 0054 0893     		str	r3, [sp, #32]
 142:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 192              		.loc 1 142 3 is_stmt 1 view .LVU65
 193              	.LVL22:
 143:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 194              		.loc 1 143 3 view .LVU66
 195              		.loc 1 143 46 is_stmt 0 view .LVU67
 196 0056 7369     		ldr	r3, [r6, #20]
 197              	.LVL23:
 198              	.LBB40:
 199              	.LBI40:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 200              		.loc 2 900 31 is_stmt 1 view .LVU68
 201              	.LBB41:
 202              		.loc 2 903 3 view .LVU69
 203              		.loc 2 903 10 is_stmt 0 view .LVU70
 204 0058 1BBA     		rev	r3, r3
ARM GAS  /tmp/cc5c1xtE.s 			page 23


 205              	.LVL24:
 206              		.loc 2 903 10 view .LVU71
 207              	.LBE41:
 208              	.LBE40:
 209              		.loc 1 143 44 view .LVU72
 210 005a 0993     		str	r3, [sp, #36]
 144:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 211              		.loc 1 144 3 is_stmt 1 view .LVU73
 212 005c 02A8     		add	r0, sp, #8
 213 005e FFF7FEFF 		bl	CRYP_KeyInit
 214              	.LVL25:
 145:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 146:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Flush IN/OUT FIFO */
 147:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_FIFOFlush();
 215              		.loc 1 147 3 view .LVU74
 216 0062 FFF7FEFF 		bl	CRYP_FIFOFlush
 217              	.LVL26:
 148:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 149:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Enable Crypto processor */
 150:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_Cmd(ENABLE);
 218              		.loc 1 150 3 view .LVU75
 219 0066 0120     		movs	r0, #1
 220 0068 FFF7FEFF 		bl	CRYP_Cmd
 221              	.LVL27:
 151:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 222              		.loc 1 152 3 view .LVU76
 109:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 223              		.loc 1 109 15 is_stmt 0 view .LVU77
 224 006c 0126     		movs	r6, #1
 225              	.LVL28:
 226              		.loc 1 152 3 view .LVU78
 227 006e 06E0     		b	.L4
 228              	.LVL29:
 229              	.L12:
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 230              		.loc 1 121 6 is_stmt 1 view .LVU79
 121:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 231              		.loc 1 121 43 is_stmt 0 view .LVU80
 232 0070 0023     		movs	r3, #0
 233 0072 ADF82830 		strh	r3, [sp, #40]	@ movhi
 234 0076 D6E7     		b	.L3
 235              	.LVL30:
 236              	.L5:
 153:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 154:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     /* Write the Input block in the Input FIFO */
 155:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 156:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     inputaddr+=4;
 157:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 158:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     inputaddr+=4;
 159:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 160:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     /* Wait until the complete message has been processed */
 161:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     counter = 0;
 162:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     do
 163:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     {
 164:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 165:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       counter++;
ARM GAS  /tmp/cc5c1xtE.s 			page 24


 166:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 167:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 168:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     if (busystatus != RESET)
 237              		.loc 1 168 5 is_stmt 1 view .LVU81
 238              		.loc 1 168 8 is_stmt 0 view .LVU82
 239 0078 DAB1     		cbz	r2, .L13
 169:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     {
 170:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****        status = ERROR;
 240              		.loc 1 170 15 view .LVU83
 241 007a 0026     		movs	r6, #0
 242              	.LVL31:
 243              	.L7:
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 244              		.loc 1 152 48 is_stmt 1 discriminator 2 view .LVU84
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 245              		.loc 1 152 49 is_stmt 0 discriminator 2 view .LVU85
 246 007c 0835     		adds	r5, r5, #8
 247              	.LVL32:
 248              	.L4:
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 249              		.loc 1 152 12 is_stmt 1 discriminator 1 view .LVU86
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 250              		.loc 1 152 3 is_stmt 0 discriminator 1 view .LVU87
 251 007e BD42     		cmp	r5, r7
 252 0080 22D2     		bcs	.L8
 152:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 253              		.loc 1 152 25 discriminator 3 view .LVU88
 254 0082 0EB3     		cbz	r6, .L8
 155:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     inputaddr+=4;
 255              		.loc 1 155 5 is_stmt 1 view .LVU89
 256 0084 2068     		ldr	r0, [r4]
 257 0086 FFF7FEFF 		bl	CRYP_DataIn
 258              	.LVL33:
 156:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 259              		.loc 1 156 5 view .LVU90
 157:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     inputaddr+=4;
 260              		.loc 1 157 5 view .LVU91
 261 008a 6068     		ldr	r0, [r4, #4]
 262 008c FFF7FEFF 		bl	CRYP_DataIn
 263              	.LVL34:
 158:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 264              		.loc 1 158 5 view .LVU92
 158:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 265              		.loc 1 158 14 is_stmt 0 view .LVU93
 266 0090 0834     		adds	r4, r4, #8
 267              	.LVL35:
 161:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     do
 268              		.loc 1 161 5 is_stmt 1 view .LVU94
 161:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     do
 269              		.loc 1 161 13 is_stmt 0 view .LVU95
 270 0092 0023     		movs	r3, #0
 271 0094 0193     		str	r3, [sp, #4]
 272              	.L6:
 162:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     {
 273              		.loc 1 162 5 is_stmt 1 discriminator 2 view .LVU96
 164:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       counter++;
 274              		.loc 1 164 7 discriminator 2 view .LVU97
ARM GAS  /tmp/cc5c1xtE.s 			page 25


 164:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       counter++;
 275              		.loc 1 164 20 is_stmt 0 discriminator 2 view .LVU98
 276 0096 1020     		movs	r0, #16
 277 0098 FFF7FEFF 		bl	CRYP_GetFlagStatus
 278              	.LVL36:
 164:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       counter++;
 279              		.loc 1 164 18 discriminator 2 view .LVU99
 280 009c 0246     		mov	r2, r0
 281              	.LVL37:
 165:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 282              		.loc 1 165 7 is_stmt 1 discriminator 2 view .LVU100
 165:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 283              		.loc 1 165 14 is_stmt 0 discriminator 2 view .LVU101
 284 009e 0199     		ldr	r1, [sp, #4]
 285 00a0 0131     		adds	r1, r1, #1
 286 00a2 0191     		str	r1, [sp, #4]
 166:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 287              		.loc 1 166 12 is_stmt 1 discriminator 2 view .LVU102
 166:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 288              		.loc 1 166 22 is_stmt 0 discriminator 2 view .LVU103
 289 00a4 019B     		ldr	r3, [sp, #4]
 166:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 290              		.loc 1 166 5 discriminator 2 view .LVU104
 291 00a6 B3F5803F 		cmp	r3, #65536
 292 00aa E5D0     		beq	.L5
 166:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 293              		.loc 1 166 43 discriminator 1 view .LVU105
 294 00ac 0028     		cmp	r0, #0
 295 00ae F2D1     		bne	.L6
 296 00b0 E2E7     		b	.L5
 297              	.L13:
 171:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }
 172:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     else
 173:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     {
 174:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 175:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       /* Read the Output block from the Output FIFO */
 176:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 298              		.loc 1 176 7 is_stmt 1 view .LVU106
 299              		.loc 1 176 34 is_stmt 0 view .LVU107
 300 00b2 FFF7FEFF 		bl	CRYP_DataOut
 301              	.LVL38:
 302              		.loc 1 176 32 view .LVU108
 303 00b6 C8F80000 		str	r0, [r8]
 177:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       outputaddr+=4;
 304              		.loc 1 177 7 is_stmt 1 view .LVU109
 305              	.LVL39:
 178:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 306              		.loc 1 178 7 view .LVU110
 307              		.loc 1 178 34 is_stmt 0 view .LVU111
 308 00ba FFF7FEFF 		bl	CRYP_DataOut
 309              	.LVL40:
 310              		.loc 1 178 32 view .LVU112
 311 00be C8F80400 		str	r0, [r8, #4]
 179:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       outputaddr+=4;
 312              		.loc 1 179 7 is_stmt 1 view .LVU113
 313              		.loc 1 179 17 is_stmt 0 view .LVU114
 314 00c2 08F10808 		add	r8, r8, #8
ARM GAS  /tmp/cc5c1xtE.s 			page 26


 315              	.LVL41:
 316              		.loc 1 179 17 view .LVU115
 317 00c6 D9E7     		b	.L7
 318              	.L8:
 180:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }
 181:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 182:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 183:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Disable Crypto */
 184:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_Cmd(DISABLE);
 319              		.loc 1 184 3 is_stmt 1 view .LVU116
 320 00c8 0020     		movs	r0, #0
 321 00ca FFF7FEFF 		bl	CRYP_Cmd
 322              	.LVL42:
 185:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 186:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   return status; 
 323              		.loc 1 186 3 view .LVU117
 187:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** }
 324              		.loc 1 187 1 is_stmt 0 view .LVU118
 325 00ce 3046     		mov	r0, r6
 326 00d0 0CB0     		add	sp, sp, #48
 327              	.LCFI2:
 328              		.cfi_def_cfa_offset 24
 329              		@ sp needed
 330 00d2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 331              		.loc 1 187 1 view .LVU119
 332              		.cfi_endproc
 333              	.LFE130:
 335              		.section	.text.CRYP_TDES_CBC,"ax",%progbits
 336              		.align	1
 337              		.global	CRYP_TDES_CBC
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 341              		.fpu fpv4-sp-d16
 343              	CRYP_TDES_CBC:
 344              	.LVL43:
 345              	.LFB131:
 188:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 189:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** /**
 190:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @brief  Encrypt and decrypt using TDES in CBC Mode
 191:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Mode: encryption or decryption Mode.
 192:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *           This parameter can be one of the following values:
 193:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *            @arg MODE_ENCRYPT: Encryption
 194:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *            @arg MODE_DECRYPT: Decryption
 195:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Key: Key used for TDES algorithm.
 196:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  InitVectors: Initialisation Vectors used for TDES algorithm.
 197:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Input: pointer to the Input buffer.
 198:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 8.
 199:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @param  Output: pointer to the returned buffer.
 200:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   * @retval An ErrorStatus enumeration value:
 201:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          - SUCCESS: Operation done
 202:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   *          - ERROR: Operation failed
 203:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   */
 204:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** ErrorStatus CRYP_TDES_CBC(uint8_t Mode, uint8_t Key[24], uint8_t InitVectors[8],
 205:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****                           uint8_t *Input, uint32_t Ilength, uint8_t *Output)
 206:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** {
 346              		.loc 1 206 1 is_stmt 1 view -0
ARM GAS  /tmp/cc5c1xtE.s 			page 27


 347              		.cfi_startproc
 348              		@ args = 8, pretend = 0, frame = 64
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		.loc 1 206 1 is_stmt 0 view .LVU121
 351 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 352              	.LCFI3:
 353              		.cfi_def_cfa_offset 28
 354              		.cfi_offset 4, -28
 355              		.cfi_offset 5, -24
 356              		.cfi_offset 6, -20
 357              		.cfi_offset 7, -16
 358              		.cfi_offset 8, -12
 359              		.cfi_offset 9, -8
 360              		.cfi_offset 14, -4
 361 0004 91B0     		sub	sp, sp, #68
 362              	.LCFI4:
 363              		.cfi_def_cfa_offset 96
 364 0006 8146     		mov	r9, r0
 365 0008 0D46     		mov	r5, r1
 366 000a 1646     		mov	r6, r2
 367 000c DDF86080 		ldr	r8, [sp, #96]
 207:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_InitTypeDef TDES_CRYP_InitStructure;
 368              		.loc 1 207 3 is_stmt 1 view .LVU122
 208:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
 369              		.loc 1 208 3 view .LVU123
 209:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_IVInitTypeDef TDES_CRYP_IVInitStructure;
 370              		.loc 1 209 3 view .LVU124
 210:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   __IO uint32_t counter = 0;
 371              		.loc 1 210 3 view .LVU125
 372              		.loc 1 210 17 is_stmt 0 view .LVU126
 373 0010 0022     		movs	r2, #0
 374              	.LVL44:
 375              		.loc 1 210 17 view .LVU127
 376 0012 0192     		str	r2, [sp, #4]
 211:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t busystatus = 0;
 377              		.loc 1 211 3 is_stmt 1 view .LVU128
 378              	.LVL45:
 212:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   ErrorStatus status = SUCCESS;
 379              		.loc 1 212 3 view .LVU129
 213:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 380              		.loc 1 213 3 view .LVU130
 214:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t inputaddr  = (uint32_t)Input;
 381              		.loc 1 214 3 view .LVU131
 382              		.loc 1 214 12 is_stmt 0 view .LVU132
 383 0014 1C46     		mov	r4, r3
 384              	.LVL46:
 215:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t outputaddr = (uint32_t)Output;
 385              		.loc 1 215 3 is_stmt 1 view .LVU133
 386              		.loc 1 215 12 is_stmt 0 view .LVU134
 387 0016 199F     		ldr	r7, [sp, #100]
 388              	.LVL47:
 216:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 389              		.loc 1 216 3 is_stmt 1 view .LVU135
 217:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t i = 0;
 390              		.loc 1 217 3 view .LVU136
 218:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 219:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Crypto structures initialisation*/
ARM GAS  /tmp/cc5c1xtE.s 			page 28


 220:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 391              		.loc 1 220 3 view .LVU137
 392 0018 06A8     		add	r0, sp, #24
 393              	.LVL48:
 394              		.loc 1 220 3 is_stmt 0 view .LVU138
 395 001a FFF7FEFF 		bl	CRYP_KeyStructInit
 396              	.LVL49:
 221:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 222:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Crypto Init for Encryption process */
 223:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   if(Mode == MODE_ENCRYPT) /* TDES encryption */
 397              		.loc 1 223 3 is_stmt 1 view .LVU139
 398              		.loc 1 223 5 is_stmt 0 view .LVU140
 399 001e B9F1010F 		cmp	r9, #1
 400 0022 31D0     		beq	.L25
 224:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 225:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 226:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 227:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   else
 228:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 229:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 401              		.loc 1 229 5 is_stmt 1 view .LVU141
 402              		.loc 1 229 42 is_stmt 0 view .LVU142
 403 0024 0423     		movs	r3, #4
 404 0026 ADF83830 		strh	r3, [sp, #56]	@ movhi
 405              	.L16:
 230:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 231:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_CBC;
 406              		.loc 1 231 3 is_stmt 1 view .LVU143
 407              		.loc 1 231 41 is_stmt 0 view .LVU144
 408 002a 0823     		movs	r3, #8
 409 002c ADF83A30 		strh	r3, [sp, #58]	@ movhi
 232:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 410              		.loc 1 232 3 is_stmt 1 view .LVU145
 411              		.loc 1 232 41 is_stmt 0 view .LVU146
 412 0030 8023     		movs	r3, #128
 413 0032 ADF83C30 		strh	r3, [sp, #60]	@ movhi
 233:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 234:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_Init(&TDES_CRYP_InitStructure);
 414              		.loc 1 234 3 is_stmt 1 view .LVU147
 415 0036 0EA8     		add	r0, sp, #56
 416 0038 FFF7FEFF 		bl	CRYP_Init
 417              	.LVL50:
 235:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 236:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Key Initialisation */
 237:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 418              		.loc 1 237 3 view .LVU148
 419              		.loc 1 237 46 is_stmt 0 view .LVU149
 420 003c 2B68     		ldr	r3, [r5]
 421              	.LVL51:
 422              	.LBB42:
 423              	.LBI42:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 424              		.loc 2 900 31 is_stmt 1 view .LVU150
 425              	.LBB43:
 426              		.loc 2 903 3 view .LVU151
 427              		.loc 2 903 10 is_stmt 0 view .LVU152
 428 003e 1BBA     		rev	r3, r3
ARM GAS  /tmp/cc5c1xtE.s 			page 29


 429              	.LVL52:
 430              		.loc 2 903 10 view .LVU153
 431              	.LBE43:
 432              	.LBE42:
 433              		.loc 1 237 44 view .LVU154
 434 0040 0893     		str	r3, [sp, #32]
 238:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 435              		.loc 1 238 3 is_stmt 1 view .LVU155
 436              	.LVL53:
 239:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 437              		.loc 1 239 3 view .LVU156
 438              		.loc 1 239 46 is_stmt 0 view .LVU157
 439 0042 6B68     		ldr	r3, [r5, #4]
 440              	.LVL54:
 441              	.LBB44:
 442              	.LBI44:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 443              		.loc 2 900 31 is_stmt 1 view .LVU158
 444              	.LBB45:
 445              		.loc 2 903 3 view .LVU159
 446              		.loc 2 903 10 is_stmt 0 view .LVU160
 447 0044 1BBA     		rev	r3, r3
 448              	.LVL55:
 449              		.loc 2 903 10 view .LVU161
 450              	.LBE45:
 451              	.LBE44:
 452              		.loc 1 239 44 view .LVU162
 453 0046 0993     		str	r3, [sp, #36]
 240:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 454              		.loc 1 240 3 is_stmt 1 view .LVU163
 455              	.LVL56:
 241:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 456              		.loc 1 241 3 view .LVU164
 457              		.loc 1 241 46 is_stmt 0 view .LVU165
 458 0048 AB68     		ldr	r3, [r5, #8]
 459              	.LVL57:
 460              	.LBB46:
 461              	.LBI46:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 462              		.loc 2 900 31 is_stmt 1 view .LVU166
 463              	.LBB47:
 464              		.loc 2 903 3 view .LVU167
 465              		.loc 2 903 10 is_stmt 0 view .LVU168
 466 004a 1BBA     		rev	r3, r3
 467              	.LVL58:
 468              		.loc 2 903 10 view .LVU169
 469              	.LBE47:
 470              	.LBE46:
 471              		.loc 1 241 44 view .LVU170
 472 004c 0A93     		str	r3, [sp, #40]
 242:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 473              		.loc 1 242 3 is_stmt 1 view .LVU171
 474              	.LVL59:
 243:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 475              		.loc 1 243 3 view .LVU172
 476              		.loc 1 243 46 is_stmt 0 view .LVU173
 477 004e EB68     		ldr	r3, [r5, #12]
ARM GAS  /tmp/cc5c1xtE.s 			page 30


 478              	.LVL60:
 479              	.LBB48:
 480              	.LBI48:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 481              		.loc 2 900 31 is_stmt 1 view .LVU174
 482              	.LBB49:
 483              		.loc 2 903 3 view .LVU175
 484              		.loc 2 903 10 is_stmt 0 view .LVU176
 485 0050 1BBA     		rev	r3, r3
 486              	.LVL61:
 487              		.loc 2 903 10 view .LVU177
 488              	.LBE49:
 489              	.LBE48:
 490              		.loc 1 243 44 view .LVU178
 491 0052 0B93     		str	r3, [sp, #44]
 244:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 492              		.loc 1 244 3 is_stmt 1 view .LVU179
 493              	.LVL62:
 245:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 494              		.loc 1 245 3 view .LVU180
 495              		.loc 1 245 46 is_stmt 0 view .LVU181
 496 0054 2B69     		ldr	r3, [r5, #16]
 497              	.LVL63:
 498              	.LBB50:
 499              	.LBI50:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 500              		.loc 2 900 31 is_stmt 1 view .LVU182
 501              	.LBB51:
 502              		.loc 2 903 3 view .LVU183
 503              		.loc 2 903 10 is_stmt 0 view .LVU184
 504 0056 1BBA     		rev	r3, r3
 505              	.LVL64:
 506              		.loc 2 903 10 view .LVU185
 507              	.LBE51:
 508              	.LBE50:
 509              		.loc 1 245 44 view .LVU186
 510 0058 0C93     		str	r3, [sp, #48]
 246:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   keyaddr+=4;
 511              		.loc 1 246 3 is_stmt 1 view .LVU187
 512              	.LVL65:
 247:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 513              		.loc 1 247 3 view .LVU188
 514              		.loc 1 247 46 is_stmt 0 view .LVU189
 515 005a 6B69     		ldr	r3, [r5, #20]
 516              	.LVL66:
 517              	.LBB52:
 518              	.LBI52:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 519              		.loc 2 900 31 is_stmt 1 view .LVU190
 520              	.LBB53:
 521              		.loc 2 903 3 view .LVU191
 522              		.loc 2 903 10 is_stmt 0 view .LVU192
 523 005c 1BBA     		rev	r3, r3
 524              	.LVL67:
 525              		.loc 2 903 10 view .LVU193
 526              	.LBE53:
 527              	.LBE52:
ARM GAS  /tmp/cc5c1xtE.s 			page 31


 528              		.loc 1 247 44 view .LVU194
 529 005e 0D93     		str	r3, [sp, #52]
 248:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 530              		.loc 1 248 3 is_stmt 1 view .LVU195
 531 0060 06A8     		add	r0, sp, #24
 532 0062 FFF7FEFF 		bl	CRYP_KeyInit
 533              	.LVL68:
 249:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 250:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Initialization Vectors */
 251:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 534              		.loc 1 251 3 view .LVU196
 535              		.loc 1 251 44 is_stmt 0 view .LVU197
 536 0066 3368     		ldr	r3, [r6]
 537              	.LVL69:
 538              	.LBB54:
 539              	.LBI54:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 540              		.loc 2 900 31 is_stmt 1 view .LVU198
 541              	.LBB55:
 542              		.loc 2 903 3 view .LVU199
 543              		.loc 2 903 10 is_stmt 0 view .LVU200
 544 0068 1BBA     		rev	r3, r3
 545              	.LVL70:
 546              		.loc 2 903 10 view .LVU201
 547              	.LBE55:
 548              	.LBE54:
 549              		.loc 1 251 42 view .LVU202
 550 006a 0293     		str	r3, [sp, #8]
 252:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   ivaddr+=4;
 551              		.loc 1 252 3 is_stmt 1 view .LVU203
 552              	.LVL71:
 253:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   TDES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 553              		.loc 1 253 3 view .LVU204
 554              		.loc 1 253 44 is_stmt 0 view .LVU205
 555 006c 7368     		ldr	r3, [r6, #4]
 556              	.LVL72:
 557              	.LBB56:
 558              	.LBI56:
 900:Drivers/CMSIS/Core/Include/cmsis_gcc.h **** {
 559              		.loc 2 900 31 is_stmt 1 view .LVU206
 560              	.LBB57:
 561              		.loc 2 903 3 view .LVU207
 562              		.loc 2 903 10 is_stmt 0 view .LVU208
 563 006e 1BBA     		rev	r3, r3
 564              	.LVL73:
 565              		.loc 2 903 10 view .LVU209
 566              	.LBE57:
 567              	.LBE56:
 568              		.loc 1 253 42 view .LVU210
 569 0070 0393     		str	r3, [sp, #12]
 254:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_IVInit(&TDES_CRYP_IVInitStructure);
 570              		.loc 1 254 3 is_stmt 1 view .LVU211
 571 0072 02A8     		add	r0, sp, #8
 572 0074 FFF7FEFF 		bl	CRYP_IVInit
 573              	.LVL74:
 255:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 256:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Flush IN/OUT FIFO */
ARM GAS  /tmp/cc5c1xtE.s 			page 32


 257:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_FIFOFlush();
 574              		.loc 1 257 3 view .LVU212
 575 0078 FFF7FEFF 		bl	CRYP_FIFOFlush
 576              	.LVL75:
 258:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 259:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Enable Crypto processor */
 260:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_Cmd(ENABLE);
 577              		.loc 1 260 3 view .LVU213
 578 007c 0120     		movs	r0, #1
 579 007e FFF7FEFF 		bl	CRYP_Cmd
 580              	.LVL76:
 261:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 581              		.loc 1 262 3 view .LVU214
 582              		.loc 1 262 8 is_stmt 0 view .LVU215
 583 0082 0025     		movs	r5, #0
 584              	.LVL77:
 212:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   uint32_t keyaddr    = (uint32_t)Key;
 585              		.loc 1 212 15 view .LVU216
 586 0084 0126     		movs	r6, #1
 587              	.LVL78:
 588              		.loc 1 262 3 view .LVU217
 589 0086 06E0     		b	.L17
 590              	.LVL79:
 591              	.L25:
 225:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 592              		.loc 1 225 5 is_stmt 1 view .LVU218
 225:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 593              		.loc 1 225 42 is_stmt 0 view .LVU219
 594 0088 0023     		movs	r3, #0
 595 008a ADF83830 		strh	r3, [sp, #56]	@ movhi
 596 008e CCE7     		b	.L16
 597              	.LVL80:
 598              	.L18:
 263:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 264:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     /* Write the Input block in the Input FIFO */
 265:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 266:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     inputaddr+=4;
 267:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     inputaddr+=4;
 269:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 270:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     /* Wait until the complete message has been processed */
 271:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     counter = 0;
 272:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     do
 273:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     {
 274:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 275:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       counter++;
 276:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 277:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 278:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     if (busystatus != RESET)
 599              		.loc 1 278 5 is_stmt 1 view .LVU220
 600              		.loc 1 278 8 is_stmt 0 view .LVU221
 601 0090 D9B1     		cbz	r1, .L26
 279:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****    {
 280:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****        status = ERROR;
 602              		.loc 1 280 15 view .LVU222
 603 0092 0026     		movs	r6, #0
ARM GAS  /tmp/cc5c1xtE.s 			page 33


 604              	.LVL81:
 605              	.L20:
 262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 606              		.loc 1 262 48 is_stmt 1 discriminator 2 view .LVU223
 262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 607              		.loc 1 262 49 is_stmt 0 discriminator 2 view .LVU224
 608 0094 0835     		adds	r5, r5, #8
 609              	.LVL82:
 610              	.L17:
 262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 611              		.loc 1 262 12 is_stmt 1 discriminator 1 view .LVU225
 262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 612              		.loc 1 262 3 is_stmt 0 discriminator 1 view .LVU226
 613 0096 4545     		cmp	r5, r8
 614 0098 1FD2     		bcs	.L21
 262:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   {
 615              		.loc 1 262 25 discriminator 3 view .LVU227
 616 009a F6B1     		cbz	r6, .L21
 265:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     inputaddr+=4;
 617              		.loc 1 265 5 is_stmt 1 view .LVU228
 618 009c 2068     		ldr	r0, [r4]
 619 009e FFF7FEFF 		bl	CRYP_DataIn
 620              	.LVL83:
 266:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 621              		.loc 1 266 5 view .LVU229
 267:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     inputaddr+=4;
 622              		.loc 1 267 5 view .LVU230
 623 00a2 6068     		ldr	r0, [r4, #4]
 624 00a4 FFF7FEFF 		bl	CRYP_DataIn
 625              	.LVL84:
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 626              		.loc 1 268 5 view .LVU231
 268:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 627              		.loc 1 268 14 is_stmt 0 view .LVU232
 628 00a8 0834     		adds	r4, r4, #8
 629              	.LVL85:
 271:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     do
 630              		.loc 1 271 5 is_stmt 1 view .LVU233
 271:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     do
 631              		.loc 1 271 13 is_stmt 0 view .LVU234
 632 00aa 0023     		movs	r3, #0
 633 00ac 0193     		str	r3, [sp, #4]
 634              	.L19:
 272:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     {
 635              		.loc 1 272 5 is_stmt 1 discriminator 2 view .LVU235
 274:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       counter++;
 636              		.loc 1 274 7 discriminator 2 view .LVU236
 274:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       counter++;
 637              		.loc 1 274 20 is_stmt 0 discriminator 2 view .LVU237
 638 00ae 1020     		movs	r0, #16
 639 00b0 FFF7FEFF 		bl	CRYP_GetFlagStatus
 640              	.LVL86:
 274:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       counter++;
 641              		.loc 1 274 18 discriminator 2 view .LVU238
 642 00b4 0146     		mov	r1, r0
 643              	.LVL87:
 275:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
ARM GAS  /tmp/cc5c1xtE.s 			page 34


 644              		.loc 1 275 7 is_stmt 1 discriminator 2 view .LVU239
 275:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 645              		.loc 1 275 14 is_stmt 0 discriminator 2 view .LVU240
 646 00b6 019A     		ldr	r2, [sp, #4]
 647 00b8 0132     		adds	r2, r2, #1
 648 00ba 0192     		str	r2, [sp, #4]
 276:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 649              		.loc 1 276 12 is_stmt 1 discriminator 2 view .LVU241
 276:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 650              		.loc 1 276 22 is_stmt 0 discriminator 2 view .LVU242
 651 00bc 019B     		ldr	r3, [sp, #4]
 276:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 652              		.loc 1 276 5 discriminator 2 view .LVU243
 653 00be B3F5803F 		cmp	r3, #65536
 654 00c2 E5D0     		beq	.L18
 276:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 655              		.loc 1 276 43 discriminator 1 view .LVU244
 656 00c4 0028     		cmp	r0, #0
 657 00c6 F2D1     		bne	.L19
 658 00c8 E2E7     		b	.L18
 659              	.L26:
 281:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }
 282:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     else
 283:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     {
 284:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 285:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       /* Read the Output block from the Output FIFO */
 286:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 660              		.loc 1 286 7 is_stmt 1 view .LVU245
 661              		.loc 1 286 34 is_stmt 0 view .LVU246
 662 00ca FFF7FEFF 		bl	CRYP_DataOut
 663              	.LVL88:
 664              		.loc 1 286 32 view .LVU247
 665 00ce 3860     		str	r0, [r7]
 287:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       outputaddr+=4;
 666              		.loc 1 287 7 is_stmt 1 view .LVU248
 667              	.LVL89:
 288:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 668              		.loc 1 288 7 view .LVU249
 669              		.loc 1 288 34 is_stmt 0 view .LVU250
 670 00d0 FFF7FEFF 		bl	CRYP_DataOut
 671              	.LVL90:
 672              		.loc 1 288 32 view .LVU251
 673 00d4 7860     		str	r0, [r7, #4]
 289:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****       outputaddr+=4;
 674              		.loc 1 289 7 is_stmt 1 view .LVU252
 675              		.loc 1 289 17 is_stmt 0 view .LVU253
 676 00d6 0837     		adds	r7, r7, #8
 677              	.LVL91:
 678              		.loc 1 289 17 view .LVU254
 679 00d8 DCE7     		b	.L20
 680              	.L21:
 290:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****     }
 291:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   }
 292:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 293:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   /* Disable Crypto */
 294:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   CRYP_Cmd(DISABLE);
 681              		.loc 1 294 3 is_stmt 1 view .LVU255
ARM GAS  /tmp/cc5c1xtE.s 			page 35


 682 00da 0020     		movs	r0, #0
 683 00dc FFF7FEFF 		bl	CRYP_Cmd
 684              	.LVL92:
 295:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** 
 296:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c ****   return status; 
 685              		.loc 1 296 3 view .LVU256
 297:Drivers/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_cryp_tdes.c **** }
 686              		.loc 1 297 1 is_stmt 0 view .LVU257
 687 00e0 3046     		mov	r0, r6
 688 00e2 11B0     		add	sp, sp, #68
 689              	.LCFI5:
 690              		.cfi_def_cfa_offset 28
 691              		@ sp needed
 692 00e4 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 693              		.loc 1 297 1 view .LVU258
 694              		.cfi_endproc
 695              	.LFE131:
 697              		.text
 698              	.Letext0:
 699              		.file 3 "/home/way/Programs/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 700              		.file 4 "/home/way/Programs/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 701              		.file 5 "Drivers/CMSIS/Core/Include/core_cm4.h"
 702              		.file 6 "Inc/system_stm32f4xx.h"
 703              		.file 7 "Inc/stm32f4xx.h"
 704              		.file 8 "Drivers/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_cryp.h"
ARM GAS  /tmp/cc5c1xtE.s 			page 36


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_cryp_tdes.c
     /tmp/cc5c1xtE.s:18     .text.CRYP_TDES_ECB:0000000000000000 $t
     /tmp/cc5c1xtE.s:26     .text.CRYP_TDES_ECB:0000000000000000 CRYP_TDES_ECB
     /tmp/cc5c1xtE.s:336    .text.CRYP_TDES_CBC:0000000000000000 $t
     /tmp/cc5c1xtE.s:343    .text.CRYP_TDES_CBC:0000000000000000 CRYP_TDES_CBC

UNDEFINED SYMBOLS
CRYP_KeyStructInit
CRYP_Init
CRYP_KeyInit
CRYP_FIFOFlush
CRYP_Cmd
CRYP_DataIn
CRYP_GetFlagStatus
CRYP_DataOut
CRYP_IVInit
