// Seed: 2145411437
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri0 id_4
);
  id_6 :
  assert property (@(posedge -1) id_2)
  else $signed(96);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd79,
    parameter id_5 = 32'd63
) (
    input  wand  id_0,
    input  wire  id_1,
    input  wire  id_2,
    input  wor   _id_3
    , id_7,
    output uwire id_4,
    input  tri1  _id_5
);
  wire id_8;
  assign id_4 = 1 == id_2;
  assign id_7 = 1 & id_7;
  logic id_9, id_10;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
  localparam [id_3  ==  id_5  +  1 : 1] id_11 = ~1, id_12 = id_10, id_13 = 1, id_14 = 1'b0;
  wand id_15;
  ;
  assign id_15 = id_3 ? "" - id_13 : (-1'b0) ? -1 == -1'b0 : 1;
  assign id_4  = -1;
endmodule
