{
  "family": "nrf51",
  "architecture": "arm-cortex-m0",
  "vendor": "Nordic Semiconductor",
  "mcus": {
    "nrf51": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "PWR": {
          "instances": [
            {
              "name": "POWER",
              "base": "0x40000000",
              "irq": 0
            }
          ],
          "registers": {
            "TASKS_CONSTLAT": {
              "offset": "0x78",
              "size": 32,
              "description": "Enable constant latency mode."
            },
            "TASKS_LOWPWR": {
              "offset": "0x7C",
              "size": 32,
              "description": "Enable low power mode (variable latency)."
            },
            "EVENTS_POFWARN": {
              "offset": "0x108",
              "size": 32,
              "description": "Power failure warning."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "RESETREAS": {
              "offset": "0x400",
              "size": 32,
              "description": "Reset reason."
            },
            "RAMSTATUS": {
              "offset": "0x428",
              "size": 32,
              "description": "Ram status register."
            },
            "SYSTEMOFF": {
              "offset": "0x500",
              "size": 32,
              "description": "System off register."
            },
            "POFCON": {
              "offset": "0x510",
              "size": 32,
              "description": "Power failure configuration."
            },
            "GPREGRET": {
              "offset": "0x51C",
              "size": 32,
              "description": "General purpose retention register. This register is a retained register."
            },
            "RAMON": {
              "offset": "0x524",
              "size": 32,
              "description": "Ram on/off."
            },
            "RESET": {
              "offset": "0x544",
              "size": 32,
              "description": "Pin reset functionality configuration register. This register is a retained register."
            },
            "RAMONB": {
              "offset": "0x554",
              "size": 32,
              "description": "Ram on/off."
            },
            "DCDCEN": {
              "offset": "0x578",
              "size": 32,
              "description": "DCDC converter enable configuration register."
            },
            "DCDCFORCE": {
              "offset": "0xA08",
              "size": 32,
              "description": "DCDC power-up force register."
            }
          },
          "bits": {
            "INTENSET": {
              "POFWARN": {
                "bit": 2,
                "description": "Enable interrupt on POFWARN event."
              }
            },
            "INTENCLR": {
              "POFWARN": {
                "bit": 2,
                "description": "Disable interrupt on POFWARN event."
              }
            },
            "RESETREAS": {
              "RESETPIN": {
                "bit": 0,
                "description": "Reset from pin-reset detected."
              },
              "DOG": {
                "bit": 1,
                "description": "Reset from watchdog detected."
              },
              "SREQ": {
                "bit": 2,
                "description": "Reset from AIRCR.SYSRESETREQ detected."
              },
              "LOCKUP": {
                "bit": 3,
                "description": "Reset from CPU lock-up detected."
              },
              "OFF": {
                "bit": 16,
                "description": "Reset from wake-up from OFF mode detected by the use of DETECT signal from GPIO."
              },
              "LPCOMP": {
                "bit": 17,
                "description": "Reset from wake-up from OFF mode detected by the use of ANADETECT signal from LPCOMP."
              },
              "DIF": {
                "bit": 18,
                "description": "Reset from wake-up from OFF mode detected by entering into debug interface mode."
              }
            },
            "RAMSTATUS": {
              "RAMBLOCK0": {
                "bit": 0,
                "description": "RAM block 0 status."
              },
              "RAMBLOCK1": {
                "bit": 1,
                "description": "RAM block 1 status."
              },
              "RAMBLOCK2": {
                "bit": 2,
                "description": "RAM block 2 status."
              },
              "RAMBLOCK3": {
                "bit": 3,
                "description": "RAM block 3 status."
              }
            },
            "SYSTEMOFF": {
              "SYSTEMOFF": {
                "bit": 0,
                "description": "Enter system off mode."
              }
            },
            "POFCON": {
              "POF": {
                "bit": 0,
                "description": "Power failure comparator enable."
              },
              "THRESHOLD": {
                "bit": 1,
                "description": "Set threshold level.",
                "width": 2
              }
            },
            "GPREGRET": {
              "GPREGRET": {
                "bit": 0,
                "description": "General purpose retention register.",
                "width": 8
              }
            },
            "RAMON": {
              "ONRAM0": {
                "bit": 0,
                "description": "RAM block 0 behaviour in ON mode."
              },
              "ONRAM1": {
                "bit": 1,
                "description": "RAM block 1 behaviour in ON mode."
              },
              "OFFRAM0": {
                "bit": 16,
                "description": "RAM block 0 behaviour in OFF mode."
              },
              "OFFRAM1": {
                "bit": 17,
                "description": "RAM block 1 behaviour in OFF mode."
              }
            },
            "RESET": {
              "RESET": {
                "bit": 0,
                "description": "Enable or disable pin reset in debug interface mode."
              }
            },
            "RAMONB": {
              "ONRAM2": {
                "bit": 0,
                "description": "RAM block 2 behaviour in ON mode."
              },
              "ONRAM3": {
                "bit": 1,
                "description": "RAM block 3 behaviour in ON mode."
              },
              "OFFRAM2": {
                "bit": 16,
                "description": "RAM block 2 behaviour in OFF mode."
              },
              "OFFRAM3": {
                "bit": 17,
                "description": "RAM block 3 behaviour in OFF mode."
              }
            },
            "DCDCEN": {
              "DCDCEN": {
                "bit": 0,
                "description": "Enable DCDC converter."
              }
            },
            "DCDCFORCE": {
              "FORCEOFF": {
                "bit": 0,
                "description": "DCDC power-up force off."
              },
              "FORCEON": {
                "bit": 1,
                "description": "DCDC power-up force on."
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "CLOCK",
              "base": "0x40000000",
              "irq": 0
            }
          ],
          "registers": {
            "TASKS_HFCLKSTART": {
              "offset": "0x00",
              "size": 32,
              "description": "Start HFCLK clock source."
            },
            "TASKS_HFCLKSTOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop HFCLK clock source."
            },
            "TASKS_LFCLKSTART": {
              "offset": "0x08",
              "size": 32,
              "description": "Start LFCLK clock source."
            },
            "TASKS_LFCLKSTOP": {
              "offset": "0x0C",
              "size": 32,
              "description": "Stop LFCLK clock source."
            },
            "TASKS_CAL": {
              "offset": "0x10",
              "size": 32,
              "description": "Start calibration of LFCLK RC oscillator."
            },
            "TASKS_CTSTART": {
              "offset": "0x14",
              "size": 32,
              "description": "Start calibration timer."
            },
            "TASKS_CTSTOP": {
              "offset": "0x18",
              "size": 32,
              "description": "Stop calibration timer."
            },
            "EVENTS_HFCLKSTARTED": {
              "offset": "0x100",
              "size": 32,
              "description": "HFCLK oscillator started."
            },
            "EVENTS_LFCLKSTARTED": {
              "offset": "0x104",
              "size": 32,
              "description": "LFCLK oscillator started."
            },
            "EVENTS_DONE": {
              "offset": "0x10C",
              "size": 32,
              "description": "Calibration of LFCLK RC oscillator completed."
            },
            "EVENTS_CTTO": {
              "offset": "0x110",
              "size": 32,
              "description": "Calibration timer timeout."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "HFCLKRUN": {
              "offset": "0x408",
              "size": 32,
              "description": "Task HFCLKSTART trigger status."
            },
            "HFCLKSTAT": {
              "offset": "0x40C",
              "size": 32,
              "description": "High frequency clock status."
            },
            "LFCLKRUN": {
              "offset": "0x414",
              "size": 32,
              "description": "Task LFCLKSTART triggered status."
            },
            "LFCLKSTAT": {
              "offset": "0x418",
              "size": 32,
              "description": "Low frequency clock status."
            },
            "LFCLKSRCCOPY": {
              "offset": "0x41C",
              "size": 32,
              "description": "Clock source for the LFCLK clock, set when task LKCLKSTART is triggered."
            },
            "LFCLKSRC": {
              "offset": "0x518",
              "size": 32,
              "description": "Clock source for the LFCLK clock."
            },
            "CTIV": {
              "offset": "0x538",
              "size": 32,
              "description": "Calibration timer interval."
            },
            "XTALFREQ": {
              "offset": "0x550",
              "size": 32,
              "description": "Crystal frequency."
            }
          },
          "bits": {
            "INTENSET": {
              "HFCLKSTARTED": {
                "bit": 0,
                "description": "Enable interrupt on HFCLKSTARTED event."
              },
              "LFCLKSTARTED": {
                "bit": 1,
                "description": "Enable interrupt on LFCLKSTARTED event."
              },
              "DONE": {
                "bit": 3,
                "description": "Enable interrupt on DONE event."
              },
              "CTTO": {
                "bit": 4,
                "description": "Enable interrupt on CTTO event."
              }
            },
            "INTENCLR": {
              "HFCLKSTARTED": {
                "bit": 0,
                "description": "Disable interrupt on HFCLKSTARTED event."
              },
              "LFCLKSTARTED": {
                "bit": 1,
                "description": "Disable interrupt on LFCLKSTARTED event."
              },
              "DONE": {
                "bit": 3,
                "description": "Disable interrupt on DONE event."
              },
              "CTTO": {
                "bit": 4,
                "description": "Disable interrupt on CTTO event."
              }
            },
            "HFCLKRUN": {
              "STATUS": {
                "bit": 0,
                "description": "Task HFCLKSTART trigger status."
              }
            },
            "HFCLKSTAT": {
              "SRC": {
                "bit": 0,
                "description": "Active clock source for the HF clock."
              },
              "STATE": {
                "bit": 16,
                "description": "State for the HFCLK."
              }
            },
            "LFCLKRUN": {
              "STATUS": {
                "bit": 0,
                "description": "Task LFCLKSTART triggered status."
              }
            },
            "LFCLKSTAT": {
              "SRC": {
                "bit": 0,
                "description": "Active clock source for the LF clock.",
                "width": 2
              },
              "STATE": {
                "bit": 16,
                "description": "State for the LF clock."
              }
            },
            "LFCLKSRCCOPY": {
              "SRC": {
                "bit": 0,
                "description": "Clock source for the LFCLK clock, set when task LKCLKSTART is triggered.",
                "width": 2
              }
            },
            "LFCLKSRC": {
              "SRC": {
                "bit": 0,
                "description": "Clock source.",
                "width": 2
              }
            },
            "CTIV": {
              "CTIV": {
                "bit": 0,
                "description": "Calibration timer interval in 0.25s resolution.",
                "width": 7
              }
            },
            "XTALFREQ": {
              "XTALFREQ": {
                "bit": 0,
                "description": "External Xtal frequency selection.",
                "width": 8
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "PERR0": {
              "offset": "0x528",
              "size": 32,
              "description": "Configuration of peripherals in mpu regions."
            },
            "RLENR0": {
              "offset": "0x52C",
              "size": 32,
              "description": "Length of RAM region 0."
            },
            "PROTENSET0": {
              "offset": "0x600",
              "size": 32,
              "description": "Erase and write protection bit enable set register."
            },
            "PROTENSET1": {
              "offset": "0x604",
              "size": 32,
              "description": "Erase and write protection bit enable set register."
            },
            "DISABLEINDEBUG": {
              "offset": "0x608",
              "size": 32,
              "description": "Disable erase and write protection mechanism in debug mode."
            },
            "PROTBLOCKSIZE": {
              "offset": "0x60C",
              "size": 32,
              "description": "Erase and write protection block size."
            }
          },
          "bits": {
            "PERR0": {
              "POWER_CLOCK": {
                "bit": 0,
                "description": "POWER_CLOCK region configuration."
              },
              "RADIO": {
                "bit": 1,
                "description": "RADIO region configuration."
              },
              "UART0": {
                "bit": 2,
                "description": "UART0 region configuration."
              },
              "SPI0_TWI0": {
                "bit": 3,
                "description": "SPI0 and TWI0 region configuration."
              },
              "SPI1_TWI1": {
                "bit": 4,
                "description": "SPI1 and TWI1 region configuration."
              },
              "GPIOTE": {
                "bit": 6,
                "description": "GPIOTE region configuration."
              },
              "ADC": {
                "bit": 7,
                "description": "ADC region configuration."
              },
              "TIMER0": {
                "bit": 8,
                "description": "TIMER0 region configuration."
              },
              "TIMER1": {
                "bit": 9,
                "description": "TIMER1 region configuration."
              },
              "TIMER2": {
                "bit": 10,
                "description": "TIMER2 region configuration."
              },
              "RTC0": {
                "bit": 11,
                "description": "RTC0 region configuration."
              },
              "TEMP": {
                "bit": 12,
                "description": "TEMP region configuration."
              },
              "RNG": {
                "bit": 13,
                "description": "RNG region configuration."
              },
              "ECB": {
                "bit": 14,
                "description": "ECB region configuration."
              },
              "CCM_AAR": {
                "bit": 15,
                "description": "CCM and AAR region configuration."
              },
              "WDT": {
                "bit": 16,
                "description": "WDT region configuration."
              },
              "RTC1": {
                "bit": 17,
                "description": "RTC1 region configuration."
              },
              "QDEC": {
                "bit": 18,
                "description": "QDEC region configuration."
              },
              "LPCOMP": {
                "bit": 19,
                "description": "LPCOMP region configuration."
              },
              "NVMC": {
                "bit": 30,
                "description": "NVMC region configuration."
              },
              "PPI": {
                "bit": 31,
                "description": "PPI region configuration."
              }
            },
            "PROTENSET0": {
              "PROTREG0": {
                "bit": 0,
                "description": "Protection enable for region 0."
              },
              "PROTREG1": {
                "bit": 1,
                "description": "Protection enable for region 1."
              },
              "PROTREG2": {
                "bit": 2,
                "description": "Protection enable for region 2."
              },
              "PROTREG3": {
                "bit": 3,
                "description": "Protection enable for region 3."
              },
              "PROTREG4": {
                "bit": 4,
                "description": "Protection enable for region 4."
              },
              "PROTREG5": {
                "bit": 5,
                "description": "Protection enable for region 5."
              },
              "PROTREG6": {
                "bit": 6,
                "description": "Protection enable for region 6."
              },
              "PROTREG7": {
                "bit": 7,
                "description": "Protection enable for region 7."
              },
              "PROTREG8": {
                "bit": 8,
                "description": "Protection enable for region 8."
              },
              "PROTREG9": {
                "bit": 9,
                "description": "Protection enable for region 9."
              },
              "PROTREG10": {
                "bit": 10,
                "description": "Protection enable for region 10."
              },
              "PROTREG11": {
                "bit": 11,
                "description": "Protection enable for region 11."
              },
              "PROTREG12": {
                "bit": 12,
                "description": "Protection enable for region 12."
              },
              "PROTREG13": {
                "bit": 13,
                "description": "Protection enable for region 13."
              },
              "PROTREG14": {
                "bit": 14,
                "description": "Protection enable for region 14."
              },
              "PROTREG15": {
                "bit": 15,
                "description": "Protection enable for region 15."
              },
              "PROTREG16": {
                "bit": 16,
                "description": "Protection enable for region 16."
              },
              "PROTREG17": {
                "bit": 17,
                "description": "Protection enable for region 17."
              },
              "PROTREG18": {
                "bit": 18,
                "description": "Protection enable for region 18."
              },
              "PROTREG19": {
                "bit": 19,
                "description": "Protection enable for region 19."
              },
              "PROTREG20": {
                "bit": 20,
                "description": "Protection enable for region 20."
              },
              "PROTREG21": {
                "bit": 21,
                "description": "Protection enable for region 21."
              },
              "PROTREG22": {
                "bit": 22,
                "description": "Protection enable for region 22."
              },
              "PROTREG23": {
                "bit": 23,
                "description": "Protection enable for region 23."
              },
              "PROTREG24": {
                "bit": 24,
                "description": "Protection enable for region 24."
              },
              "PROTREG25": {
                "bit": 25,
                "description": "Protection enable for region 25."
              },
              "PROTREG26": {
                "bit": 26,
                "description": "Protection enable for region 26."
              },
              "PROTREG27": {
                "bit": 27,
                "description": "Protection enable for region 27."
              },
              "PROTREG28": {
                "bit": 28,
                "description": "Protection enable for region 28."
              },
              "PROTREG29": {
                "bit": 29,
                "description": "Protection enable for region 29."
              },
              "PROTREG30": {
                "bit": 30,
                "description": "Protection enable for region 30."
              },
              "PROTREG31": {
                "bit": 31,
                "description": "Protection enable for region 31."
              }
            },
            "PROTENSET1": {
              "PROTREG32": {
                "bit": 0,
                "description": "Protection enable for region 32."
              },
              "PROTREG33": {
                "bit": 1,
                "description": "Protection enable for region 33."
              },
              "PROTREG34": {
                "bit": 2,
                "description": "Protection enable for region 34."
              },
              "PROTREG35": {
                "bit": 3,
                "description": "Protection enable for region 35."
              },
              "PROTREG36": {
                "bit": 4,
                "description": "Protection enable for region 36."
              },
              "PROTREG37": {
                "bit": 5,
                "description": "Protection enable for region 37."
              },
              "PROTREG38": {
                "bit": 6,
                "description": "Protection enable for region 38."
              },
              "PROTREG39": {
                "bit": 7,
                "description": "Protection enable for region 39."
              },
              "PROTREG40": {
                "bit": 8,
                "description": "Protection enable for region 40."
              },
              "PROTREG41": {
                "bit": 9,
                "description": "Protection enable for region 41."
              },
              "PROTREG42": {
                "bit": 10,
                "description": "Protection enable for region 42."
              },
              "PROTREG43": {
                "bit": 11,
                "description": "Protection enable for region 43."
              },
              "PROTREG44": {
                "bit": 12,
                "description": "Protection enable for region 44."
              },
              "PROTREG45": {
                "bit": 13,
                "description": "Protection enable for region 45."
              },
              "PROTREG46": {
                "bit": 14,
                "description": "Protection enable for region 46."
              },
              "PROTREG47": {
                "bit": 15,
                "description": "Protection enable for region 47."
              },
              "PROTREG48": {
                "bit": 16,
                "description": "Protection enable for region 48."
              },
              "PROTREG49": {
                "bit": 17,
                "description": "Protection enable for region 49."
              },
              "PROTREG50": {
                "bit": 18,
                "description": "Protection enable for region 50."
              },
              "PROTREG51": {
                "bit": 19,
                "description": "Protection enable for region 51."
              },
              "PROTREG52": {
                "bit": 20,
                "description": "Protection enable for region 52."
              },
              "PROTREG53": {
                "bit": 21,
                "description": "Protection enable for region 53."
              },
              "PROTREG54": {
                "bit": 22,
                "description": "Protection enable for region 54."
              },
              "PROTREG55": {
                "bit": 23,
                "description": "Protection enable for region 55."
              },
              "PROTREG56": {
                "bit": 24,
                "description": "Protection enable for region 56."
              },
              "PROTREG57": {
                "bit": 25,
                "description": "Protection enable for region 57."
              },
              "PROTREG58": {
                "bit": 26,
                "description": "Protection enable for region 58."
              },
              "PROTREG59": {
                "bit": 27,
                "description": "Protection enable for region 59."
              },
              "PROTREG60": {
                "bit": 28,
                "description": "Protection enable for region 60."
              },
              "PROTREG61": {
                "bit": 29,
                "description": "Protection enable for region 61."
              },
              "PROTREG62": {
                "bit": 30,
                "description": "Protection enable for region 62."
              },
              "PROTREG63": {
                "bit": 31,
                "description": "Protection enable for region 63."
              }
            },
            "DISABLEINDEBUG": {
              "DISABLEINDEBUG": {
                "bit": 0,
                "description": "Disable protection mechanism in debug mode."
              }
            },
            "PROTBLOCKSIZE": {
              "PROTBLOCKSIZE": {
                "bit": 0,
                "description": "Erase and write protection block size.",
                "width": 2
              }
            }
          }
        },
        "RADIO": {
          "instances": [
            {
              "name": "RADIO",
              "base": "0x40001000",
              "irq": 1
            }
          ],
          "registers": {
            "TASKS_TXEN": {
              "offset": "0x00",
              "size": 32,
              "description": "Enable radio in TX mode."
            },
            "TASKS_RXEN": {
              "offset": "0x04",
              "size": 32,
              "description": "Enable radio in RX mode."
            },
            "TASKS_START": {
              "offset": "0x08",
              "size": 32,
              "description": "Start radio."
            },
            "TASKS_STOP": {
              "offset": "0x0C",
              "size": 32,
              "description": "Stop radio."
            },
            "TASKS_DISABLE": {
              "offset": "0x10",
              "size": 32,
              "description": "Disable radio."
            },
            "TASKS_RSSISTART": {
              "offset": "0x14",
              "size": 32,
              "description": "Start the RSSI and take one sample of the receive signal strength."
            },
            "TASKS_RSSISTOP": {
              "offset": "0x18",
              "size": 32,
              "description": "Stop the RSSI measurement."
            },
            "TASKS_BCSTART": {
              "offset": "0x1C",
              "size": 32,
              "description": "Start the bit counter."
            },
            "TASKS_BCSTOP": {
              "offset": "0x20",
              "size": 32,
              "description": "Stop the bit counter."
            },
            "EVENTS_READY": {
              "offset": "0x100",
              "size": 32,
              "description": "Ready event."
            },
            "EVENTS_ADDRESS": {
              "offset": "0x104",
              "size": 32,
              "description": "Address event."
            },
            "EVENTS_PAYLOAD": {
              "offset": "0x108",
              "size": 32,
              "description": "Payload event."
            },
            "EVENTS_END": {
              "offset": "0x10C",
              "size": 32,
              "description": "End event."
            },
            "EVENTS_DISABLED": {
              "offset": "0x110",
              "size": 32,
              "description": "Disable event."
            },
            "EVENTS_DEVMATCH": {
              "offset": "0x114",
              "size": 32,
              "description": "A device address match occurred on the last received packet."
            },
            "EVENTS_DEVMISS": {
              "offset": "0x118",
              "size": 32,
              "description": "No device address match occurred on the last received packet."
            },
            "EVENTS_RSSIEND": {
              "offset": "0x11C",
              "size": 32,
              "description": "Sampling of the receive signal strength complete. A new RSSI sample is ready for readout at the RSSISAMPLE register."
            },
            "EVENTS_BCMATCH": {
              "offset": "0x128",
              "size": 32,
              "description": "Bit counter reached bit count value specified in BCC register."
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts for the radio."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "CRCSTATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "CRC status of received packet."
            },
            "RXMATCH": {
              "offset": "0x408",
              "size": 32,
              "description": "Received address."
            },
            "RXCRC": {
              "offset": "0x40C",
              "size": 32,
              "description": "Received CRC."
            },
            "DAI": {
              "offset": "0x410",
              "size": 32,
              "description": "Device address match index."
            },
            "PACKETPTR": {
              "offset": "0x504",
              "size": 32,
              "description": "Packet pointer. Decision point: START task."
            },
            "FREQUENCY": {
              "offset": "0x508",
              "size": 32,
              "description": "Frequency."
            },
            "TXPOWER": {
              "offset": "0x50C",
              "size": 32,
              "description": "Output power."
            },
            "MODE": {
              "offset": "0x510",
              "size": 32,
              "description": "Data rate and modulation."
            },
            "PCNF0": {
              "offset": "0x514",
              "size": 32,
              "description": "Packet configuration 0."
            },
            "PCNF1": {
              "offset": "0x518",
              "size": 32,
              "description": "Packet configuration 1."
            },
            "BASE0": {
              "offset": "0x51C",
              "size": 32,
              "description": "Radio base address 0. Decision point: START task."
            },
            "BASE1": {
              "offset": "0x520",
              "size": 32,
              "description": "Radio base address 1. Decision point: START task."
            },
            "PREFIX0": {
              "offset": "0x524",
              "size": 32,
              "description": "Prefixes bytes for logical addresses 0 to 3."
            },
            "PREFIX1": {
              "offset": "0x528",
              "size": 32,
              "description": "Prefixes bytes for logical addresses 4 to 7."
            },
            "TXADDRESS": {
              "offset": "0x52C",
              "size": 32,
              "description": "Transmit address select."
            },
            "RXADDRESSES": {
              "offset": "0x530",
              "size": 32,
              "description": "Receive address select."
            },
            "CRCCNF": {
              "offset": "0x534",
              "size": 32,
              "description": "CRC configuration."
            },
            "CRCPOLY": {
              "offset": "0x538",
              "size": 32,
              "description": "CRC polynomial."
            },
            "CRCINIT": {
              "offset": "0x53C",
              "size": 32,
              "description": "CRC initial value."
            },
            "TEST": {
              "offset": "0x540",
              "size": 32,
              "description": "Test features enable register."
            },
            "TIFS": {
              "offset": "0x544",
              "size": 32,
              "description": "Inter Frame Spacing in microseconds."
            },
            "RSSISAMPLE": {
              "offset": "0x548",
              "size": 32,
              "description": "RSSI sample."
            },
            "STATE": {
              "offset": "0x550",
              "size": 32,
              "description": "Current radio state."
            },
            "DATAWHITEIV": {
              "offset": "0x554",
              "size": 32,
              "description": "Data whitening initial value."
            },
            "BCC": {
              "offset": "0x560",
              "size": 32,
              "description": "Bit counter compare."
            },
            "DAB[%s]": {
              "offset": "0x600",
              "size": 32,
              "description": "Device address base segment."
            },
            "DAP[%s]": {
              "offset": "0x620",
              "size": 32,
              "description": "Device address prefix."
            },
            "DACNF": {
              "offset": "0x640",
              "size": 32,
              "description": "Device address match configuration."
            },
            "OVERRIDE0": {
              "offset": "0x724",
              "size": 32,
              "description": "Trim value override register 0."
            },
            "OVERRIDE1": {
              "offset": "0x728",
              "size": 32,
              "description": "Trim value override register 1."
            },
            "OVERRIDE2": {
              "offset": "0x72C",
              "size": 32,
              "description": "Trim value override register 2."
            },
            "OVERRIDE3": {
              "offset": "0x730",
              "size": 32,
              "description": "Trim value override register 3."
            },
            "OVERRIDE4": {
              "offset": "0x734",
              "size": 32,
              "description": "Trim value override register 4."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "SHORTS": {
              "READY_START": {
                "bit": 0,
                "description": "Shortcut between READY event and START task."
              },
              "END_DISABLE": {
                "bit": 1,
                "description": "Shortcut between END event and DISABLE task."
              },
              "DISABLED_TXEN": {
                "bit": 2,
                "description": "Shortcut between DISABLED event and TXEN task."
              },
              "DISABLED_RXEN": {
                "bit": 3,
                "description": "Shortcut between DISABLED event and RXEN task."
              },
              "ADDRESS_RSSISTART": {
                "bit": 4,
                "description": "Shortcut between ADDRESS event and RSSISTART task."
              },
              "END_START": {
                "bit": 5,
                "description": "Shortcut between END event and START task."
              },
              "ADDRESS_BCSTART": {
                "bit": 6,
                "description": "Shortcut between ADDRESS event and BCSTART task."
              },
              "DISABLED_RSSISTOP": {
                "bit": 8,
                "description": "Shortcut between DISABLED event and RSSISTOP task."
              }
            },
            "INTENSET": {
              "READY": {
                "bit": 0,
                "description": "Enable interrupt on READY event."
              },
              "ADDRESS": {
                "bit": 1,
                "description": "Enable interrupt on ADDRESS event."
              },
              "PAYLOAD": {
                "bit": 2,
                "description": "Enable interrupt on PAYLOAD event."
              },
              "END": {
                "bit": 3,
                "description": "Enable interrupt on END event."
              },
              "DISABLED": {
                "bit": 4,
                "description": "Enable interrupt on DISABLED event."
              },
              "DEVMATCH": {
                "bit": 5,
                "description": "Enable interrupt on DEVMATCH event."
              },
              "DEVMISS": {
                "bit": 6,
                "description": "Enable interrupt on DEVMISS event."
              },
              "RSSIEND": {
                "bit": 7,
                "description": "Enable interrupt on RSSIEND event."
              },
              "BCMATCH": {
                "bit": 10,
                "description": "Enable interrupt on BCMATCH event."
              }
            },
            "INTENCLR": {
              "READY": {
                "bit": 0,
                "description": "Disable interrupt on READY event."
              },
              "ADDRESS": {
                "bit": 1,
                "description": "Disable interrupt on ADDRESS event."
              },
              "PAYLOAD": {
                "bit": 2,
                "description": "Disable interrupt on PAYLOAD event."
              },
              "END": {
                "bit": 3,
                "description": "Disable interrupt on END event."
              },
              "DISABLED": {
                "bit": 4,
                "description": "Disable interrupt on DISABLED event."
              },
              "DEVMATCH": {
                "bit": 5,
                "description": "Disable interrupt on DEVMATCH event."
              },
              "DEVMISS": {
                "bit": 6,
                "description": "Disable interrupt on DEVMISS event."
              },
              "RSSIEND": {
                "bit": 7,
                "description": "Disable interrupt on RSSIEND event."
              },
              "BCMATCH": {
                "bit": 10,
                "description": "Disable interrupt on BCMATCH event."
              }
            },
            "CRCSTATUS": {
              "CRCSTATUS": {
                "bit": 0,
                "description": "CRC status of received packet."
              }
            },
            "RXMATCH": {
              "RXMATCH": {
                "bit": 0,
                "description": "Logical address in which previous packet was received.",
                "width": 3
              }
            },
            "RXCRC": {
              "RXCRC": {
                "bit": 0,
                "description": "CRC field of previously received packet.",
                "width": 24
              }
            },
            "DAI": {
              "DAI": {
                "bit": 0,
                "description": "Index (n) of device address (see DAB[n] and DAP[n]) that obtained an address match.",
                "width": 3
              }
            },
            "FREQUENCY": {
              "FREQUENCY": {
                "bit": 0,
                "description": "Radio channel frequency offset in MHz: RF Frequency = 2400 + FREQUENCY (MHz). Decision point: TXEN or RXEN task.",
                "width": 7
              }
            },
            "TXPOWER": {
              "TXPOWER": {
                "bit": 0,
                "description": "Radio output power. Decision point: TXEN task.",
                "width": 8
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "Radio data rate and modulation setting. Decision point: TXEN or RXEN task.",
                "width": 2
              }
            },
            "PCNF0": {
              "LFLEN": {
                "bit": 0,
                "description": "Length of length field in number of bits. Decision point: START task.",
                "width": 4
              },
              "S0LEN": {
                "bit": 8,
                "description": "Length of S0 field in number of bytes. Decision point: START task."
              },
              "S1LEN": {
                "bit": 16,
                "description": "Length of S1 field in number of bits. Decision point: START task.",
                "width": 4
              }
            },
            "PCNF1": {
              "MAXLEN": {
                "bit": 0,
                "description": "Maximum length of packet payload in number of bytes.",
                "width": 8
              },
              "STATLEN": {
                "bit": 8,
                "description": "Static length in number of bytes. Decision point: START task.",
                "width": 8
              },
              "BALEN": {
                "bit": 16,
                "description": "Base address length in number of bytes. Decision point: START task.",
                "width": 3
              },
              "ENDIAN": {
                "bit": 24,
                "description": "On air endianness of packet length field. Decision point: START task."
              },
              "WHITEEN": {
                "bit": 25,
                "description": "Packet whitening enable."
              }
            },
            "PREFIX0": {
              "AP0": {
                "bit": 0,
                "description": "Address prefix 0. Decision point: START task.",
                "width": 8
              },
              "AP1": {
                "bit": 8,
                "description": "Address prefix 1. Decision point: START task.",
                "width": 8
              },
              "AP2": {
                "bit": 16,
                "description": "Address prefix 2. Decision point: START task.",
                "width": 8
              },
              "AP3": {
                "bit": 24,
                "description": "Address prefix 3. Decision point: START task.",
                "width": 8
              }
            },
            "PREFIX1": {
              "AP4": {
                "bit": 0,
                "description": "Address prefix 4. Decision point: START task.",
                "width": 8
              },
              "AP5": {
                "bit": 8,
                "description": "Address prefix 5. Decision point: START task.",
                "width": 8
              },
              "AP6": {
                "bit": 16,
                "description": "Address prefix 6. Decision point: START task.",
                "width": 8
              },
              "AP7": {
                "bit": 24,
                "description": "Address prefix 7. Decision point: START task.",
                "width": 8
              }
            },
            "TXADDRESS": {
              "TXADDRESS": {
                "bit": 0,
                "description": "Logical address to be used when transmitting a packet. Decision point: START task.",
                "width": 3
              }
            },
            "RXADDRESSES": {
              "ADDR0": {
                "bit": 0,
                "description": "Enable reception on logical address 0. Decision point: START task."
              },
              "ADDR1": {
                "bit": 1,
                "description": "Enable reception on logical address 1. Decision point: START task."
              },
              "ADDR2": {
                "bit": 2,
                "description": "Enable reception on logical address 2. Decision point: START task."
              },
              "ADDR3": {
                "bit": 3,
                "description": "Enable reception on logical address 3. Decision point: START task."
              },
              "ADDR4": {
                "bit": 4,
                "description": "Enable reception on logical address 4. Decision point: START task."
              },
              "ADDR5": {
                "bit": 5,
                "description": "Enable reception on logical address 5. Decision point: START task."
              },
              "ADDR6": {
                "bit": 6,
                "description": "Enable reception on logical address 6. Decision point: START task."
              },
              "ADDR7": {
                "bit": 7,
                "description": "Enable reception on logical address 7. Decision point: START task."
              }
            },
            "CRCCNF": {
              "LEN": {
                "bit": 0,
                "description": "CRC length. Decision point: START task.",
                "width": 2
              },
              "SKIPADDR": {
                "bit": 8,
                "description": "Leave packet address field out of the CRC calculation. Decision point: START task."
              }
            },
            "CRCPOLY": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial. Decision point: START task.",
                "width": 24
              }
            },
            "CRCINIT": {
              "CRCINIT": {
                "bit": 0,
                "description": "Initial value for CRC calculation. Decision point: START task.",
                "width": 24
              }
            },
            "TEST": {
              "CONSTCARRIER": {
                "bit": 0,
                "description": "Constant carrier. Decision point: TXEN task."
              },
              "PLLLOCK": {
                "bit": 1,
                "description": "PLL lock. Decision point: TXEN or RXEN task."
              }
            },
            "TIFS": {
              "TIFS": {
                "bit": 0,
                "description": "Inter frame spacing in microseconds. Decision point: START rask",
                "width": 8
              }
            },
            "RSSISAMPLE": {
              "RSSISAMPLE": {
                "bit": 0,
                "description": "RSSI sample result. The result is read as a positive value so that ReceivedSignalStrength = -RSSISAMPLE dBm",
                "width": 7
              }
            },
            "STATE": {
              "STATE": {
                "bit": 0,
                "description": "Current radio state.",
                "width": 4
              }
            },
            "DATAWHITEIV": {
              "DATAWHITEIV": {
                "bit": 0,
                "description": "Data whitening initial value. Bit 0 corresponds to Position 0 of the LSFR, Bit 1 to position 5... Decision point: TXEN or RXEN task.",
                "width": 7
              }
            },
            "DAP[%s]": {
              "DAP": {
                "bit": 0,
                "description": "Device address prefix.",
                "width": 16
              }
            },
            "DACNF": {
              "ENA0": {
                "bit": 0,
                "description": "Enable or disable device address matching using device address 0."
              },
              "ENA1": {
                "bit": 1,
                "description": "Enable or disable device address matching using device address 1."
              },
              "ENA2": {
                "bit": 2,
                "description": "Enable or disable device address matching using device address 2."
              },
              "ENA3": {
                "bit": 3,
                "description": "Enable or disable device address matching using device address 3."
              },
              "ENA4": {
                "bit": 4,
                "description": "Enable or disable device address matching using device address 4."
              },
              "ENA5": {
                "bit": 5,
                "description": "Enable or disable device address matching using device address 5."
              },
              "ENA6": {
                "bit": 6,
                "description": "Enable or disable device address matching using device address 6."
              },
              "ENA7": {
                "bit": 7,
                "description": "Enable or disable device address matching using device address 7."
              },
              "TXADD0": {
                "bit": 8,
                "description": "TxAdd for device address 0."
              },
              "TXADD1": {
                "bit": 9,
                "description": "TxAdd for device address 1."
              },
              "TXADD2": {
                "bit": 10,
                "description": "TxAdd for device address 2."
              },
              "TXADD3": {
                "bit": 11,
                "description": "TxAdd for device address 3."
              },
              "TXADD4": {
                "bit": 12,
                "description": "TxAdd for device address 4."
              },
              "TXADD5": {
                "bit": 13,
                "description": "TxAdd for device address 5."
              },
              "TXADD6": {
                "bit": 14,
                "description": "TxAdd for device address 6."
              },
              "TXADD7": {
                "bit": 15,
                "description": "TxAdd for device address 7."
              }
            },
            "OVERRIDE0": {
              "OVERRIDE0": {
                "bit": 0,
                "description": "Trim value override 0.",
                "width": 32
              }
            },
            "OVERRIDE1": {
              "OVERRIDE1": {
                "bit": 0,
                "description": "Trim value override 1.",
                "width": 32
              }
            },
            "OVERRIDE2": {
              "OVERRIDE2": {
                "bit": 0,
                "description": "Trim value override 2.",
                "width": 32
              }
            },
            "OVERRIDE3": {
              "OVERRIDE3": {
                "bit": 0,
                "description": "Trim value override 3.",
                "width": 32
              }
            },
            "OVERRIDE4": {
              "OVERRIDE4": {
                "bit": 0,
                "description": "Trim value override 4.",
                "width": 28
              },
              "ENABLE": {
                "bit": 31,
                "description": "Enable or disable override of default trim values."
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UART0",
              "base": "0x40002000",
              "irq": 2
            }
          ],
          "registers": {
            "TASKS_STARTRX": {
              "offset": "0x00",
              "size": 32,
              "description": "Start UART receiver."
            },
            "TASKS_STOPRX": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop UART receiver."
            },
            "TASKS_STARTTX": {
              "offset": "0x08",
              "size": 32,
              "description": "Start UART transmitter."
            },
            "TASKS_STOPTX": {
              "offset": "0x0C",
              "size": 32,
              "description": "Stop UART transmitter."
            },
            "TASKS_SUSPEND": {
              "offset": "0x1C",
              "size": 32,
              "description": "Suspend UART."
            },
            "EVENTS_CTS": {
              "offset": "0x100",
              "size": 32,
              "description": "CTS activated."
            },
            "EVENTS_NCTS": {
              "offset": "0x104",
              "size": 32,
              "description": "CTS deactivated."
            },
            "EVENTS_RXDRDY": {
              "offset": "0x108",
              "size": 32,
              "description": "Data received in RXD."
            },
            "EVENTS_TXDRDY": {
              "offset": "0x11C",
              "size": 32,
              "description": "Data sent from TXD."
            },
            "EVENTS_ERROR": {
              "offset": "0x124",
              "size": 32,
              "description": "Error detected."
            },
            "EVENTS_RXTO": {
              "offset": "0x144",
              "size": 32,
              "description": "Receiver timeout."
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts for UART."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "ERRORSRC": {
              "offset": "0x480",
              "size": 32,
              "description": "Error source. Write error field to 1 to clear error."
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable UART and acquire IOs."
            },
            "PSELRTS": {
              "offset": "0x508",
              "size": 32,
              "description": "Pin select for RTS."
            },
            "PSELTXD": {
              "offset": "0x50C",
              "size": 32,
              "description": "Pin select for TXD."
            },
            "PSELCTS": {
              "offset": "0x510",
              "size": 32,
              "description": "Pin select for CTS."
            },
            "PSELRXD": {
              "offset": "0x514",
              "size": 32,
              "description": "Pin select for RXD."
            },
            "RXD": {
              "offset": "0x518",
              "size": 32,
              "description": "RXD register. On read action the buffer pointer is displaced. Once read the character is consumed. If read when no character available, the UART will stop working."
            },
            "TXD": {
              "offset": "0x51C",
              "size": 32,
              "description": "TXD register."
            },
            "BAUDRATE": {
              "offset": "0x524",
              "size": 32,
              "description": "UART Baudrate."
            },
            "CONFIG": {
              "offset": "0x56C",
              "size": 32,
              "description": "Configuration of parity and hardware flow control register."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "SHORTS": {
              "CTS_STARTRX": {
                "bit": 3,
                "description": "Shortcut between CTS event and STARTRX task."
              },
              "NCTS_STOPRX": {
                "bit": 4,
                "description": "Shortcut between NCTS event and STOPRX task."
              }
            },
            "INTENSET": {
              "CTS": {
                "bit": 0,
                "description": "Enable interrupt on CTS event."
              },
              "NCTS": {
                "bit": 1,
                "description": "Enable interrupt on NCTS event."
              },
              "RXDRDY": {
                "bit": 2,
                "description": "Enable interrupt on RXRDY event."
              },
              "TXDRDY": {
                "bit": 7,
                "description": "Enable interrupt on TXRDY event."
              },
              "ERROR": {
                "bit": 9,
                "description": "Enable interrupt on ERROR event."
              },
              "RXTO": {
                "bit": 17,
                "description": "Enable interrupt on RXTO event."
              }
            },
            "INTENCLR": {
              "CTS": {
                "bit": 0,
                "description": "Disable interrupt on CTS event."
              },
              "NCTS": {
                "bit": 1,
                "description": "Disable interrupt on NCTS event."
              },
              "RXDRDY": {
                "bit": 2,
                "description": "Disable interrupt on RXRDY event."
              },
              "TXDRDY": {
                "bit": 7,
                "description": "Disable interrupt on TXRDY event."
              },
              "ERROR": {
                "bit": 9,
                "description": "Disable interrupt on ERROR event."
              },
              "RXTO": {
                "bit": 17,
                "description": "Disable interrupt on RXTO event."
              }
            },
            "ERRORSRC": {
              "OVERRUN": {
                "bit": 0,
                "description": "A start bit is received while the previous data still lies in RXD. (Data loss)."
              },
              "PARITY": {
                "bit": 1,
                "description": "A character with bad parity is received. Only checked if HW parity control is enabled."
              },
              "FRAMING": {
                "bit": 2,
                "description": "A valid stop bit is not detected on the serial data input after all bits in a character have been received."
              },
              "BREAK": {
                "bit": 3,
                "description": "The serial data input is '0' for longer than the length of a data frame."
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable UART and acquire IOs.",
                "width": 3
              }
            },
            "RXD": {
              "RXD": {
                "bit": 0,
                "description": "RX data from previous transfer. Double buffered.",
                "width": 8
              }
            },
            "TXD": {
              "TXD": {
                "bit": 0,
                "description": "TX data for transfer.",
                "width": 8
              }
            },
            "BAUDRATE": {
              "BAUDRATE": {
                "bit": 0,
                "description": "UART baudrate.",
                "width": 32
              }
            },
            "CONFIG": {
              "HWFC": {
                "bit": 0,
                "description": "Hardware flow control."
              },
              "PARITY": {
                "bit": 1,
                "description": "Include parity bit.",
                "width": 3
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "SPI1",
              "base": "0x40004000",
              "irq": 4
            },
            {
              "name": "SPIS1",
              "base": "0x40004000",
              "irq": 4
            }
          ],
          "registers": {
            "EVENTS_READY": {
              "offset": "0x108",
              "size": 32,
              "description": "TXD byte sent and RXD byte received."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable SPI."
            },
            "PSELSCK": {
              "offset": "0x508",
              "size": 32,
              "description": "Pin select for SCK."
            },
            "PSELMOSI": {
              "offset": "0x50C",
              "size": 32,
              "description": "Pin select for MOSI."
            },
            "PSELMISO": {
              "offset": "0x510",
              "size": 32,
              "description": "Pin select for MISO."
            },
            "RXD": {
              "offset": "0x518",
              "size": 32,
              "description": "RX data."
            },
            "TXD": {
              "offset": "0x51C",
              "size": 32,
              "description": "TX data."
            },
            "FREQUENCY": {
              "offset": "0x524",
              "size": 32,
              "description": "SPI frequency"
            },
            "CONFIG": {
              "offset": "0x554",
              "size": 32,
              "description": "Configuration register."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "INTENSET": {
              "READY": {
                "bit": 2,
                "description": "Enable interrupt on READY event."
              }
            },
            "INTENCLR": {
              "READY": {
                "bit": 2,
                "description": "Disable interrupt on READY event."
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable SPI.",
                "width": 3
              }
            },
            "RXD": {
              "RXD": {
                "bit": 0,
                "description": "RX data from last transfer.",
                "width": 8
              }
            },
            "TXD": {
              "TXD": {
                "bit": 0,
                "description": "TX data for next transfer.",
                "width": 8
              }
            },
            "FREQUENCY": {
              "FREQUENCY": {
                "bit": 0,
                "description": "SPI data rate.",
                "width": 32
              }
            },
            "CONFIG": {
              "ORDER": {
                "bit": 0,
                "description": "Bit order."
              },
              "CPHA": {
                "bit": 1,
                "description": "Serial clock (SCK) phase."
              },
              "CPOL": {
                "bit": 2,
                "description": "Serial clock (SCK) polarity."
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "TWI0",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "TWI1",
              "base": "0x40004000",
              "irq": 4
            }
          ],
          "registers": {
            "TASKS_STARTRX": {
              "offset": "0x00",
              "size": 32,
              "description": "Start 2-Wire master receive sequence."
            },
            "TASKS_STARTTX": {
              "offset": "0x08",
              "size": 32,
              "description": "Start 2-Wire master transmit sequence."
            },
            "TASKS_STOP": {
              "offset": "0x14",
              "size": 32,
              "description": "Stop 2-Wire transaction."
            },
            "TASKS_SUSPEND": {
              "offset": "0x1C",
              "size": 32,
              "description": "Suspend 2-Wire transaction."
            },
            "TASKS_RESUME": {
              "offset": "0x20",
              "size": 32,
              "description": "Resume 2-Wire transaction."
            },
            "EVENTS_STOPPED": {
              "offset": "0x104",
              "size": 32,
              "description": "Two-wire stopped."
            },
            "EVENTS_RXDREADY": {
              "offset": "0x108",
              "size": 32,
              "description": "Two-wire ready to deliver new RXD byte received."
            },
            "EVENTS_TXDSENT": {
              "offset": "0x11C",
              "size": 32,
              "description": "Two-wire finished sending last TXD byte."
            },
            "EVENTS_ERROR": {
              "offset": "0x124",
              "size": 32,
              "description": "Two-wire error detected."
            },
            "EVENTS_BB": {
              "offset": "0x138",
              "size": 32,
              "description": "Two-wire byte boundary."
            },
            "EVENTS_SUSPENDED": {
              "offset": "0x148",
              "size": 32,
              "description": "Two-wire suspended."
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts for TWI."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "ERRORSRC": {
              "offset": "0x4C4",
              "size": 32,
              "description": "Two-wire error source. Write error field to 1 to clear error."
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable two-wire master."
            },
            "PSELSCL": {
              "offset": "0x508",
              "size": 32,
              "description": "Pin select for SCL."
            },
            "PSELSDA": {
              "offset": "0x50C",
              "size": 32,
              "description": "Pin select for SDA."
            },
            "RXD": {
              "offset": "0x518",
              "size": 32,
              "description": "RX data register."
            },
            "TXD": {
              "offset": "0x51C",
              "size": 32,
              "description": "TX data register."
            },
            "FREQUENCY": {
              "offset": "0x524",
              "size": 32,
              "description": "Two-wire frequency."
            },
            "ADDRESS": {
              "offset": "0x588",
              "size": 32,
              "description": "Address used in the two-wire transfer."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "SHORTS": {
              "BB_SUSPEND": {
                "bit": 0,
                "description": "Shortcut between BB event and the SUSPEND task."
              },
              "BB_STOP": {
                "bit": 1,
                "description": "Shortcut between BB event and the STOP task."
              }
            },
            "INTENSET": {
              "STOPPED": {
                "bit": 1,
                "description": "Enable interrupt on STOPPED event."
              },
              "RXDREADY": {
                "bit": 2,
                "description": "Enable interrupt on READY event."
              },
              "TXDSENT": {
                "bit": 7,
                "description": "Enable interrupt on TXDSENT event."
              },
              "ERROR": {
                "bit": 9,
                "description": "Enable interrupt on ERROR event."
              },
              "BB": {
                "bit": 14,
                "description": "Enable interrupt on BB event."
              },
              "SUSPENDED": {
                "bit": 18,
                "description": "Enable interrupt on SUSPENDED event."
              }
            },
            "INTENCLR": {
              "STOPPED": {
                "bit": 1,
                "description": "Disable interrupt on STOPPED event."
              },
              "RXDREADY": {
                "bit": 2,
                "description": "Disable interrupt on RXDREADY event."
              },
              "TXDSENT": {
                "bit": 7,
                "description": "Disable interrupt on TXDSENT event."
              },
              "ERROR": {
                "bit": 9,
                "description": "Disable interrupt on ERROR event."
              },
              "BB": {
                "bit": 14,
                "description": "Disable interrupt on BB event."
              },
              "SUSPENDED": {
                "bit": 18,
                "description": "Disable interrupt on SUSPENDED event."
              }
            },
            "ERRORSRC": {
              "OVERRUN": {
                "bit": 0,
                "description": "Byte received in RXD register before read of the last received byte (data loss)."
              },
              "ANACK": {
                "bit": 1,
                "description": "NACK received after sending the address."
              },
              "DNACK": {
                "bit": 2,
                "description": "NACK received after sending a data byte."
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable W2M",
                "width": 3
              }
            },
            "RXD": {
              "RXD": {
                "bit": 0,
                "description": "RX data from last transfer.",
                "width": 8
              }
            },
            "TXD": {
              "TXD": {
                "bit": 0,
                "description": "TX data for next transfer.",
                "width": 8
              }
            },
            "FREQUENCY": {
              "FREQUENCY": {
                "bit": 0,
                "description": "Two-wire master clock frequency.",
                "width": 32
              }
            },
            "ADDRESS": {
              "ADDRESS": {
                "bit": 0,
                "description": "Two-wire address.",
                "width": 7
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOTE",
              "base": "0x40006000",
              "irq": 6
            },
            {
              "name": "GPIO",
              "base": "0x50000000"
            }
          ],
          "registers": {
            "TASKS_OUT[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Tasks asssociated with GPIOTE channels."
            },
            "EVENTS_IN[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Tasks asssociated with GPIOTE channels."
            },
            "EVENTS_PORT": {
              "offset": "0x17C",
              "size": 32,
              "description": "Event generated from multiple pins."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "CONFIG[%s]": {
              "offset": "0x510",
              "size": 32,
              "description": "Channel configuration registers."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "INTENSET": {
              "IN0": {
                "bit": 0,
                "description": "Enable interrupt on IN[0] event."
              },
              "IN1": {
                "bit": 1,
                "description": "Enable interrupt on IN[1] event."
              },
              "IN2": {
                "bit": 2,
                "description": "Enable interrupt on IN[2] event."
              },
              "IN3": {
                "bit": 3,
                "description": "Enable interrupt on IN[3] event."
              },
              "PORT": {
                "bit": 31,
                "description": "Enable interrupt on PORT event."
              }
            },
            "INTENCLR": {
              "IN0": {
                "bit": 0,
                "description": "Disable interrupt on IN[0] event."
              },
              "IN1": {
                "bit": 1,
                "description": "Disable interrupt on IN[1] event."
              },
              "IN2": {
                "bit": 2,
                "description": "Disable interrupt on IN[2] event."
              },
              "IN3": {
                "bit": 3,
                "description": "Disable interrupt on IN[3] event."
              },
              "PORT": {
                "bit": 31,
                "description": "Disable interrupt on PORT event."
              }
            },
            "CONFIG[%s]": {
              "MODE": {
                "bit": 0,
                "description": "Mode",
                "width": 2
              },
              "PSEL": {
                "bit": 8,
                "description": "Pin select.",
                "width": 5
              },
              "POLARITY": {
                "bit": 16,
                "description": "Effects on output when in Task mode, or events on input that generates an event.",
                "width": 2
              },
              "OUTINIT": {
                "bit": 20,
                "description": "Initial value of the output when the GPIOTE channel is configured as a Task."
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC",
              "base": "0x40007000",
              "irq": 7
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start an ADC conversion."
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop ADC."
            },
            "EVENTS_END": {
              "offset": "0x100",
              "size": 32,
              "description": "ADC conversion complete."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "BUSY": {
              "offset": "0x400",
              "size": 32,
              "description": "ADC busy register."
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "ADC enable."
            },
            "CONFIG": {
              "offset": "0x504",
              "size": 32,
              "description": "ADC configuration register."
            },
            "RESULT": {
              "offset": "0x508",
              "size": 32,
              "description": "Result of ADC conversion."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "INTENSET": {
              "END": {
                "bit": 0,
                "description": "Enable interrupt on END event."
              }
            },
            "INTENCLR": {
              "END": {
                "bit": 0,
                "description": "Disable interrupt on END event."
              }
            },
            "BUSY": {
              "BUSY": {
                "bit": 0,
                "description": "ADC busy register."
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "ADC enable.",
                "width": 2
              }
            },
            "CONFIG": {
              "RES": {
                "bit": 0,
                "description": "ADC resolution.",
                "width": 2
              },
              "INPSEL": {
                "bit": 2,
                "description": "ADC input selection.",
                "width": 3
              },
              "REFSEL": {
                "bit": 5,
                "description": "ADC reference selection.",
                "width": 2
              },
              "PSEL": {
                "bit": 8,
                "description": "ADC analog pin selection.",
                "width": 8
              },
              "EXTREFSEL": {
                "bit": 16,
                "description": "ADC external reference pin selection.",
                "width": 2
              }
            },
            "RESULT": {
              "RESULT": {
                "bit": 0,
                "description": "Result of ADC conversion.",
                "width": 10
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIMER0",
              "base": "0x40008000",
              "irq": 8
            },
            {
              "name": "TIMER1",
              "base": "0x40009000",
              "irq": 9
            },
            {
              "name": "TIMER2",
              "base": "0x4000A000",
              "irq": 10
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start Timer."
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop Timer."
            },
            "TASKS_COUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Increment Timer (In counter mode)."
            },
            "TASKS_CLEAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clear timer."
            },
            "TASKS_SHUTDOWN": {
              "offset": "0x10",
              "size": 32,
              "description": "Shutdown timer."
            },
            "TASKS_CAPTURE[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "Capture Timer value to CC[n] registers."
            },
            "EVENTS_COMPARE[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "Compare event on CC[n] match."
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts for Timer."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "MODE": {
              "offset": "0x504",
              "size": 32,
              "description": "Timer Mode selection."
            },
            "BITMODE": {
              "offset": "0x508",
              "size": 32,
              "description": "Sets timer behaviour."
            },
            "PRESCALER": {
              "offset": "0x510",
              "size": 32,
              "description": "4-bit prescaler to source clock frequency (max value 9). Source clock frequency is divided by 2^SCALE."
            },
            "CC[%s]": {
              "offset": "0x540",
              "size": 32,
              "description": "Capture/compare registers."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "SHORTS": {
              "COMPARE0_CLEAR": {
                "bit": 0,
                "description": "Shortcut between CC[0] event and the CLEAR task."
              },
              "COMPARE1_CLEAR": {
                "bit": 1,
                "description": "Shortcut between CC[1] event and the CLEAR task."
              },
              "COMPARE2_CLEAR": {
                "bit": 2,
                "description": "Shortcut between CC[2] event and the CLEAR task."
              },
              "COMPARE3_CLEAR": {
                "bit": 3,
                "description": "Shortcut between CC[3] event and the CLEAR task."
              },
              "COMPARE0_STOP": {
                "bit": 8,
                "description": "Shortcut between CC[0] event and the STOP task."
              },
              "COMPARE1_STOP": {
                "bit": 9,
                "description": "Shortcut between CC[1] event and the STOP task."
              },
              "COMPARE2_STOP": {
                "bit": 10,
                "description": "Shortcut between CC[2] event and the STOP task."
              },
              "COMPARE3_STOP": {
                "bit": 11,
                "description": "Shortcut between CC[3] event and the STOP task."
              }
            },
            "INTENSET": {
              "COMPARE0": {
                "bit": 16,
                "description": "Enable interrupt on COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Enable interrupt on COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Enable interrupt on COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Enable interrupt on COMPARE[3]"
              }
            },
            "INTENCLR": {
              "COMPARE0": {
                "bit": 16,
                "description": "Disable interrupt on COMPARE[0]"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Disable interrupt on COMPARE[1]"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Disable interrupt on COMPARE[2]"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Disable interrupt on COMPARE[3]"
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "Select Normal or Counter mode."
              }
            },
            "BITMODE": {
              "BITMODE": {
                "bit": 0,
                "description": "Sets timer behaviour ro be like the implementation of a timer with width as indicated.",
                "width": 2
              }
            },
            "PRESCALER": {
              "PRESCALER": {
                "bit": 0,
                "description": "Timer PRESCALER value. Max value is 9.",
                "width": 4
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC0",
              "base": "0x4000B000",
              "irq": 11
            },
            {
              "name": "RTC1",
              "base": "0x40011000",
              "irq": 17
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start RTC Counter."
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop RTC Counter."
            },
            "TASKS_CLEAR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clear RTC Counter."
            },
            "TASKS_TRIGOVRFLW": {
              "offset": "0x0C",
              "size": 32,
              "description": "Set COUNTER to 0xFFFFFFF0."
            },
            "EVENTS_TICK": {
              "offset": "0x100",
              "size": 32,
              "description": "Event on COUNTER increment."
            },
            "EVENTS_OVRFLW": {
              "offset": "0x104",
              "size": 32,
              "description": "Event on COUNTER overflow."
            },
            "EVENTS_COMPARE[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "Compare event on CC[n] match."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "EVTEN": {
              "offset": "0x340",
              "size": 32,
              "description": "Configures event enable routing to PPI for each RTC event."
            },
            "EVTENSET": {
              "offset": "0x344",
              "size": 32,
              "description": "Enable events routing to PPI. The reading of this register gives the value of EVTEN."
            },
            "EVTENCLR": {
              "offset": "0x348",
              "size": 32,
              "description": "Disable events routing to PPI. The reading of this register gives the value of EVTEN."
            },
            "COUNTER": {
              "offset": "0x504",
              "size": 32,
              "description": "Current COUNTER value."
            },
            "PRESCALER": {
              "offset": "0x508",
              "size": 32,
              "description": "12-bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is STOPed."
            },
            "CC[%s]": {
              "offset": "0x540",
              "size": 32,
              "description": "Capture/compare registers."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "INTENSET": {
              "TICK": {
                "bit": 0,
                "description": "Enable interrupt on TICK event."
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Enable interrupt on OVRFLW event."
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Enable interrupt on COMPARE[0] event."
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Enable interrupt on COMPARE[1] event."
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Enable interrupt on COMPARE[2] event."
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Enable interrupt on COMPARE[3] event."
              }
            },
            "INTENCLR": {
              "TICK": {
                "bit": 0,
                "description": "Disable interrupt on TICK event."
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Disable interrupt on OVRFLW event."
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Disable interrupt on COMPARE[0] event."
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Disable interrupt on COMPARE[1] event."
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Disable interrupt on COMPARE[2] event."
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Disable interrupt on COMPARE[3] event."
              }
            },
            "EVTEN": {
              "TICK": {
                "bit": 0,
                "description": "TICK event enable."
              },
              "OVRFLW": {
                "bit": 1,
                "description": "OVRFLW event enable."
              },
              "COMPARE0": {
                "bit": 16,
                "description": "COMPARE[0] event enable."
              },
              "COMPARE1": {
                "bit": 17,
                "description": "COMPARE[1] event enable."
              },
              "COMPARE2": {
                "bit": 18,
                "description": "COMPARE[2] event enable."
              },
              "COMPARE3": {
                "bit": 19,
                "description": "COMPARE[3] event enable."
              }
            },
            "EVTENSET": {
              "TICK": {
                "bit": 0,
                "description": "Enable routing to PPI of TICK event."
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Enable routing to PPI of OVRFLW event."
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Enable routing to PPI of COMPARE[0] event."
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Enable routing to PPI of COMPARE[1] event."
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Enable routing to PPI of COMPARE[2] event."
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Enable routing to PPI of COMPARE[3] event."
              }
            },
            "EVTENCLR": {
              "TICK": {
                "bit": 0,
                "description": "Disable routing to PPI of TICK event."
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Disable routing to PPI of OVRFLW event."
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Disable routing to PPI of COMPARE[0] event."
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Disable routing to PPI of COMPARE[1] event."
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Disable routing to PPI of COMPARE[2] event."
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Disable routing to PPI of COMPARE[3] event."
              }
            },
            "COUNTER": {
              "COUNTER": {
                "bit": 0,
                "description": "Counter value.",
                "width": 24
              }
            },
            "PRESCALER": {
              "PRESCALER": {
                "bit": 0,
                "description": "RTC PRESCALER value.",
                "width": 12
              }
            },
            "CC[%s]": {
              "COMPARE": {
                "bit": 0,
                "description": "Compare value.",
                "width": 24
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "TEMP": {
          "instances": [
            {
              "name": "TEMP",
              "base": "0x4000C000",
              "irq": 12
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start temperature measurement."
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop temperature measurement."
            },
            "EVENTS_DATARDY": {
              "offset": "0x100",
              "size": 32,
              "description": "Temperature measurement complete, data ready event."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "TEMP": {
              "offset": "0x508",
              "size": 32,
              "description": "Die temperature in degC, 2's complement format, 0.25 degC pecision."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "INTENSET": {
              "DATARDY": {
                "bit": 0,
                "description": "Enable interrupt on DATARDY event."
              }
            },
            "INTENCLR": {
              "DATARDY": {
                "bit": 0,
                "description": "Disable interrupt on DATARDY event."
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x4000D000",
              "irq": 13
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start the random number generator."
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop the random number generator."
            },
            "EVENTS_VALRDY": {
              "offset": "0x100",
              "size": 32,
              "description": "New random number generated and written to VALUE register."
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts for the RNG."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register"
            },
            "CONFIG": {
              "offset": "0x504",
              "size": 32,
              "description": "Configuration register."
            },
            "VALUE": {
              "offset": "0x508",
              "size": 32,
              "description": "RNG random number."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "SHORTS": {
              "VALRDY_STOP": {
                "bit": 0,
                "description": "Shortcut between VALRDY event and STOP task."
              }
            },
            "INTENSET": {
              "VALRDY": {
                "bit": 0,
                "description": "Enable interrupt on VALRDY event."
              }
            },
            "INTENCLR": {
              "VALRDY": {
                "bit": 0,
                "description": "Disable interrupt on VALRDY event."
              }
            },
            "CONFIG": {
              "DERCEN": {
                "bit": 0,
                "description": "Digital error correction enable."
              }
            },
            "VALUE": {
              "VALUE": {
                "bit": 0,
                "description": "Generated random number.",
                "width": 8
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "ECB": {
          "instances": [
            {
              "name": "ECB",
              "base": "0x4000E000",
              "irq": 14
            }
          ],
          "registers": {
            "TASKS_STARTECB": {
              "offset": "0x00",
              "size": 32,
              "description": "Start ECB block encrypt. If a crypto operation is running, this will not initiate a new encryption and the ERRORECB event will be triggered."
            },
            "TASKS_STOPECB": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop current ECB encryption. If a crypto operation is running, this will will trigger the ERRORECB event."
            },
            "EVENTS_ENDECB": {
              "offset": "0x100",
              "size": 32,
              "description": "ECB block encrypt complete."
            },
            "EVENTS_ERRORECB": {
              "offset": "0x104",
              "size": 32,
              "description": "ECB block encrypt aborted due to a STOPECB task or due to an error."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "ECBDATAPTR": {
              "offset": "0x504",
              "size": 32,
              "description": "ECB block encrypt memory pointer."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "INTENSET": {
              "ENDECB": {
                "bit": 0,
                "description": "Enable interrupt on ENDECB event."
              },
              "ERRORECB": {
                "bit": 1,
                "description": "Enable interrupt on ERRORECB event."
              }
            },
            "INTENCLR": {
              "ENDECB": {
                "bit": 0,
                "description": "Disable interrupt on ENDECB event."
              },
              "ERRORECB": {
                "bit": 1,
                "description": "Disable interrupt on ERRORECB event."
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "AAR": {
          "instances": [
            {
              "name": "AAR",
              "base": "0x4000F000",
              "irq": 15
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start resolving addresses based on IRKs specified in the IRK data structure."
            },
            "TASKS_STOP": {
              "offset": "0x08",
              "size": 32,
              "description": "Stop resolving addresses."
            },
            "EVENTS_END": {
              "offset": "0x100",
              "size": 32,
              "description": "Address resolution procedure completed."
            },
            "EVENTS_RESOLVED": {
              "offset": "0x104",
              "size": 32,
              "description": "Address resolved."
            },
            "EVENTS_NOTRESOLVED": {
              "offset": "0x108",
              "size": 32,
              "description": "Address not resolved."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "STATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "Resolution status."
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable AAR."
            },
            "NIRK": {
              "offset": "0x504",
              "size": 32,
              "description": "Number of Identity root Keys in the IRK data structure."
            },
            "IRKPTR": {
              "offset": "0x508",
              "size": 32,
              "description": "Pointer to the IRK data structure."
            },
            "ADDRPTR": {
              "offset": "0x510",
              "size": 32,
              "description": "Pointer to the resolvable address (6 bytes)."
            },
            "SCRATCHPTR": {
              "offset": "0x514",
              "size": 32,
              "description": "Pointer to a scratch data area used for temporary storage during resolution. A minimum of 3 bytes must be reserved."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "INTENSET": {
              "END": {
                "bit": 0,
                "description": "Enable interrupt on END event."
              },
              "RESOLVED": {
                "bit": 1,
                "description": "Enable interrupt on RESOLVED event."
              },
              "NOTRESOLVED": {
                "bit": 2,
                "description": "Enable interrupt on NOTRESOLVED event."
              }
            },
            "INTENCLR": {
              "END": {
                "bit": 0,
                "description": "Disable interrupt on ENDKSGEN event."
              },
              "RESOLVED": {
                "bit": 1,
                "description": "Disable interrupt on RESOLVED event."
              },
              "NOTRESOLVED": {
                "bit": 2,
                "description": "Disable interrupt on NOTRESOLVED event."
              }
            },
            "STATUS": {
              "STATUS": {
                "bit": 0,
                "description": "The IRK used last time an address was resolved.",
                "width": 4
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable AAR.",
                "width": 2
              }
            },
            "NIRK": {
              "NIRK": {
                "bit": 0,
                "description": "Number of Identity root Keys in the IRK data structure.",
                "width": 5
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "CCM": {
          "instances": [
            {
              "name": "CCM",
              "base": "0x4000F000",
              "irq": 15
            }
          ],
          "registers": {
            "TASKS_KSGEN": {
              "offset": "0x00",
              "size": 32,
              "description": "Start generation of key-stream. This operation will stop by itself when completed."
            },
            "TASKS_CRYPT": {
              "offset": "0x04",
              "size": 32,
              "description": "Start encrypt/decrypt. This operation will stop by itself when completed."
            },
            "TASKS_STOP": {
              "offset": "0x08",
              "size": 32,
              "description": "Stop encrypt/decrypt."
            },
            "EVENTS_ENDKSGEN": {
              "offset": "0x100",
              "size": 32,
              "description": "Keystream generation completed."
            },
            "EVENTS_ENDCRYPT": {
              "offset": "0x104",
              "size": 32,
              "description": "Encrypt/decrypt completed."
            },
            "EVENTS_ERROR": {
              "offset": "0x108",
              "size": 32,
              "description": "Error happened."
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts for the CCM."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "MICSTATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "CCM RX MIC check result."
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "CCM enable."
            },
            "MODE": {
              "offset": "0x504",
              "size": 32,
              "description": "Operation mode."
            },
            "CNFPTR": {
              "offset": "0x508",
              "size": 32,
              "description": "Pointer to a data structure holding AES key and NONCE vector."
            },
            "INPTR": {
              "offset": "0x50C",
              "size": 32,
              "description": "Pointer to the input packet."
            },
            "OUTPTR": {
              "offset": "0x510",
              "size": 32,
              "description": "Pointer to the output packet."
            },
            "SCRATCHPTR": {
              "offset": "0x514",
              "size": 32,
              "description": "Pointer to a scratch data area used for temporary storage during resolution. A minimum of 43 bytes must be reserved."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "SHORTS": {
              "ENDKSGEN_CRYPT": {
                "bit": 0,
                "description": "Shortcut between ENDKSGEN event and CRYPT task."
              }
            },
            "INTENSET": {
              "ENDKSGEN": {
                "bit": 0,
                "description": "Enable interrupt on ENDKSGEN event."
              },
              "ENDCRYPT": {
                "bit": 1,
                "description": "Enable interrupt on ENDCRYPT event."
              },
              "ERROR": {
                "bit": 2,
                "description": "Enable interrupt on ERROR event."
              }
            },
            "INTENCLR": {
              "ENDKSGEN": {
                "bit": 0,
                "description": "Disable interrupt on ENDKSGEN event."
              },
              "ENDCRYPT": {
                "bit": 1,
                "description": "Disable interrupt on ENDCRYPT event."
              },
              "ERROR": {
                "bit": 2,
                "description": "Disable interrupt on ERROR event."
              }
            },
            "MICSTATUS": {
              "MICSTATUS": {
                "bit": 0,
                "description": "Result of the MIC check performed during the previous CCM RX STARTCRYPT"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "CCM enable.",
                "width": 2
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "CCM mode operation."
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40010000",
              "irq": 16
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start the watchdog."
            },
            "EVENTS_TIMEOUT": {
              "offset": "0x100",
              "size": 32,
              "description": "Watchdog timeout."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "RUNSTATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "Watchdog running status."
            },
            "REQSTATUS": {
              "offset": "0x404",
              "size": 32,
              "description": "Request status."
            },
            "CRV": {
              "offset": "0x504",
              "size": 32,
              "description": "Counter reload value in number of 32kiHz clock cycles."
            },
            "RREN": {
              "offset": "0x508",
              "size": 32,
              "description": "Reload request enable."
            },
            "CONFIG": {
              "offset": "0x50C",
              "size": 32,
              "description": "Configuration register."
            },
            "RR[%s]": {
              "offset": "0x600",
              "size": 32,
              "description": "Reload requests registers."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "INTENSET": {
              "TIMEOUT": {
                "bit": 0,
                "description": "Enable interrupt on TIMEOUT event."
              }
            },
            "INTENCLR": {
              "TIMEOUT": {
                "bit": 0,
                "description": "Disable interrupt on TIMEOUT event."
              }
            },
            "RUNSTATUS": {
              "RUNSTATUS": {
                "bit": 0,
                "description": "Watchdog running status."
              }
            },
            "REQSTATUS": {
              "RR0": {
                "bit": 0,
                "description": "Request status for RR[0]."
              },
              "RR1": {
                "bit": 1,
                "description": "Request status for RR[1]."
              },
              "RR2": {
                "bit": 2,
                "description": "Request status for RR[2]."
              },
              "RR3": {
                "bit": 3,
                "description": "Request status for RR[3]."
              },
              "RR4": {
                "bit": 4,
                "description": "Request status for RR[4]."
              },
              "RR5": {
                "bit": 5,
                "description": "Request status for RR[5]."
              },
              "RR6": {
                "bit": 6,
                "description": "Request status for RR[6]."
              },
              "RR7": {
                "bit": 7,
                "description": "Request status for RR[7]."
              }
            },
            "RREN": {
              "RR0": {
                "bit": 0,
                "description": "Enable or disable RR[0] register."
              },
              "RR1": {
                "bit": 1,
                "description": "Enable or disable RR[1] register."
              },
              "RR2": {
                "bit": 2,
                "description": "Enable or disable RR[2] register."
              },
              "RR3": {
                "bit": 3,
                "description": "Enable or disable RR[3] register."
              },
              "RR4": {
                "bit": 4,
                "description": "Enable or disable RR[4] register."
              },
              "RR5": {
                "bit": 5,
                "description": "Enable or disable RR[5] register."
              },
              "RR6": {
                "bit": 6,
                "description": "Enable or disable RR[6] register."
              },
              "RR7": {
                "bit": 7,
                "description": "Enable or disable RR[7] register."
              }
            },
            "CONFIG": {
              "SLEEP": {
                "bit": 0,
                "description": "Configure the watchdog to pause or not while the CPU is sleeping."
              },
              "HALT": {
                "bit": 3,
                "description": "Configure the watchdog to pause or not while the CPU is halted by the debugger."
              }
            },
            "RR[%s]": {
              "RR": {
                "bit": 0,
                "description": "Reload register.",
                "width": 32
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "QDEC": {
          "instances": [
            {
              "name": "QDEC",
              "base": "0x40012000",
              "irq": 18
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start the quadrature decoder."
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop the quadrature decoder."
            },
            "TASKS_READCLRACC": {
              "offset": "0x08",
              "size": 32,
              "description": "Transfers the content from ACC registers to ACCREAD registers, and clears the ACC registers."
            },
            "EVENTS_SAMPLERDY": {
              "offset": "0x100",
              "size": 32,
              "description": "A new sample is written to the sample register."
            },
            "EVENTS_REPORTRDY": {
              "offset": "0x104",
              "size": 32,
              "description": "REPORTPER number of samples accumulated in ACC register, and ACC register different than zero."
            },
            "EVENTS_ACCOF": {
              "offset": "0x108",
              "size": 32,
              "description": "ACC or ACCDBL register overflow."
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts for the QDEC."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable the QDEC."
            },
            "LEDPOL": {
              "offset": "0x504",
              "size": 32,
              "description": "LED output pin polarity."
            },
            "SAMPLEPER": {
              "offset": "0x508",
              "size": 32,
              "description": "Sample period."
            },
            "SAMPLE": {
              "offset": "0x50C",
              "size": 32,
              "description": "Motion sample value."
            },
            "REPORTPER": {
              "offset": "0x510",
              "size": 32,
              "description": "Number of samples to generate an EVENT_REPORTRDY."
            },
            "ACC": {
              "offset": "0x514",
              "size": 32,
              "description": "Accumulated valid transitions register."
            },
            "ACCREAD": {
              "offset": "0x518",
              "size": 32,
              "description": "Snapshot of ACC register. Value generated by the TASKS_READCLEACC task."
            },
            "PSELLED": {
              "offset": "0x51C",
              "size": 32,
              "description": "Pin select for LED output."
            },
            "PSELA": {
              "offset": "0x520",
              "size": 32,
              "description": "Pin select for phase A input."
            },
            "PSELB": {
              "offset": "0x524",
              "size": 32,
              "description": "Pin select for phase B input."
            },
            "DBFEN": {
              "offset": "0x528",
              "size": 32,
              "description": "Enable debouncer input filters."
            },
            "LEDPRE": {
              "offset": "0x540",
              "size": 32,
              "description": "Time LED is switched ON before the sample."
            },
            "ACCDBL": {
              "offset": "0x544",
              "size": 32,
              "description": "Accumulated double (error) transitions register."
            },
            "ACCDBLREAD": {
              "offset": "0x548",
              "size": 32,
              "description": "Snapshot of ACCDBL register. Value generated by the TASKS_READCLEACC task."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "SHORTS": {
              "REPORTRDY_READCLRACC": {
                "bit": 0,
                "description": "Shortcut between REPORTRDY event and READCLRACC task."
              },
              "SAMPLERDY_STOP": {
                "bit": 1,
                "description": "Shortcut between SAMPLERDY event and STOP task."
              }
            },
            "INTENSET": {
              "SAMPLERDY": {
                "bit": 0,
                "description": "Enable interrupt on SAMPLERDY event."
              },
              "REPORTRDY": {
                "bit": 1,
                "description": "Enable interrupt on REPORTRDY event."
              },
              "ACCOF": {
                "bit": 2,
                "description": "Enable interrupt on ACCOF event."
              }
            },
            "INTENCLR": {
              "SAMPLERDY": {
                "bit": 0,
                "description": "Disable interrupt on SAMPLERDY event."
              },
              "REPORTRDY": {
                "bit": 1,
                "description": "Disable interrupt on REPORTRDY event."
              },
              "ACCOF": {
                "bit": 2,
                "description": "Disable interrupt on ACCOF event."
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable QDEC."
              }
            },
            "LEDPOL": {
              "LEDPOL": {
                "bit": 0,
                "description": "LED output pin polarity."
              }
            },
            "SAMPLEPER": {
              "SAMPLEPER": {
                "bit": 0,
                "description": "Sample period.",
                "width": 3
              }
            },
            "SAMPLE": {
              "SAMPLE": {
                "bit": 0,
                "description": "Last sample taken in compliment to 2.",
                "width": 32
              }
            },
            "REPORTPER": {
              "REPORTPER": {
                "bit": 0,
                "description": "Number of samples to generate an EVENT_REPORTRDY.",
                "width": 3
              }
            },
            "DBFEN": {
              "DBFEN": {
                "bit": 0,
                "description": "Enable debounce input filters."
              }
            },
            "LEDPRE": {
              "LEDPRE": {
                "bit": 0,
                "description": "Period in us the LED in switched on prior to sampling.",
                "width": 9
              }
            },
            "ACCDBL": {
              "ACCDBL": {
                "bit": 0,
                "description": "Accumulated double (error) transitions.",
                "width": 4
              }
            },
            "ACCDBLREAD": {
              "ACCDBLREAD": {
                "bit": 0,
                "description": "Snapshot of accumulated double (error) transitions.",
                "width": 4
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "LPCOMP": {
          "instances": [
            {
              "name": "LPCOMP",
              "base": "0x40013000",
              "irq": 19
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start the comparator."
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop the comparator."
            },
            "TASKS_SAMPLE": {
              "offset": "0x08",
              "size": 32,
              "description": "Sample comparator value."
            },
            "EVENTS_READY": {
              "offset": "0x100",
              "size": 32,
              "description": "LPCOMP is ready and output is valid."
            },
            "EVENTS_DOWN": {
              "offset": "0x104",
              "size": 32,
              "description": "Input voltage crossed the threshold going down."
            },
            "EVENTS_UP": {
              "offset": "0x108",
              "size": 32,
              "description": "Input voltage crossed the threshold going up."
            },
            "EVENTS_CROSS": {
              "offset": "0x10C",
              "size": 32,
              "description": "Input voltage crossed the threshold in any direction."
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcuts for the LPCOMP."
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt enable set register."
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt enable clear register."
            },
            "RESULT": {
              "offset": "0x400",
              "size": 32,
              "description": "Result of last compare."
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable the LPCOMP."
            },
            "PSEL": {
              "offset": "0x504",
              "size": 32,
              "description": "Input pin select."
            },
            "REFSEL": {
              "offset": "0x508",
              "size": 32,
              "description": "Reference select."
            },
            "EXTREFSEL": {
              "offset": "0x50C",
              "size": 32,
              "description": "External reference select."
            },
            "ANADETECT": {
              "offset": "0x520",
              "size": 32,
              "description": "Analog detect configuration."
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control."
            }
          },
          "bits": {
            "SHORTS": {
              "READY_SAMPLE": {
                "bit": 0,
                "description": "Shortcut between READY event and SAMPLE task."
              },
              "READY_STOP": {
                "bit": 1,
                "description": "Shortcut between RADY event and STOP task."
              },
              "DOWN_STOP": {
                "bit": 2,
                "description": "Shortcut between DOWN event and STOP task."
              },
              "UP_STOP": {
                "bit": 3,
                "description": "Shortcut between UP event and STOP task."
              },
              "CROSS_STOP": {
                "bit": 4,
                "description": "Shortcut between CROSS event and STOP task."
              }
            },
            "INTENSET": {
              "READY": {
                "bit": 0,
                "description": "Enable interrupt on READY event."
              },
              "DOWN": {
                "bit": 1,
                "description": "Enable interrupt on DOWN event."
              },
              "UP": {
                "bit": 2,
                "description": "Enable interrupt on UP event."
              },
              "CROSS": {
                "bit": 3,
                "description": "Enable interrupt on CROSS event."
              }
            },
            "INTENCLR": {
              "READY": {
                "bit": 0,
                "description": "Disable interrupt on READY event."
              },
              "DOWN": {
                "bit": 1,
                "description": "Disable interrupt on DOWN event."
              },
              "UP": {
                "bit": 2,
                "description": "Disable interrupt on UP event."
              },
              "CROSS": {
                "bit": 3,
                "description": "Disable interrupt on CROSS event."
              }
            },
            "RESULT": {
              "RESULT": {
                "bit": 0,
                "description": "Result of last compare. Decision point SAMPLE task."
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable LPCOMP.",
                "width": 2
              }
            },
            "PSEL": {
              "PSEL": {
                "bit": 0,
                "description": "Analog input pin select.",
                "width": 3
              }
            },
            "REFSEL": {
              "REFSEL": {
                "bit": 0,
                "description": "Reference select.",
                "width": 3
              }
            },
            "EXTREFSEL": {
              "EXTREFSEL": {
                "bit": 0,
                "description": "External analog reference pin selection."
              }
            },
            "ANADETECT": {
              "ANADETECT": {
                "bit": 0,
                "description": "Analog detect configuration.",
                "width": 2
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control."
              }
            }
          }
        },
        "SWI": {
          "instances": [
            {
              "name": "SWI",
              "base": "0x40014000",
              "irq": 20
            }
          ],
          "registers": {
            "UNUSED": {
              "offset": "0x00",
              "size": 32,
              "description": "Unused."
            }
          }
        },
        "NVMC": {
          "instances": [
            {
              "name": "NVMC",
              "base": "0x4001E000"
            }
          ],
          "registers": {
            "READY": {
              "offset": "0x400",
              "size": 32,
              "description": "Ready flag."
            },
            "CONFIG": {
              "offset": "0x504",
              "size": 32,
              "description": "Configuration register."
            },
            "ERASEPAGE": {
              "offset": "0x508",
              "size": 32,
              "description": "Register for erasing a non-protected non-volatile memory page."
            },
            "ERASEPCR1": {
              "offset": "0x508",
              "size": 32,
              "description": "Register for erasing a non-protected non-volatile memory page."
            },
            "ERASEALL": {
              "offset": "0x50C",
              "size": 32,
              "description": "Register for erasing all non-volatile user memory."
            },
            "ERASEPCR0": {
              "offset": "0x510",
              "size": 32,
              "description": "Register for erasing a protected non-volatile memory page."
            },
            "ERASEUICR": {
              "offset": "0x514",
              "size": 32,
              "description": "Register for start erasing User Information Congfiguration Registers."
            }
          },
          "bits": {
            "READY": {
              "READY": {
                "bit": 0,
                "description": "NVMC ready."
              }
            },
            "CONFIG": {
              "WEN": {
                "bit": 0,
                "description": "Program write enable.",
                "width": 2
              }
            },
            "ERASEALL": {
              "ERASEALL": {
                "bit": 0,
                "description": "Starts the erasing of all user NVM (code region 0/1 and UICR registers)."
              }
            },
            "ERASEUICR": {
              "ERASEUICR": {
                "bit": 0,
                "description": "It can only be used when all contents of code region 1 are erased."
              }
            }
          }
        },
        "PPI": {
          "instances": [
            {
              "name": "PPI",
              "base": "0x4001F000"
            }
          ],
          "registers": {
            "EN": {
              "offset": "0x00",
              "size": 32,
              "description": "Enable channel group."
            },
            "DIS": {
              "offset": "0x04",
              "size": 32,
              "description": "Disable channel group."
            },
            "CHEN": {
              "offset": "0x500",
              "size": 32,
              "description": "Channel enable."
            },
            "CHENSET": {
              "offset": "0x504",
              "size": 32,
              "description": "Channel enable set."
            },
            "CHENCLR": {
              "offset": "0x508",
              "size": 32,
              "description": "Channel enable clear."
            },
            "EEP": {
              "offset": "0x00",
              "size": 32,
              "description": "Channel event end-point."
            },
            "TEP": {
              "offset": "0x04",
              "size": 32,
              "description": "Channel task end-point."
            },
            "CHG[%s]": {
              "offset": "0x800",
              "size": 32,
              "description": "Channel group configuration."
            }
          },
          "bits": {
            "CHEN": {
              "CH0": {
                "bit": 0,
                "description": "Enable PPI channel 0."
              },
              "CH1": {
                "bit": 1,
                "description": "Enable PPI channel 1."
              },
              "CH2": {
                "bit": 2,
                "description": "Enable PPI channel 2."
              },
              "CH3": {
                "bit": 3,
                "description": "Enable PPI channel 3."
              },
              "CH4": {
                "bit": 4,
                "description": "Enable PPI channel 4."
              },
              "CH5": {
                "bit": 5,
                "description": "Enable PPI channel 5."
              },
              "CH6": {
                "bit": 6,
                "description": "Enable PPI channel 6."
              },
              "CH7": {
                "bit": 7,
                "description": "Enable PPI channel 7."
              },
              "CH8": {
                "bit": 8,
                "description": "Enable PPI channel 8."
              },
              "CH9": {
                "bit": 9,
                "description": "Enable PPI channel 9."
              },
              "CH10": {
                "bit": 10,
                "description": "Enable PPI channel 10."
              },
              "CH11": {
                "bit": 11,
                "description": "Enable PPI channel 11."
              },
              "CH12": {
                "bit": 12,
                "description": "Enable PPI channel 12."
              },
              "CH13": {
                "bit": 13,
                "description": "Enable PPI channel 13."
              },
              "CH14": {
                "bit": 14,
                "description": "Enable PPI channel 14."
              },
              "CH15": {
                "bit": 15,
                "description": "Enable PPI channel 15."
              },
              "CH20": {
                "bit": 20,
                "description": "Enable PPI channel 20."
              },
              "CH21": {
                "bit": 21,
                "description": "Enable PPI channel 21."
              },
              "CH22": {
                "bit": 22,
                "description": "Enable PPI channel 22."
              },
              "CH23": {
                "bit": 23,
                "description": "Enable PPI channel 23."
              },
              "CH24": {
                "bit": 24,
                "description": "Enable PPI channel 24."
              },
              "CH25": {
                "bit": 25,
                "description": "Enable PPI channel 25."
              },
              "CH26": {
                "bit": 26,
                "description": "Enable PPI channel 26."
              },
              "CH27": {
                "bit": 27,
                "description": "Enable PPI channel 27."
              },
              "CH28": {
                "bit": 28,
                "description": "Enable PPI channel 28."
              },
              "CH29": {
                "bit": 29,
                "description": "Enable PPI channel 29."
              },
              "CH30": {
                "bit": 30,
                "description": "Enable PPI channel 30."
              },
              "CH31": {
                "bit": 31,
                "description": "Enable PPI channel 31."
              }
            },
            "CHENSET": {
              "CH0": {
                "bit": 0,
                "description": "Enable PPI channel 0."
              },
              "CH1": {
                "bit": 1,
                "description": "Enable PPI channel 1."
              },
              "CH2": {
                "bit": 2,
                "description": "Enable PPI channel 2."
              },
              "CH3": {
                "bit": 3,
                "description": "Enable PPI channel 3."
              },
              "CH4": {
                "bit": 4,
                "description": "Enable PPI channel 4."
              },
              "CH5": {
                "bit": 5,
                "description": "Enable PPI channel 5."
              },
              "CH6": {
                "bit": 6,
                "description": "Enable PPI channel 6."
              },
              "CH7": {
                "bit": 7,
                "description": "Enable PPI channel 7."
              },
              "CH8": {
                "bit": 8,
                "description": "Enable PPI channel 8."
              },
              "CH9": {
                "bit": 9,
                "description": "Enable PPI channel 9."
              },
              "CH10": {
                "bit": 10,
                "description": "Enable PPI channel 10."
              },
              "CH11": {
                "bit": 11,
                "description": "Enable PPI channel 11."
              },
              "CH12": {
                "bit": 12,
                "description": "Enable PPI channel 12."
              },
              "CH13": {
                "bit": 13,
                "description": "Enable PPI channel 13."
              },
              "CH14": {
                "bit": 14,
                "description": "Enable PPI channel 14."
              },
              "CH15": {
                "bit": 15,
                "description": "Enable PPI channel 15."
              },
              "CH20": {
                "bit": 20,
                "description": "Enable PPI channel 20."
              },
              "CH21": {
                "bit": 21,
                "description": "Enable PPI channel 21."
              },
              "CH22": {
                "bit": 22,
                "description": "Enable PPI channel 22."
              },
              "CH23": {
                "bit": 23,
                "description": "Enable PPI channel 23."
              },
              "CH24": {
                "bit": 24,
                "description": "Enable PPI channel 24."
              },
              "CH25": {
                "bit": 25,
                "description": "Enable PPI channel 25."
              },
              "CH26": {
                "bit": 26,
                "description": "Enable PPI channel 26."
              },
              "CH27": {
                "bit": 27,
                "description": "Enable PPI channel 27."
              },
              "CH28": {
                "bit": 28,
                "description": "Enable PPI channel 28."
              },
              "CH29": {
                "bit": 29,
                "description": "Enable PPI channel 29."
              },
              "CH30": {
                "bit": 30,
                "description": "Enable PPI channel 30."
              },
              "CH31": {
                "bit": 31,
                "description": "Enable PPI channel 31."
              }
            },
            "CHENCLR": {
              "CH0": {
                "bit": 0,
                "description": "Disable PPI channel 0."
              },
              "CH1": {
                "bit": 1,
                "description": "Disable PPI channel 1."
              },
              "CH2": {
                "bit": 2,
                "description": "Disable PPI channel 2."
              },
              "CH3": {
                "bit": 3,
                "description": "Disable PPI channel 3."
              },
              "CH4": {
                "bit": 4,
                "description": "Disable PPI channel 4."
              },
              "CH5": {
                "bit": 5,
                "description": "Disable PPI channel 5."
              },
              "CH6": {
                "bit": 6,
                "description": "Disable PPI channel 6."
              },
              "CH7": {
                "bit": 7,
                "description": "Disable PPI channel 7."
              },
              "CH8": {
                "bit": 8,
                "description": "Disable PPI channel 8."
              },
              "CH9": {
                "bit": 9,
                "description": "Disable PPI channel 9."
              },
              "CH10": {
                "bit": 10,
                "description": "Disable PPI channel 10."
              },
              "CH11": {
                "bit": 11,
                "description": "Disable PPI channel 11."
              },
              "CH12": {
                "bit": 12,
                "description": "Disable PPI channel 12."
              },
              "CH13": {
                "bit": 13,
                "description": "Disable PPI channel 13."
              },
              "CH14": {
                "bit": 14,
                "description": "Disable PPI channel 14."
              },
              "CH15": {
                "bit": 15,
                "description": "Disable PPI channel 15."
              },
              "CH20": {
                "bit": 20,
                "description": "Disable PPI channel 20."
              },
              "CH21": {
                "bit": 21,
                "description": "Disable PPI channel 21."
              },
              "CH22": {
                "bit": 22,
                "description": "Disable PPI channel 22."
              },
              "CH23": {
                "bit": 23,
                "description": "Disable PPI channel 23."
              },
              "CH24": {
                "bit": 24,
                "description": "Disable PPI channel 24."
              },
              "CH25": {
                "bit": 25,
                "description": "Disable PPI channel 25."
              },
              "CH26": {
                "bit": 26,
                "description": "Disable PPI channel 26."
              },
              "CH27": {
                "bit": 27,
                "description": "Disable PPI channel 27."
              },
              "CH28": {
                "bit": 28,
                "description": "Disable PPI channel 28."
              },
              "CH29": {
                "bit": 29,
                "description": "Disable PPI channel 29."
              },
              "CH30": {
                "bit": 30,
                "description": "Disable PPI channel 30."
              },
              "CH31": {
                "bit": 31,
                "description": "Disable PPI channel 31."
              }
            },
            "CHG[%s]": {
              "CH0": {
                "bit": 0,
                "description": "Include CH0 in channel group."
              },
              "CH1": {
                "bit": 1,
                "description": "Include CH1 in channel group."
              },
              "CH2": {
                "bit": 2,
                "description": "Include CH2 in channel group."
              },
              "CH3": {
                "bit": 3,
                "description": "Include CH3 in channel group."
              },
              "CH4": {
                "bit": 4,
                "description": "Include CH4 in channel group."
              },
              "CH5": {
                "bit": 5,
                "description": "Include CH5 in channel group."
              },
              "CH6": {
                "bit": 6,
                "description": "Include CH6 in channel group."
              },
              "CH7": {
                "bit": 7,
                "description": "Include CH7 in channel group."
              },
              "CH8": {
                "bit": 8,
                "description": "Include CH8 in channel group."
              },
              "CH9": {
                "bit": 9,
                "description": "Include CH9 in channel group."
              },
              "CH10": {
                "bit": 10,
                "description": "Include CH10 in channel group."
              },
              "CH11": {
                "bit": 11,
                "description": "Include CH11 in channel group."
              },
              "CH12": {
                "bit": 12,
                "description": "Include CH12 in channel group."
              },
              "CH13": {
                "bit": 13,
                "description": "Include CH13 in channel group."
              },
              "CH14": {
                "bit": 14,
                "description": "Include CH14 in channel group."
              },
              "CH15": {
                "bit": 15,
                "description": "Include CH15 in channel group."
              },
              "CH20": {
                "bit": 20,
                "description": "Include CH20 in channel group."
              },
              "CH21": {
                "bit": 21,
                "description": "Include CH21 in channel group."
              },
              "CH22": {
                "bit": 22,
                "description": "Include CH22 in channel group."
              },
              "CH23": {
                "bit": 23,
                "description": "Include CH23 in channel group."
              },
              "CH24": {
                "bit": 24,
                "description": "Include CH24 in channel group."
              },
              "CH25": {
                "bit": 25,
                "description": "Include CH25 in channel group."
              },
              "CH26": {
                "bit": 26,
                "description": "Include CH26 in channel group."
              },
              "CH27": {
                "bit": 27,
                "description": "Include CH27 in channel group."
              },
              "CH28": {
                "bit": 28,
                "description": "Include CH28 in channel group."
              },
              "CH29": {
                "bit": 29,
                "description": "Include CH29 in channel group."
              },
              "CH30": {
                "bit": 30,
                "description": "Include CH30 in channel group."
              },
              "CH31": {
                "bit": 31,
                "description": "Include CH31 in channel group."
              }
            }
          }
        },
        "FICR": {
          "instances": [
            {
              "name": "FICR",
              "base": "0x10000000"
            }
          ],
          "registers": {
            "CODEPAGESIZE": {
              "offset": "0x10",
              "size": 32,
              "description": "Code memory page size in bytes."
            },
            "CODESIZE": {
              "offset": "0x14",
              "size": 32,
              "description": "Code memory size in pages."
            },
            "CLENR0": {
              "offset": "0x28",
              "size": 32,
              "description": "Length of code region 0 in bytes."
            },
            "PPFC": {
              "offset": "0x2C",
              "size": 32,
              "description": "Pre-programmed factory code present."
            },
            "NUMRAMBLOCK": {
              "offset": "0x34",
              "size": 32,
              "description": "Number of individualy controllable RAM blocks."
            },
            "SIZERAMBLOCKS": {
              "offset": "0x38",
              "size": 32,
              "description": "Size of RAM blocks in bytes."
            },
            "SIZERAMBLOCK[%s]": {
              "offset": "0x38",
              "size": 32,
              "description": "Deprecated array of size of RAM block in bytes. This name is kept for backward compatinility purposes. Use SIZERAMBLOCKS instead."
            },
            "CONFIGID": {
              "offset": "0x5C",
              "size": 32,
              "description": "Configuration identifier."
            },
            "DEVICEID[%s]": {
              "offset": "0x60",
              "size": 32,
              "description": "Device identifier."
            },
            "ER[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Encryption root."
            },
            "IR[%s]": {
              "offset": "0x90",
              "size": 32,
              "description": "Identity root."
            },
            "DEVICEADDRTYPE": {
              "offset": "0xA0",
              "size": 32,
              "description": "Device address type."
            },
            "DEVICEADDR[%s]": {
              "offset": "0xA4",
              "size": 32,
              "description": "Device address."
            },
            "OVERRIDEEN": {
              "offset": "0xAC",
              "size": 32,
              "description": "Radio calibration override enable."
            },
            "NRF_1MBIT[%s]": {
              "offset": "0xB0",
              "size": 32,
              "description": "Override values for the OVERRIDEn registers in RADIO for NRF_1Mbit mode."
            },
            "BLE_1MBIT[%s]": {
              "offset": "0xEC",
              "size": 32,
              "description": "Override values for the OVERRIDEn registers in RADIO for BLE_1Mbit mode."
            }
          },
          "bits": {
            "PPFC": {
              "PPFC": {
                "bit": 0,
                "description": "Pre-programmed factory code present.",
                "width": 8
              }
            },
            "CONFIGID": {
              "HWID": {
                "bit": 0,
                "description": "Hardware Identification Number.",
                "width": 16
              },
              "FWID": {
                "bit": 16,
                "description": "Firmware Identification Number pre-loaded into the flash.",
                "width": 16
              }
            },
            "DEVICEADDRTYPE": {
              "DEVICEADDRTYPE": {
                "bit": 0,
                "description": "Device address type."
              }
            },
            "OVERRIDEEN": {
              "NRF_1MBIT": {
                "bit": 0,
                "description": "Override default values for NRF_1Mbit mode."
              },
              "BLE_1MBIT": {
                "bit": 3,
                "description": "Override default values for BLE_1Mbit mode."
              }
            }
          }
        },
        "UICR": {
          "instances": [
            {
              "name": "UICR",
              "base": "0x10001000"
            }
          ],
          "registers": {
            "CLENR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Length of code region 0."
            },
            "RBPCONF": {
              "offset": "0x04",
              "size": 32,
              "description": "Readback protection configuration."
            },
            "XTALFREQ": {
              "offset": "0x08",
              "size": 32,
              "description": "Reset value for CLOCK XTALFREQ register."
            },
            "FWID": {
              "offset": "0x10",
              "size": 32,
              "description": "Firmware ID."
            },
            "BOOTLOADERADDR": {
              "offset": "0x14",
              "size": 32,
              "description": "Bootloader start address."
            },
            "NRFFW[%s]": {
              "offset": "0x14",
              "size": 32,
              "description": "Reserved for Nordic firmware design."
            },
            "NRFHW[%s]": {
              "offset": "0x50",
              "size": 32,
              "description": "Reserved for Nordic hardware design."
            },
            "CUSTOMER[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Reserved for customer."
            }
          },
          "bits": {
            "RBPCONF": {
              "PR0": {
                "bit": 0,
                "description": "Readback protect region 0. Will be ignored if pre-programmed factory code is present on the chip.",
                "width": 8
              },
              "PALL": {
                "bit": 8,
                "description": "Readback protect all code in the device.",
                "width": 8
              }
            },
            "XTALFREQ": {
              "XTALFREQ": {
                "bit": 0,
                "description": "Reset value for CLOCK XTALFREQ register.",
                "width": 8
              }
            },
            "FWID": {
              "FWID": {
                "bit": 0,
                "description": "Identification number for the firmware loaded into the chip.",
                "width": 16
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 42,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "POWER_CLOCK_IRQHandler"
          },
          {
            "number": 17,
            "name": "RADIO_IRQHandler"
          },
          {
            "number": 18,
            "name": "UART0_IRQHandler"
          },
          {
            "number": 19,
            "name": "SPI0_TWI0_IRQHandler"
          },
          {
            "number": 20,
            "name": "SPI1_TWI1_IRQHandler"
          },
          {
            "number": 22,
            "name": "GPIOTE_IRQHandler"
          },
          {
            "number": 23,
            "name": "ADC_IRQHandler"
          },
          {
            "number": 24,
            "name": "TIMER0_IRQHandler"
          },
          {
            "number": 25,
            "name": "TIMER1_IRQHandler"
          },
          {
            "number": 26,
            "name": "TIMER2_IRQHandler"
          },
          {
            "number": 27,
            "name": "RTC0_IRQHandler"
          },
          {
            "number": 28,
            "name": "TEMP_IRQHandler"
          },
          {
            "number": 29,
            "name": "RNG_IRQHandler"
          },
          {
            "number": 30,
            "name": "ECB_IRQHandler"
          },
          {
            "number": 31,
            "name": "CCM_AAR_IRQHandler"
          },
          {
            "number": 32,
            "name": "WDT_IRQHandler"
          },
          {
            "number": 33,
            "name": "RTC1_IRQHandler"
          },
          {
            "number": 34,
            "name": "QDEC_IRQHandler"
          },
          {
            "number": 35,
            "name": "LPCOMP_IRQHandler"
          },
          {
            "number": 36,
            "name": "SWI0_IRQHandler"
          },
          {
            "number": 37,
            "name": "SWI1_IRQHandler"
          },
          {
            "number": 38,
            "name": "SWI2_IRQHandler"
          },
          {
            "number": 39,
            "name": "SWI3_IRQHandler"
          },
          {
            "number": 40,
            "name": "SWI4_IRQHandler"
          },
          {
            "number": 41,
            "name": "SWI5_IRQHandler"
          }
        ]
      }
    }
  }
}