<!--
	- FPGA Fabric I/O Information
	- Generated by OpenFPGA
	- Date: Tue Jan 27 08:50:06 2026
-->

<io_coordinates>
	<io pad="gfpga_pad_GPOUT_PAD[21]" x="0" y="1" z="0"/>
	<io pad="gfpga_pad_GPOUT_PAD[22]" x="0" y="1" z="1"/>
	<io pad="gfpga_pad_GPOUT_PAD[23]" x="0" y="1" z="2"/>
	<io pad="gfpga_pad_GPOUT_PAD[24]" x="0" y="1" z="3"/>
	<io pad="gfpga_pad_GPOUT_PAD[25]" x="0" y="1" z="4"/>
	<io pad="gfpga_pad_GPOUT_PAD[26]" x="0" y="1" z="5"/>
	<io pad="gfpga_pad_GPOUT_PAD[27]" x="0" y="1" z="6"/>
	<io pad="gfpga_pad_GPOUT_EMODE_PAD[3]" x="0" y="1" z="7"/>
	<io pad="gfpga_pad_GPIN_PAD[21]" x="0" y="2" z="0"/>
	<io pad="gfpga_pad_GPIN_PAD[22]" x="0" y="2" z="1"/>
	<io pad="gfpga_pad_GPIN_PAD[23]" x="0" y="2" z="2"/>
	<io pad="gfpga_pad_GPIN_PAD[24]" x="0" y="2" z="3"/>
	<io pad="gfpga_pad_GPIN_PAD[25]" x="0" y="2" z="4"/>
	<io pad="gfpga_pad_GPIN_PAD[26]" x="0" y="2" z="5"/>
	<io pad="gfpga_pad_GPIN_PAD[27]" x="0" y="2" z="6"/>
	<io pad="gfpga_pad_GPIN_PDL_PAD[3]" x="0" y="2" z="7"/>
	<io pad="gfpga_pad_GPIN_PAD[14]" x="1" y="0" z="0"/>
	<io pad="gfpga_pad_GPIN_PAD[15]" x="1" y="0" z="1"/>
	<io pad="gfpga_pad_GPIN_PAD[16]" x="1" y="0" z="2"/>
	<io pad="gfpga_pad_GPIN_PAD[17]" x="1" y="0" z="3"/>
	<io pad="gfpga_pad_GPIN_PAD[18]" x="1" y="0" z="4"/>
	<io pad="gfpga_pad_GPIN_PAD[19]" x="1" y="0" z="5"/>
	<io pad="gfpga_pad_GPIN_PAD[20]" x="1" y="0" z="6"/>
	<io pad="gfpga_pad_GPIN_PDL_PAD[2]" x="1" y="0" z="7"/>
	<io pad="gfpga_pad_GPIN_PAD[0]" x="1" y="3" z="0"/>
	<io pad="gfpga_pad_GPIN_PAD[1]" x="1" y="3" z="1"/>
	<io pad="gfpga_pad_GPIN_PAD[2]" x="1" y="3" z="2"/>
	<io pad="gfpga_pad_GPIN_PAD[3]" x="1" y="3" z="3"/>
	<io pad="gfpga_pad_GPIN_PAD[4]" x="1" y="3" z="4"/>
	<io pad="gfpga_pad_GPIN_PAD[5]" x="1" y="3" z="5"/>
	<io pad="gfpga_pad_GPIN_PAD[6]" x="1" y="3" z="6"/>
	<io pad="gfpga_pad_GPIN_PDL_PAD[0]" x="1" y="3" z="7"/>
	<io pad="gfpga_pad_GPOUT_PAD[14]" x="2" y="0" z="0"/>
	<io pad="gfpga_pad_GPOUT_PAD[15]" x="2" y="0" z="1"/>
	<io pad="gfpga_pad_GPOUT_PAD[16]" x="2" y="0" z="2"/>
	<io pad="gfpga_pad_GPOUT_PAD[17]" x="2" y="0" z="3"/>
	<io pad="gfpga_pad_GPOUT_PAD[18]" x="2" y="0" z="4"/>
	<io pad="gfpga_pad_GPOUT_PAD[19]" x="2" y="0" z="5"/>
	<io pad="gfpga_pad_GPOUT_PAD[20]" x="2" y="0" z="6"/>
	<io pad="gfpga_pad_GPOUT_EMODE_PAD[2]" x="2" y="0" z="7"/>
	<io pad="gfpga_pad_GPOUT_PAD[0]" x="2" y="3" z="0"/>
	<io pad="gfpga_pad_GPOUT_PAD[1]" x="2" y="3" z="1"/>
	<io pad="gfpga_pad_GPOUT_PAD[2]" x="2" y="3" z="2"/>
	<io pad="gfpga_pad_GPOUT_PAD[3]" x="2" y="3" z="3"/>
	<io pad="gfpga_pad_GPOUT_PAD[4]" x="2" y="3" z="4"/>
	<io pad="gfpga_pad_GPOUT_PAD[5]" x="2" y="3" z="5"/>
	<io pad="gfpga_pad_GPOUT_PAD[6]" x="2" y="3" z="6"/>
	<io pad="gfpga_pad_GPOUT_EMODE_PAD[0]" x="2" y="3" z="7"/>
	<io pad="gfpga_pad_GPOUT_PAD[7]" x="3" y="1" z="0"/>
	<io pad="gfpga_pad_GPOUT_PAD[8]" x="3" y="1" z="1"/>
	<io pad="gfpga_pad_GPOUT_PAD[9]" x="3" y="1" z="2"/>
	<io pad="gfpga_pad_GPOUT_PAD[10]" x="3" y="1" z="3"/>
	<io pad="gfpga_pad_GPOUT_PAD[11]" x="3" y="1" z="4"/>
	<io pad="gfpga_pad_GPOUT_PAD[12]" x="3" y="1" z="5"/>
	<io pad="gfpga_pad_GPOUT_PAD[13]" x="3" y="1" z="6"/>
	<io pad="gfpga_pad_GPOUT_EMODE_PAD[1]" x="3" y="1" z="7"/>
	<io pad="gfpga_pad_GPIN_PAD[7]" x="3" y="2" z="0"/>
	<io pad="gfpga_pad_GPIN_PAD[8]" x="3" y="2" z="1"/>
	<io pad="gfpga_pad_GPIN_PAD[9]" x="3" y="2" z="2"/>
	<io pad="gfpga_pad_GPIN_PAD[10]" x="3" y="2" z="3"/>
	<io pad="gfpga_pad_GPIN_PAD[11]" x="3" y="2" z="4"/>
	<io pad="gfpga_pad_GPIN_PAD[12]" x="3" y="2" z="5"/>
	<io pad="gfpga_pad_GPIN_PAD[13]" x="3" y="2" z="6"/>
	<io pad="gfpga_pad_GPIN_PDL_PAD[1]" x="3" y="2" z="7"/>
</io_coordinates>
