# Loading project ALU_MODULES
# Compile of ALU.v was successful.
do run_alu.txt
# gates_and_shifts.v,ALU.v,div.v,multiplier.v,suvstractor.vhd,adder.v
# ALU_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# ** Error: (vlog-7) Failed to open design unit file "gates_and_shifts.v,ALU.v,div.v,multiplier.v,suvstractor.vhd,adder.v" in read mode.
# No such file or directory. (errno = ENOENT)
do run_alu.txt
# gates_and_shifts.v,ALU.v,div.v,multiplier.v,suvstractor.v,adder.v
# ALU_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# ** Error: (vlog-7) Failed to open design unit file "gates_and_shifts.v,ALU.v,div.v,multiplier.v,suvstractor.v,adder.v" in read mode.
# No such file or directory. (errno = ENOENT)
do run_alu.txt
# gates_and_shifts.v ALU.v div.v multiplier.v suvstractor.v adder.v
# ALU_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module NOT_gate
# -- Compiling module OR_gate
# -- Compiling module AND_gate
# -- Compiling module XOR_gate
# -- Compiling module bitwise_and
# -- Compiling module bitwise_or
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_not
# -- Compiling module logical_left_shift
# -- Compiling module logical_right_shift
# -- Compiling module logical_left_shift_32_bit
# -- Compiling module ALU
# -- Compiling module non_restoring_div
# -- Compiling module ArrayMultiplier
# ** Error: (vlog-7) Failed to open design unit file "suvstractor.v" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module ripple_carry_32_bit
# -- Compiling module ripple_carry_16_bit
# -- Compiling module ripple_carry_4_bit
# -- Compiling module full_adder
# -- Compiling module half_adder
do run_alu.txt
# gates_and_shifts.v ALU.v div.v multiplier.v suvstractor.vhd adder.v
# ALU_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module NOT_gate
# -- Compiling module OR_gate
# -- Compiling module AND_gate
# -- Compiling module XOR_gate
# -- Compiling module bitwise_and
# -- Compiling module bitwise_or
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_not
# -- Compiling module logical_left_shift
# -- Compiling module logical_right_shift
# -- Compiling module logical_left_shift_32_bit
# -- Compiling module ALU
# -- Compiling module non_restoring_div
# -- Compiling module ArrayMultiplier
# ** Error: (vlog-7) Failed to open design unit file "suvstractor.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# -- Compiling module ripple_carry_32_bit
# -- Compiling module ripple_carry_16_bit
# -- Compiling module ripple_carry_4_bit
# -- Compiling module full_adder
# -- Compiling module half_adder
do run_alu.txt
# gates_and_shifts.v ALU.v div.v multiplier.v substractor.vhd adder.v
# ALU_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module NOT_gate
# -- Compiling module OR_gate
# -- Compiling module AND_gate
# -- Compiling module XOR_gate
# -- Compiling module bitwise_and
# -- Compiling module bitwise_or
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_not
# -- Compiling module logical_left_shift
# -- Compiling module logical_right_shift
# -- Compiling module logical_left_shift_32_bit
# -- Compiling module ALU
# -- Compiling module non_restoring_div
# -- Compiling module ArrayMultiplier
# -- Compiling module substractor_16_bit
# -- Compiling module ripple_carry_32_bit
# -- Compiling module ripple_carry_16_bit
# -- Compiling module ripple_carry_4_bit
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	ALU
# vsim -voptargs=+acc ALU_tb 
# ** Error: (vsim-3170) Could not find '/home/raul/modelsim/bin/ALU-CACHE/ALU_MODULES/work.ALU_tb'.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./run_alu.txt PAUSED at line 25
do run_alu.txt
# gates_and_shifts.v ALU.v div.v multiplier.v substractor.vhd adder.v
# ALU_tb.v
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module NOT_gate
# -- Compiling module OR_gate
# -- Compiling module AND_gate
# -- Compiling module XOR_gate
# -- Compiling module bitwise_and
# -- Compiling module bitwise_or
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_not
# -- Compiling module logical_left_shift
# -- Compiling module logical_right_shift
# -- Compiling module logical_left_shift_32_bit
# -- Compiling module ALU
# -- Compiling module non_restoring_div
# -- Compiling module ArrayMultiplier
# -- Compiling module substractor_16_bit
# -- Compiling module ripple_carry_32_bit
# -- Compiling module ripple_carry_16_bit
# -- Compiling module ripple_carry_4_bit
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	ALU
# OpenFile ALU_tb.v 
# ** Error: No Design Loaded!
# Error in macro ./run_alu.txt line 27
# No Design Loaded!
#     while executing
# "run -all"
OpenFile ALU_tb.v
do run_alu.txt
# gates_and_shifts.v ALU.v div.v multiplier.v substractor.vhd adder.v
# ALU_tb.v
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module NOT_gate
# -- Compiling module OR_gate
# -- Compiling module AND_gate
# -- Compiling module XOR_gate
# -- Compiling module bitwise_and
# -- Compiling module bitwise_or
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_not
# -- Compiling module logical_left_shift
# -- Compiling module logical_right_shift
# -- Compiling module logical_left_shift_32_bit
# -- Compiling module ALU
# -- Compiling module non_restoring_div
# -- Compiling module ArrayMultiplier
# -- Compiling module substractor_16_bit
# -- Compiling module ripple_carry_32_bit
# -- Compiling module ripple_carry_16_bit
# -- Compiling module ripple_carry_4_bit
# -- Compiling module full_adder
# -- Compiling module half_adder
# 
# Top level modules:
# 	ALU
# OpenFile ALU_tb.v 
# ** Error: No Design Loaded!
# Error in macro ./run_alu.txt line 27
# No Design Loaded!
#     while executing
# "run -all"
# Compile of ALU_tb.v was successful.
do run_alu.txt
# gates_and_shifts.v ALU.v div.v multiplier.v substractor.vhd adder.v ALU_tb.v
# ALU_tb
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module NOT_gate
# -- Compiling module OR_gate
# -- Compiling module AND_gate
# -- Compiling module XOR_gate
# -- Compiling module bitwise_and
# -- Compiling module bitwise_or
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_not
# -- Compiling module logical_left_shift
# -- Compiling module logical_right_shift
# -- Compiling module logical_left_shift_32_bit
# -- Compiling module ALU
# -- Compiling module non_restoring_div
# -- Compiling module ArrayMultiplier
# -- Compiling module substractor_16_bit
# -- Compiling module ripple_carry_32_bit
# -- Compiling module ripple_carry_16_bit
# -- Compiling module ripple_carry_4_bit
# -- Compiling module full_adder
# -- Compiling module half_adder
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# vsim -voptargs=+acc ALU_tb 
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.ripple_carry_16_bit
# Loading work.ripple_carry_4_bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.AND_gate
# Loading work.XOR_gate
# Loading work.substractor_16_bit
# Loading work.bitwise_not
# Loading work.NOT_gate
# Loading work.ArrayMultiplier
# Loading work.ripple_carry_32_bit
# Loading work.logical_left_shift_32_bit
# Loading work.non_restoring_div
# Loading work.logical_left_shift
# Loading work.OR_gate
# Loading work.bitwise_or
# Loading work.logical_right_shift
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Addition test passed
# Subtraction test passed
# Multiplication test passed
# Division test passed    25     3          8
# Bitwise AND test passed
# Bitwise OR test passed
# Bitwise XOR test passed
# LLS test passed
# LRS test passed
# Increment test passed
# Decrement test passed
# All tests passed
# ** Note: $finish    : ALU_tb.v(197)
#    Time: 1120 ns  Iteration: 0  Instance: /ALU_tb
