

================================================================
== Vivado HLS Report for 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_s'
================================================================
* Date:           Fri Jun 27 09:42:46 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.958 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1031|     1031| 5.155 us | 5.155 us |  1031|  1031|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SigmoidActLoop  |     1029|     1029|         7|          1|          1|  1024|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %SigmoidActLoop ]"   --->   Operation 13 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.88ns)   --->   "%icmp_ln80 = icmp eq i11 %i_0, -1024" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 14 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.63ns)   --->   "%i = add i11 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 16 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %2, label %SigmoidActLoop" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.95>
ST_3 : Operation 18 [1/1] (2.18ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_data_V)" [firmware/nnet_utils/nnet_activation_stream.h:83]   --->   Operation 18 'read' 'tmp_data_0_V' <Predicate = (!icmp_ln80)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %tmp_data_0_V, i32 4, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 19 'partselect' 'tmp_s' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i16 %tmp_data_0_V to i4" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 20 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_3_i_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln851, i6 0)" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 21 'bitconcatenate' 'p_Result_3_i_i_i' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.77ns)   --->   "%icmp_ln851 = icmp eq i10 %p_Result_3_i_i_i, 0" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 22 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln80)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.15>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_data_0_V, i10 0)" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln850 = sext i12 %tmp_s to i13" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 24 'sext' 'sext_ln850' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (2.45ns)   --->   "%icmp_ln850 = icmp slt i26 %shl_ln, -15" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 25 'icmp' 'icmp_ln850' <Predicate = (!icmp_ln80)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (1.54ns)   --->   "%add_ln700 = add i13 1, %sext_ln850" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 26 'add' 'add_ln700' <Predicate = (!icmp_ln80 & !icmp_ln851)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i13 %sext_ln850, i13 %add_ln700" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 27 'select' 'select_ln851' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %icmp_ln850, i13 %select_ln851, i13 %sext_ln850" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 28 'select' 'select_ln850' <Predicate = (!icmp_ln80)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.80>
ST_5 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%trunc_ln91 = trunc i13 %select_ln850 to i10" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 29 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (1.67ns)   --->   "%add_ln91 = add i13 512, %select_ln850" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 30 'add' 'add_ln91' <Predicate = (!icmp_ln80)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%xor_ln91 = xor i10 %trunc_ln91, -512" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 31 'xor' 'xor_ln91' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln91, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 32 'bitselect' 'tmp_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %add_ln91, i32 10, i32 12)" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 33 'partselect' 'tmp_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (1.13ns)   --->   "%icmp_ln94 = icmp ne i3 %tmp_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 34 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln80)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%xor_ln92 = xor i1 %tmp_1, true" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 35 'xor' 'xor_ln92' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%select_ln92 = select i1 %xor_ln92, i10 -1, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 36 'select' 'select_ln92' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%or_ln92 = or i1 %tmp_1, %icmp_ln94" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 37 'or' 'or_ln92' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln92_1 = select i1 %or_ln92, i10 %select_ln92, i10 %xor_ln91" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 38 'select' 'select_ln92_1' <Predicate = (!icmp_ln80)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %select_ln92_1 to i64" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 39 'zext' 'zext_ln96' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %zext_ln96" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 40 'getelementptr' 'sigmoid_table1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 41 [2/2] (3.25ns)   --->   "%sigmoid_table1_load = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 41 'load' 'sigmoid_table1_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 42 [1/2] (3.25ns)   --->   "%sigmoid_table1_load = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 42 'load' 'sigmoid_table1_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str48) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str48)" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 44 'specregionbegin' 'tmp' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:81]   --->   Operation 45 'specpipeline' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%out_data_data_V = zext i10 %sigmoid_table1_load to i16" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 46 'zext' 'out_data_data_V' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_data_V, i16 %out_data_data_V)" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 47 'write' <Predicate = (!icmp_ln80)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str48, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:100]   --->   Operation 48 'specregionend' 'empty_65' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:80]   --->   Operation 49 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:101]   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:80) [9]  (1.77 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:80) [9]  (0 ns)
	'icmp' operation ('icmp_ln80', firmware/nnet_utils/nnet_activation_stream.h:80) [10]  (1.88 ns)

 <State 3>: 3.96ns
The critical path consists of the following:
	fifo read on port 'data_V_data_V' (firmware/nnet_utils/nnet_activation_stream.h:83) [18]  (2.19 ns)
	'icmp' operation ('icmp_ln851', firmware/nnet_utils/nnet_activation_stream.h:90) [25]  (1.77 ns)

 <State 4>: 3.16ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln850', firmware/nnet_utils/nnet_activation_stream.h:90) [22]  (2.46 ns)
	'select' operation ('select_ln850', firmware/nnet_utils/nnet_activation_stream.h:90) [28]  (0.7 ns)

 <State 5>: 3.8ns
The critical path consists of the following:
	'add' operation ('add_ln91', firmware/nnet_utils/nnet_activation_stream.h:91) [30]  (1.68 ns)
	'icmp' operation ('icmp_ln94', firmware/nnet_utils/nnet_activation_stream.h:94) [34]  (1.13 ns)
	'or' operation ('or_ln92', firmware/nnet_utils/nnet_activation_stream.h:92) [37]  (0 ns)
	'select' operation ('select_ln92_1', firmware/nnet_utils/nnet_activation_stream.h:92) [38]  (0.993 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('sigmoid_table1_addr', firmware/nnet_utils/nnet_activation_stream.h:96) [40]  (0 ns)
	'load' operation ('sigmoid_table1_load', firmware/nnet_utils/nnet_activation_stream.h:96) on array 'sigmoid_table1' [41]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('sigmoid_table1_load', firmware/nnet_utils/nnet_activation_stream.h:96) on array 'sigmoid_table1' [41]  (3.25 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	fifo write on port 'res_V_data_V' (firmware/nnet_utils/nnet_activation_stream.h:99) [43]  (2.19 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
