|mem_cof
clk => clk~0.IN1
rst_n => rst_n~0.IN1
shift_din[0] => shift_din[0]~3.IN1
shift_din[1] => shift_din[1]~2.IN1
shift_din[2] => shift_din[2]~1.IN1
shift_din[3] => shift_din[3]~0.IN1
shift_dout[0] <= shift_ram:uut_shift.shiftout
shift_dout[1] <= shift_ram:uut_shift.shiftout
shift_dout[2] <= shift_ram:uut_shift.shiftout
shift_dout[3] <= shift_ram:uut_shift.shiftout
taps0x[0] <= shift_ram:uut_shift.taps0x
taps0x[1] <= shift_ram:uut_shift.taps0x
taps0x[2] <= shift_ram:uut_shift.taps0x
taps0x[3] <= shift_ram:uut_shift.taps0x
taps1x[0] <= shift_ram:uut_shift.taps1x
taps1x[1] <= shift_ram:uut_shift.taps1x
taps1x[2] <= shift_ram:uut_shift.taps1x
taps1x[3] <= shift_ram:uut_shift.taps1x
taps2x[0] <= shift_ram:uut_shift.taps2x
taps2x[1] <= shift_ram:uut_shift.taps2x
taps2x[2] <= shift_ram:uut_shift.taps2x
taps2x[3] <= shift_ram:uut_shift.taps2x
taps3x[0] <= shift_ram:uut_shift.taps3x
taps3x[1] <= shift_ram:uut_shift.taps3x
taps3x[2] <= shift_ram:uut_shift.taps3x
taps3x[3] <= shift_ram:uut_shift.taps3x
taps4x[0] <= shift_ram:uut_shift.taps4x
taps4x[1] <= shift_ram:uut_shift.taps4x
taps4x[2] <= shift_ram:uut_shift.taps4x
taps4x[3] <= shift_ram:uut_shift.taps4x
taps5x[0] <= shift_ram:uut_shift.taps5x
taps5x[1] <= shift_ram:uut_shift.taps5x
taps5x[2] <= shift_ram:uut_shift.taps5x
taps5x[3] <= shift_ram:uut_shift.taps5x
taps6x[0] <= shift_ram:uut_shift.taps6x
taps6x[1] <= shift_ram:uut_shift.taps6x
taps6x[2] <= shift_ram:uut_shift.taps6x
taps6x[3] <= shift_ram:uut_shift.taps6x
taps7x[0] <= shift_ram:uut_shift.taps7x
taps7x[1] <= shift_ram:uut_shift.taps7x
taps7x[2] <= shift_ram:uut_shift.taps7x
taps7x[3] <= shift_ram:uut_shift.taps7x


|mem_cof|shift_ram:uut_shift
clken => clken~0.IN1
clock => clock~0.IN1
shiftin[0] => shiftin[0]~3.IN1
shiftin[1] => shiftin[1]~2.IN1
shiftin[2] => shiftin[2]~1.IN1
shiftin[3] => shiftin[3]~0.IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
taps0x[0] <= altshift_taps:altshift_taps_component.taps
taps0x[1] <= altshift_taps:altshift_taps_component.taps
taps0x[2] <= altshift_taps:altshift_taps_component.taps
taps0x[3] <= altshift_taps:altshift_taps_component.taps
taps1x[0] <= altshift_taps:altshift_taps_component.taps
taps1x[1] <= altshift_taps:altshift_taps_component.taps
taps1x[2] <= altshift_taps:altshift_taps_component.taps
taps1x[3] <= altshift_taps:altshift_taps_component.taps
taps2x[0] <= altshift_taps:altshift_taps_component.taps
taps2x[1] <= altshift_taps:altshift_taps_component.taps
taps2x[2] <= altshift_taps:altshift_taps_component.taps
taps2x[3] <= altshift_taps:altshift_taps_component.taps
taps3x[0] <= altshift_taps:altshift_taps_component.taps
taps3x[1] <= altshift_taps:altshift_taps_component.taps
taps3x[2] <= altshift_taps:altshift_taps_component.taps
taps3x[3] <= altshift_taps:altshift_taps_component.taps
taps4x[0] <= altshift_taps:altshift_taps_component.taps
taps4x[1] <= altshift_taps:altshift_taps_component.taps
taps4x[2] <= altshift_taps:altshift_taps_component.taps
taps4x[3] <= altshift_taps:altshift_taps_component.taps
taps5x[0] <= altshift_taps:altshift_taps_component.taps
taps5x[1] <= altshift_taps:altshift_taps_component.taps
taps5x[2] <= altshift_taps:altshift_taps_component.taps
taps5x[3] <= altshift_taps:altshift_taps_component.taps
taps6x[0] <= altshift_taps:altshift_taps_component.taps
taps6x[1] <= altshift_taps:altshift_taps_component.taps
taps6x[2] <= altshift_taps:altshift_taps_component.taps
taps6x[3] <= altshift_taps:altshift_taps_component.taps
taps7x[0] <= altshift_taps:altshift_taps_component.taps
taps7x[1] <= altshift_taps:altshift_taps_component.taps
taps7x[2] <= altshift_taps:altshift_taps_component.taps
taps7x[3] <= altshift_taps:altshift_taps_component.taps


|mem_cof|shift_ram:uut_shift|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_8rr:auto_generated.shiftin[0]
shiftin[1] => shift_taps_8rr:auto_generated.shiftin[1]
shiftin[2] => shift_taps_8rr:auto_generated.shiftin[2]
shiftin[3] => shift_taps_8rr:auto_generated.shiftin[3]
clock => shift_taps_8rr:auto_generated.clock
clken => shift_taps_8rr:auto_generated.clken
shiftout[0] <= shift_taps_8rr:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_8rr:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_8rr:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_8rr:auto_generated.shiftout[3]
taps[0] <= shift_taps_8rr:auto_generated.taps[0]
taps[1] <= shift_taps_8rr:auto_generated.taps[1]
taps[2] <= shift_taps_8rr:auto_generated.taps[2]
taps[3] <= shift_taps_8rr:auto_generated.taps[3]
taps[4] <= shift_taps_8rr:auto_generated.taps[4]
taps[5] <= shift_taps_8rr:auto_generated.taps[5]
taps[6] <= shift_taps_8rr:auto_generated.taps[6]
taps[7] <= shift_taps_8rr:auto_generated.taps[7]
taps[8] <= shift_taps_8rr:auto_generated.taps[8]
taps[9] <= shift_taps_8rr:auto_generated.taps[9]
taps[10] <= shift_taps_8rr:auto_generated.taps[10]
taps[11] <= shift_taps_8rr:auto_generated.taps[11]
taps[12] <= shift_taps_8rr:auto_generated.taps[12]
taps[13] <= shift_taps_8rr:auto_generated.taps[13]
taps[14] <= shift_taps_8rr:auto_generated.taps[14]
taps[15] <= shift_taps_8rr:auto_generated.taps[15]
taps[16] <= shift_taps_8rr:auto_generated.taps[16]
taps[17] <= shift_taps_8rr:auto_generated.taps[17]
taps[18] <= shift_taps_8rr:auto_generated.taps[18]
taps[19] <= shift_taps_8rr:auto_generated.taps[19]
taps[20] <= shift_taps_8rr:auto_generated.taps[20]
taps[21] <= shift_taps_8rr:auto_generated.taps[21]
taps[22] <= shift_taps_8rr:auto_generated.taps[22]
taps[23] <= shift_taps_8rr:auto_generated.taps[23]
taps[24] <= shift_taps_8rr:auto_generated.taps[24]
taps[25] <= shift_taps_8rr:auto_generated.taps[25]
taps[26] <= shift_taps_8rr:auto_generated.taps[26]
taps[27] <= shift_taps_8rr:auto_generated.taps[27]
taps[28] <= shift_taps_8rr:auto_generated.taps[28]
taps[29] <= shift_taps_8rr:auto_generated.taps[29]
taps[30] <= shift_taps_8rr:auto_generated.taps[30]
taps[31] <= shift_taps_8rr:auto_generated.taps[31]
aclr => ~NO_FANOUT~


|mem_cof|shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated
clken => altsyncram_et91:altsyncram2.clocken0
clken => cntr_0df:cntr1.clk_en
clock => altsyncram_et91:altsyncram2.clock0
clock => cntr_0df:cntr1.clock
shiftin[0] => altsyncram_et91:altsyncram2.data_a[0]
shiftin[1] => altsyncram_et91:altsyncram2.data_a[1]
shiftin[2] => altsyncram_et91:altsyncram2.data_a[2]
shiftin[3] => altsyncram_et91:altsyncram2.data_a[3]
shiftout[0] <= altsyncram_et91:altsyncram2.q_b[28]
shiftout[1] <= altsyncram_et91:altsyncram2.q_b[29]
shiftout[2] <= altsyncram_et91:altsyncram2.q_b[30]
shiftout[3] <= altsyncram_et91:altsyncram2.q_b[31]
taps[0] <= altsyncram_et91:altsyncram2.q_b[0]
taps[1] <= altsyncram_et91:altsyncram2.q_b[1]
taps[2] <= altsyncram_et91:altsyncram2.q_b[2]
taps[3] <= altsyncram_et91:altsyncram2.q_b[3]
taps[4] <= altsyncram_et91:altsyncram2.q_b[4]
taps[5] <= altsyncram_et91:altsyncram2.q_b[5]
taps[6] <= altsyncram_et91:altsyncram2.q_b[6]
taps[7] <= altsyncram_et91:altsyncram2.q_b[7]
taps[8] <= altsyncram_et91:altsyncram2.q_b[8]
taps[9] <= altsyncram_et91:altsyncram2.q_b[9]
taps[10] <= altsyncram_et91:altsyncram2.q_b[10]
taps[11] <= altsyncram_et91:altsyncram2.q_b[11]
taps[12] <= altsyncram_et91:altsyncram2.q_b[12]
taps[13] <= altsyncram_et91:altsyncram2.q_b[13]
taps[14] <= altsyncram_et91:altsyncram2.q_b[14]
taps[15] <= altsyncram_et91:altsyncram2.q_b[15]
taps[16] <= altsyncram_et91:altsyncram2.q_b[16]
taps[17] <= altsyncram_et91:altsyncram2.q_b[17]
taps[18] <= altsyncram_et91:altsyncram2.q_b[18]
taps[19] <= altsyncram_et91:altsyncram2.q_b[19]
taps[20] <= altsyncram_et91:altsyncram2.q_b[20]
taps[21] <= altsyncram_et91:altsyncram2.q_b[21]
taps[22] <= altsyncram_et91:altsyncram2.q_b[22]
taps[23] <= altsyncram_et91:altsyncram2.q_b[23]
taps[24] <= altsyncram_et91:altsyncram2.q_b[24]
taps[25] <= altsyncram_et91:altsyncram2.q_b[25]
taps[26] <= altsyncram_et91:altsyncram2.q_b[26]
taps[27] <= altsyncram_et91:altsyncram2.q_b[27]
taps[28] <= altsyncram_et91:altsyncram2.q_b[28]
taps[29] <= altsyncram_et91:altsyncram2.q_b[29]
taps[30] <= altsyncram_et91:altsyncram2.q_b[30]
taps[31] <= altsyncram_et91:altsyncram2.q_b[31]


|mem_cof|shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|altsyncram_et91:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE


|mem_cof|shift_ram:uut_shift|altshift_taps:altshift_taps_component|shift_taps_8rr:auto_generated|cntr_0df:cntr1
clk_en => counter_cella0.ENA
clock => counter_cella0.CLK
q[0] <= counter_cella0.REGOUT


