// Seed: 2570946603
module module_0;
  reg id_1;
  initial begin
    if (id_1)
      if (1) begin
        $display(1);
      end else id_1 <= 1;
    else cover (id_1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
  module_0();
  tri id_6 = 1, id_7;
endmodule
module module_2 (
    output wire id_0
);
  wire id_3;
  module_0();
endmodule
