{"Source Block": ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@287:300@HdlStmProcess", "    ctrl_cmd_wr_addr <= 'h00;\n  else if (ctrl_cmd_wr_en == 1'b1)\n    ctrl_cmd_wr_addr <= ctrl_cmd_wr_addr + 1'b1;\nend\n\nalways @(posedge ctrl_clk) begin\n  if (ctrl_cmd_wr_en == 1'b1)\n    cmd_mem[ctrl_cmd_wr_addr] <= ctrl_cmd_wr_data;\nend\n\nalways @(posedge ctrl_clk) begin\n  if (ctrl_mem_reset == 1'b1)\n    ctrl_sdo_wr_addr <= 'h00;\n  else if (ctrl_sdo_wr_en == 1'b1)\n"], "Clone Blocks": [["hdl/library/axi_ad5766/axi_ad5766.v@258:272", "    end else if (sdo_data_ready == 1'b1) begin\n      spi_sdo_rd_addr <= spi_sdo_rd_addr + 1'b1;\n    end\n  end\n\n  always @(posedge ctrl_clk) begin\n    if (ctrl_cmd_wr_en == 1'b1) begin\n      cmd_mem[ctrl_cmd_wr_addr] <= ctrl_cmd_wr_data;\n    end\n  end\n\n  always @(posedge ctrl_clk) begin\n    if (ctrl_mem_reset == 1'b1) begin\n      ctrl_cmd_wr_addr <= 0;\n    end else if (ctrl_cmd_wr_en == 1'b1) begin\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@280:295", "  end else if (sdo_data_ready == 1'b1) begin\n    spi_sdo_rd_addr <= spi_sdo_rd_addr + 1'b1;\n  end\nend\n\nalways @(posedge ctrl_clk) begin\n  if (ctrl_mem_reset == 1'b1)\n    ctrl_cmd_wr_addr <= 'h00;\n  else if (ctrl_cmd_wr_en == 1'b1)\n    ctrl_cmd_wr_addr <= ctrl_cmd_wr_addr + 1'b1;\nend\n\nalways @(posedge ctrl_clk) begin\n  if (ctrl_cmd_wr_en == 1'b1)\n    cmd_mem[ctrl_cmd_wr_addr] <= ctrl_cmd_wr_data;\nend\n"], ["hdl/library/axi_ad5766/axi_ad5766.v@264:280", "    if (ctrl_cmd_wr_en == 1'b1) begin\n      cmd_mem[ctrl_cmd_wr_addr] <= ctrl_cmd_wr_data;\n    end\n  end\n\n  always @(posedge ctrl_clk) begin\n    if (ctrl_mem_reset == 1'b1) begin\n      ctrl_cmd_wr_addr <= 0;\n    end else if (ctrl_cmd_wr_en == 1'b1) begin\n      ctrl_cmd_wr_addr <= ctrl_cmd_wr_addr + 1;\n    end\n  end\n\n  // request data from the DMA at the desired rate\n\n  always @(posedge dma_clk) begin\n    if (dma_xfer_req == 1'b0) begin\n"], ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@292:307", "always @(posedge ctrl_clk) begin\n  if (ctrl_cmd_wr_en == 1'b1)\n    cmd_mem[ctrl_cmd_wr_addr] <= ctrl_cmd_wr_data;\nend\n\nalways @(posedge ctrl_clk) begin\n  if (ctrl_mem_reset == 1'b1)\n    ctrl_sdo_wr_addr <= 'h00;\n  else if (ctrl_sdo_wr_en == 1'b1)\n    ctrl_sdo_wr_addr <= ctrl_sdo_wr_addr + 1'b1;\nend\n\nalways @(posedge ctrl_clk) begin\n  if (ctrl_sdo_wr_en == 1'b1)\n    sdo_mem[ctrl_sdo_wr_addr] <= ctrl_sdo_wr_data;\nend\n"]], "Diff Content": {"Delete": [[292, "always @(posedge ctrl_clk) begin\n"], [293, "  if (ctrl_cmd_wr_en == 1'b1)\n"], [294, "    cmd_mem[ctrl_cmd_wr_addr] <= ctrl_cmd_wr_data;\n"], [295, "end\n"]], "Add": []}}