// Seed: 2215808387
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri  id_0,
    input tri1 id_1
);
  parameter id_3 = 1;
  supply1 id_4 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign id_4 = -1;
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4
);
  logic id_6;
  assign id_6 = -1 ? -1 : -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
