
Generated by Fabric Compiler ( version 2019.1-patch10 <build 44073> ) at Sun Nov 24 22:28:47 2019

Timing analysis mode : single corner

Clock Report:                                                                                       
****************************************************************************************************
Clock                         Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
sys_clk                       20.000                   {0 10}           Declared                 426
coms_pclk                     10.000                    {0 5}           Declared                  68
pll_50_400|clkout3_inferred_clock
                            1000.000                  {0 500}           Declared                 358
pll_50_400|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                 109
ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[0]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|ioclk_01_inferred_clock
                            1000.000                  {0 500}           Declared                  19
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[1]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|ioclk_02_inferred_clock
                            1000.000                  {0 500}           Declared                   2
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|dqs0_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|dqs_clkw290_0_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|dqs_90_0_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[5]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[6]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[7]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[9]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|dqs_clkw_0_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[10]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[11]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[12]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|dqs_ca_clk_r_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[17]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|dqs_clkw_ca_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[18]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[19]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[20]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[21]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[22]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[23]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[24]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[25]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[27]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|dqs_90_1_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z7|dqs1_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z7|dqs_clkw290_1_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[28]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[29]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[31]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|dqs_clkw_1_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[32]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[33]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[34]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[35]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[36]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[37]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|dqs_ca_clk_r_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[40]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|dqs_clkw_ca_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[41]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[42]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[43]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[44]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[45]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[46]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[47]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[48]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[49]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[51]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[52]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|dqs_ca_clk_r_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[55]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|dqs_clkw_ca_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[56]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[57]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[58]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[59]
                            1000.000                  {0 500}           Declared                   0
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
                            1000.000                  {0 500}           Declared                   8
video_pll|clkout0_inferred_clock
                            1000.000                  {0 500}           Declared                 199
video_pll|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                  49
pulse_zhuanghuan_1|pulse_zh_inferred_clock
                            1000.000                  {0 500}           Declared                  54
pulse_zhuanghuan_0|pulse_zh_inferred_clock
                            1000.000                  {0 500}           Declared                  40
Frequency_divider_dynamic_scanning|clk_d_i_inferred_clock
                            1000.000                  {0 500}           Declared                   4
keyboard_encoder|clk_50hz_i_inferred_clock
                            1000.000                  {0 500}           Declared                  11
====================================================================================================

Clock Groups:                                                                                       
****************************************************************************************************
Clock Group                      Group Type                                                   clocks
----------------------------------------------------------------------------------------------------
Inferred_clkgroup_5            asynchronous                        pll_50_400|clkout3_inferred_clock
Inferred_clkgroup_6            asynchronous                        pll_50_400|clkout1_inferred_clock
Inferred_clkgroup_7            asynchronous                  ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock
Inferred_clkgroup_8            asynchronous ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[0]
Inferred_clkgroup_9            asynchronous                   ipsl_phy_io_Z7|ioclk_01_inferred_clock
Inferred_clkgroup_10           asynchronous ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[1]
Inferred_clkgroup_11           asynchronous ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[2]
Inferred_clkgroup_12           asynchronous ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[3]
Inferred_clkgroup_13           asynchronous                   ipsl_phy_io_Z7|ioclk_02_inferred_clock
Inferred_clkgroup_14           asynchronous ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[4]
Inferred_clkgroup_15           asynchronous                 ipsl_phy_io_Z7|dqs0_clk_r_inferred_clock
Inferred_clkgroup_16           asynchronous          ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[2]
Inferred_clkgroup_17           asynchronous              ipsl_phy_io_Z7|dqs_clkw290_0_inferred_clock
Inferred_clkgroup_18           asynchronous          ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[3]
Inferred_clkgroup_19           asynchronous                   ipsl_phy_io_Z7|dqs_90_0_inferred_clock
Inferred_clkgroup_20           asynchronous          ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[4]
Inferred_clkgroup_21           asynchronous          ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[5]
Inferred_clkgroup_22           asynchronous          ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[6]
Inferred_clkgroup_23           asynchronous          ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[7]
Inferred_clkgroup_24           asynchronous          ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[9]
Inferred_clkgroup_25           asynchronous                 ipsl_phy_io_Z7|dqs_clkw_0_inferred_clock
Inferred_clkgroup_26           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[10]
Inferred_clkgroup_27           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[11]
Inferred_clkgroup_28           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[12]
Inferred_clkgroup_29           asynchronous            ipsl_phy_io_Z7|dqs_ca_clk_r_01_inferred_clock
Inferred_clkgroup_30           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[17]
Inferred_clkgroup_31           asynchronous             ipsl_phy_io_Z7|dqs_clkw_ca_01_inferred_clock
Inferred_clkgroup_32           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[18]
Inferred_clkgroup_33           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[19]
Inferred_clkgroup_34           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[20]
Inferred_clkgroup_35           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[21]
Inferred_clkgroup_36           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[22]
Inferred_clkgroup_37           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[23]
Inferred_clkgroup_38           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[24]
Inferred_clkgroup_39           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[25]
Inferred_clkgroup_40           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[27]
Inferred_clkgroup_41           asynchronous                   ipsl_phy_io_Z7|dqs_90_1_inferred_clock
Inferred_clkgroup_42           asynchronous                 ipsl_phy_io_Z7|dqs1_clk_r_inferred_clock
Inferred_clkgroup_43           asynchronous              ipsl_phy_io_Z7|dqs_clkw290_1_inferred_clock
Inferred_clkgroup_44           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[28]
Inferred_clkgroup_45           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[29]
Inferred_clkgroup_46           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[31]
Inferred_clkgroup_47           asynchronous                 ipsl_phy_io_Z7|dqs_clkw_1_inferred_clock
Inferred_clkgroup_48           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[32]
Inferred_clkgroup_49           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[33]
Inferred_clkgroup_50           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[34]
Inferred_clkgroup_51           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[35]
Inferred_clkgroup_52           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[36]
Inferred_clkgroup_53           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[37]
Inferred_clkgroup_54           asynchronous            ipsl_phy_io_Z7|dqs_ca_clk_r_03_inferred_clock
Inferred_clkgroup_55           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[40]
Inferred_clkgroup_56           asynchronous             ipsl_phy_io_Z7|dqs_clkw_ca_03_inferred_clock
Inferred_clkgroup_57           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[41]
Inferred_clkgroup_58           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[42]
Inferred_clkgroup_59           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[43]
Inferred_clkgroup_60           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[44]
Inferred_clkgroup_61           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[45]
Inferred_clkgroup_62           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[46]
Inferred_clkgroup_63           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[47]
Inferred_clkgroup_64           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[48]
Inferred_clkgroup_65           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[49]
Inferred_clkgroup_66           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[51]
Inferred_clkgroup_67           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[52]
Inferred_clkgroup_68           asynchronous            ipsl_phy_io_Z7|dqs_ca_clk_r_04_inferred_clock
Inferred_clkgroup_69           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[55]
Inferred_clkgroup_70           asynchronous             ipsl_phy_io_Z7|dqs_clkw_ca_04_inferred_clock
Inferred_clkgroup_71           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[56]
Inferred_clkgroup_72           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[57]
Inferred_clkgroup_73           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[58]
Inferred_clkgroup_74           asynchronous         ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[59]
Inferred_clkgroup_75           asynchronous  ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
Inferred_clkgroup_76           asynchronous                         video_pll|clkout0_inferred_clock
Inferred_clkgroup_77           asynchronous                         video_pll|clkout1_inferred_clock
Inferred_clkgroup_78           asynchronous               pulse_zhuanghuan_1|pulse_zh_inferred_clock
Inferred_clkgroup_79           asynchronous               pulse_zhuanghuan_0|pulse_zh_inferred_clock
Inferred_clkgroup_80           asynchronousFrequency_divider_dynamic_scanning|clk_d_i_inferred_clock
Inferred_clkgroup_81           asynchronous               keyboard_encoder|clk_50hz_i_inferred_clock
====================================================================================================

Performance Summary:                                                                                
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
Clocks                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
sys_clk                      50.000 MHz     139.567 MHz         20.000          7.165         12.835
coms_pclk                   100.000 MHz     236.742 MHz         10.000          4.224          5.776
pll_50_400|clkout3_inferred_clock
                              1.000 MHz     121.981 MHz       1000.000          8.198        991.802
pll_50_400|clkout1_inferred_clock
                              1.000 MHz     116.212 MHz       1000.000          8.605        991.395
ipsl_phy_io_Z7|ioclk_01_inferred_clock
                              1.000 MHz    1552.795 MHz       1000.000          0.644        999.356
video_pll|clkout0_inferred_clock
                              1.000 MHz     129.316 MHz       1000.000          7.733        992.267
video_pll|clkout1_inferred_clock
                              1.000 MHz     305.810 MHz       1000.000          3.270        996.730
pulse_zhuanghuan_1|pulse_zh_inferred_clock
                              1.000 MHz     282.486 MHz       1000.000          3.540        996.460
pulse_zhuanghuan_0|pulse_zh_inferred_clock
                              1.000 MHz     326.477 MHz       1000.000          3.063        996.937
keyboard_encoder|clk_50hz_i_inferred_clock
                              1.000 MHz     300.300 MHz       1000.000          3.330        996.670
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : M1/y[10]/opit_0_L5Q_perm/CLK
Endpoint    : M1/dirc_x/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMS_54_245/CLK                                          0.000       4.975 r      M1/y[10]/opit_0_L5Q_perm/CLK
CLMS_54_245/Q0                    tco                    0.284       5.259 r      M1/y[10]/opit_0_L5Q_perm/Q
                                  net (fanout=8)         0.821       6.080        M1/CO3_0/n2       
                                                         0.479       6.559 r      M1/un1_yee1_cry_0_cin/gateop_A2/Cout
                                                         0.000       6.559        M1/un1_yee1_cry_0_Z
CLMA_78_248/Y3                    td                     0.489       7.048 r      M1/un1_yee1_cry_1/gateop_A2/Y1
                                  net (fanout=3)         0.715       7.763        M1/un1_ya_5       
                                                         0.479       8.242 r      M1/en_y7_cry_11/gateop_A2/Cout
                                                         0.000       8.242        M1/en_y7_cry_13/n6
CLMS_66_253/COUT                  td                     0.074       8.316 r      M1/en_y7_cry_13/gateop_A2/Cout
                                  net (fanout=1)         0.000       8.316        M1/en_y7_cry_15/n6
                                                         0.074       8.390 r      M1/en_y7_cry_15/gateop_A2/Cout
                                                         0.000       8.390        M1/en_y7_cry_17/n6
CLMS_66_257/COUT                  td                     0.074       8.464 r      M1/en_y7_cry_17/gateop_A2/Cout
                                  net (fanout=1)         0.000       8.464        M1/en_y7_cry_19/n6
                                                         0.074       8.538 r      M1/en_y7_cry_19/gateop_A2/Cout
                                                         0.000       8.538        M1/en_y7_cry_21/n6
CLMS_66_261/COUT                  td                     0.074       8.612 r      M1/en_y7_cry_21/gateop_A2/Cout
                                  net (fanout=1)         0.000       8.612        M1/en_y7_cry_23/n6
CLMS_66_265/Y0                    td                     0.239       8.851 r      M1/en_y7_cry_23/gateop_perm/Y
                                  net (fanout=3)         0.614       9.465        n9                
CLMA_58_265/Y1                    td                     0.181       9.646 r      M1/en_x_2_sqmuxa_0_a2/gateop_perm/Z
                                  net (fanout=2)         0.862      10.508        M1/en_x_e/n1      
CLMA_42_253/Y3                    td                     0.233      10.741 r      M1/dirc_x_13_iv_i_0_0/gateop_perm/Z
                                  net (fanout=1)         0.300      11.041        M1/dirc_x_13_iv_i_0/n0
CLMA_42_252/Y0                    td                     0.248      11.289 r      M1/dirc_x_13_iv_i_0/gateop_perm/Z
                                  net (fanout=1)         0.650      11.939        M1/N_4_i/n1       
CLMA_50_244/B0                                                             r      M1/dirc_x/opit_0_L5Q_perm/L0

Data arrival time                                                   11.939        Logic Levels: 9   
                                                                                  Logic: 3.002ns(43.107%), Route: 3.962ns(56.893%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.975      24.975                          

CLMA_50_244/CLK                                                     24.975 r      M1/dirc_x/opit_0_L5Q_perm/CLK
Setup time                                              -0.201      24.774                          

Data required time                                                  24.774                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.774                          
Data arrival time                                                  -11.939                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         12.835                          
====================================================================================================

====================================================================================================

Startpoint  : M1/xa[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : M1/dirc_x/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMA_42_217/CLK                                          0.000       4.975 r      M1/xa[1]/opit_0_inv_L5Q_perm/CLK
CLMA_42_217/Q3                    tco                    0.281       5.256 r      M1/xa[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=3)         0.489       5.745        M1/xa [1]         
CLMA_46_216/Y0                    td                     0.351       6.096 r      M1/un10lto7_0/gateop_perm/Z
                                  net (fanout=1)         0.478       6.574        M1/un10lto7/n0    
CLMA_50_221/Y0                    td                     0.248       6.822 r      M1/un10lto7/gateop_perm/Z
                                  net (fanout=1)         0.332       7.154        M1/un10lt11       
CLMA_50_225/Y0                    td                     0.187       7.341 r      M1/un10lto11/gateop_perm/Z
                                  net (fanout=1)         0.693       8.034        M1/un10lt23       
CLMA_50_240/Y1                    td                     0.181       8.215 r      M1/un10lto23/gateop_perm/Z
                                  net (fanout=8)         0.658       8.873        M1/N_4_i/n4       
CLMA_42_249/Y0                    td                     0.248       9.121 r      M1/un1_en_x18_i_a2_1[0]/gateop_perm/Z
                                  net (fanout=3)         0.532       9.653        M1/N_95           
CLMA_50_253/Y0                    td                     0.478      10.131 r      M1/dirc_x_13_iv_i_a2_3_2/gateop_perm/Z
                                  net (fanout=1)         0.299      10.430        M1/dirc_x_13_iv_i_2_tz/n3
CLMA_50_252/Y2                    td                     0.250      10.680 r      M1/dirc_x_13_iv_i_2_tz/gateop_perm/Z
                                  net (fanout=1)         0.300      10.980        M1/dirc_x_13_iv_i_1/n3
CLMA_50_253/Y1                    td                     0.233      11.213 r      M1/dirc_x_13_iv_i_1/gateop_perm/Z
                                  net (fanout=1)         0.502      11.715        M1/N_4_i/n2       
CLMA_50_244/B4                                                             r      M1/dirc_x/opit_0_L5Q_perm/L4

Data arrival time                                                   11.715        Logic Levels: 9   
                                                                                  Logic: 2.457ns(36.454%), Route: 4.283ns(63.546%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.975      24.975                          

CLMA_50_244/CLK                                                     24.975 r      M1/dirc_x/opit_0_L5Q_perm/CLK
Setup time                                              -0.141      24.834                          

Data required time                                                  24.834                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.834                          
Data arrival time                                                  -11.715                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         13.119                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index_Z[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMA_70_189/CLK                                          0.000       4.975 r      i2c_config_m0/lut_index_Z[3]/opit_0_inv_L5Q_perm/CLK
CLMA_70_189/Q3                    tco                    0.281       5.256 r      i2c_config_m0/lut_index_Z[3]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=218)       1.825       7.081        lut_index[3]      
CLMS_126_189/L7OUT                td                     0.672       7.753 r      lut_ov5640_rgb565_1024_768_m0/lut_data_11_9/LUT7_inst_perm/L7OUT
                                  net (fanout=1)         0.000       7.753        lut_ov5640_rgb565_1024_768_m0/lut_data_11_9/ntL7OUT
CLMA_126_188/Y3                   td                     0.411       8.164 r      lut_ov5640_rgb565_1024_768_m0/lut_data_11_9/LUT8_inst_perm/Z
                                  net (fanout=1)         1.122       9.286        lut_ov5640_rgb565_1024_768_m0/lut_data_11_9_Z
CLMS_86_189/Y1                    td                     0.233       9.519 r      lut_ov5640_rgb565_1024_768_m0/lut_data_1ien18_2tri9_0_iv_i/gateop_perm/Z
                                  net (fanout=1)         0.497      10.016        i2c_config_m0/nt_lut_data_1_9ro
CLMA_90_180/Y0                    td                     0.187      10.203 r      i2c_config_m0/i2c_master_top_m0/txr_7_1_i_m2[1]/gateop_perm/Z
                                  net (fanout=1)         0.333      10.536        i2c_config_m0/i2c_master_top_m0/N_101
CLMA_94_180/Y0                    td                     0.248      10.784 r      i2c_config_m0/i2c_master_top_m0/txr_7_2_i_m2[1]/gateop_perm/Z
                                  net (fanout=1)         0.726      11.510        i2c_config_m0/i2c_master_top_m0/N_1315
CLMA_94_188/B0                                                             r      i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_L5Q_perm/L0

Data arrival time                                                   11.510        Logic Levels: 6   
                                                                                  Logic: 2.032ns(31.094%), Route: 4.503ns(68.906%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                             20.000      20.000 r                        
Clock network delay (propagated)                         4.975      24.975                          

CLMA_94_188/CLK                                                     24.975 r      i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.201      24.774                          

Data required time                                                  24.774                          
----------------------------------------------------------------------------------------------------
Data required time                                                  24.774                          
Data arrival time                                                  -11.510                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                         13.264                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8]/opit_0/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMS_114_213/CLK                                         0.000       4.975 r      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8]/opit_0/CLK
CLMS_114_213/Y0                   tco                    0.286       5.261 f      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[8]/opit_0/Q
                                  net (fanout=2)         0.188       5.449        i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state [8]
CLMS_114_213/CD                                                            f      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9]/opit_0/D

Data arrival time                                                    5.449        Logic Levels: 1   
                                                                                  Logic: 0.286ns(60.338%), Route: 0.188ns(39.662%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMS_114_213/CLK                                                     4.975 r      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[9]/opit_0/CLK
Hold time                                                0.461       5.436                          

Data required time                                                   5.436                          
----------------------------------------------------------------------------------------------------
Data required time                                                   5.436                          
Data arrival time                                                   -5.449                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.013                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3]/opit_0/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[4]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMS_114_209/CLK                                         0.000       4.975 r      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3]/opit_0/CLK
CLMS_114_209/Q0                   tco                    0.285       5.260 f      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3]/opit_0/Q
                                  net (fanout=2)         0.269       5.529        i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state [3]
CLMS_114_213/M0                                                            f      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[4]/opit_0/D

Data arrival time                                                    5.529        Logic Levels: 1   
                                                                                  Logic: 0.285ns(51.444%), Route: 0.269ns(48.556%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMS_114_213/CLK                                                     4.975 r      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[4]/opit_0/CLK
Hold time                                                0.461       5.436                          

Data required time                                                   5.436                          
----------------------------------------------------------------------------------------------------
Data required time                                                   5.436                          
Data arrival time                                                   -5.529                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.093                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2]/opit_0/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMS_114_213/CLK                                         0.000       4.975 r      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2]/opit_0/CLK
CLMS_114_213/Q2                   tco                    0.285       5.260 f      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[2]/opit_0/Q
                                  net (fanout=3)         0.315       5.575        i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state [2]
CLMS_114_209/M0                                                            f      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3]/opit_0/D

Data arrival time                                                    5.575        Logic Levels: 1   
                                                                                  Logic: 0.285ns(47.500%), Route: 0.315ns(52.500%)
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMS_114_209/CLK                                                     4.975 r      i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3]/opit_0/CLK
Hold time                                                0.461       5.436                          

Data required time                                                   5.436                          
----------------------------------------------------------------------------------------------------
Data required time                                                   5.436                          
Data arrival time                                                   -5.575                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.139                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         5.967       5.967                          

CLMA_58_56/CLK                                           0.000       5.967 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/CLK
CLMA_58_56/Q0                     tco                    0.284       6.251 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/Q0
                                  net (fanout=3)         0.724       6.975        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/dsp_join_kb_50 [3]
                                                         0.585       7.560 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/Cout
                                                         0.000       7.560        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbnext_cry_4_Z
CLMA_58_56/Y3                     td                     0.489       8.049 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_A2Q21/Y1
                                  net (fanout=3)         0.657       8.706        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbnext [6]
CLMA_54_48/Y0                     td                     0.187       8.893 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull_2_1_0/gateop_perm/Z
                                  net (fanout=1)         0.300       9.193        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull_2_1_0
CLMS_54_49/Y1                     td                     0.233       9.426 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull_2_1/gateop_perm/Z
                                  net (fanout=1)         0.546       9.972        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull_2_1
CLMS_54_65/A0                                                              r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L0

Data arrival time                                                    9.972        Logic Levels: 4   
                                                                                  Logic: 1.778ns(44.395%), Route: 2.227ns(55.605%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         5.967      15.967                          

CLMS_54_65/CLK                                                      15.967 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Setup time                                              -0.219      15.748                          

Data required time                                                  15.748                          
----------------------------------------------------------------------------------------------------
Data required time                                                  15.748                          
Data arrival time                                                   -9.972                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          5.776                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         5.967       5.967                          

CLMA_54_52/CLK                                           0.000       5.967 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_L5Q_perm/CLK
CLMA_54_52/Q0                     tco                    0.284       6.251 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_L5Q_perm/Q
                                  net (fanout=4)         0.479       6.730        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/dsp_join_kb_50 [0]
                                                         0.479       7.209 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbnext_cry_0_cin/gateop_A2/Cout
                                                         0.000       7.209        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbnext_cry_0_Z
CLMA_58_52/Y3                     td                     0.489       7.698 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_A2Q21/Y1
                                  net (fanout=2)         0.842       8.540        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbnext [2]
CLMS_54_53/Y2                     td                     0.250       8.790 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.un8_asyn_wfull_2_0_a3/gateop_perm/Z
                                  net (fanout=1)         0.549       9.339        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/un8_asyn_wfull_2
CLMA_54_64/Y1                     td                     0.181       9.520 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull_2_0_1/gateop_perm/Z
                                  net (fanout=1)         0.300       9.820        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull_2_0_1
CLMS_54_65/A1                                                              r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

Data arrival time                                                    9.820        Logic Levels: 4   
                                                                                  Logic: 1.683ns(43.680%), Route: 2.170ns(56.320%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         5.967      15.967                          

CLMS_54_65/CLK                                                      15.967 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Setup time                                              -0.320      15.647                          

Data required time                                                  15.647                          
----------------------------------------------------------------------------------------------------
Data required time                                                  15.647                          
Data arrival time                                                   -9.820                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          5.827                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         5.967       5.967                          

CLMA_58_56/CLK                                           0.000       5.967 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/CLK
CLMA_58_56/Q0                     tco                    0.284       6.251 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/Q0
                                  net (fanout=3)         0.724       6.975        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/dsp_join_kb_50 [3]
                                                         0.585       7.560 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21/Cout
                                                         0.000       7.560        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbnext_cry_4_Z
CLMA_58_56/COUT                   td                     0.074       7.634 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_A2Q21/Cout
                                  net (fanout=1)         0.000       7.634        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbnext_cry_6_Z
                                                         0.074       7.708 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_A2Q21/Cout
                                                         0.000       7.708        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbnext_cry_8_Z
CLMA_58_64/Y3                     td                     0.489       8.197 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_A2Q21/Y1
                                  net (fanout=2)         0.482       8.679        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbnext [10]
CLMA_54_64/Y2                     td                     0.250       8.929 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull_2_2_0/gateop_perm/Z
                                  net (fanout=1)         0.300       9.229        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull_2_2_0
CLMS_54_65/A4                                                              r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

Data arrival time                                                    9.229        Logic Levels: 4   
                                                                                  Logic: 1.756ns(53.832%), Route: 1.506ns(46.168%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                           10.000      10.000 r                        
Clock network delay (propagated)                         5.967      15.967                          

CLMS_54_65/CLK                                                      15.967 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Setup time                                              -0.149      15.818                          

Data required time                                                  15.818                          
----------------------------------------------------------------------------------------------------
Data required time                                                  15.818                          
Data arrival time                                                   -9.229                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          6.589                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_addr_index_Z[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/read_addr_index_Z[0]/opit_0_inv/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         5.967       5.967                          

CLMA_66_96/CLK                                           0.000       5.967 r      cmos_write_req_gen_m0/write_addr_index_Z[0]/opit_0_inv_L5Q_perm/CLK
CLMA_66_96/Q0                     tco                    0.285       6.252 f      cmos_write_req_gen_m0/write_addr_index_Z[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=4)         0.328       6.580        SUM[1]/n1         
CLMS_66_89/M2                                                              f      cmos_write_req_gen_m0/read_addr_index_Z[0]/opit_0_inv/D

Data arrival time                                                    6.580        Logic Levels: 1   
                                                                                  Logic: 0.285ns(46.493%), Route: 0.328ns(53.507%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         5.967       5.967                          

CLMS_66_89/CLK                                                       5.967 r      cmos_write_req_gen_m0/read_addr_index_Z[0]/opit_0_inv/CLK
Hold time                                                0.461       6.428                          

Data required time                                                   6.428                          
----------------------------------------------------------------------------------------------------
Data required time                                                   6.428                          
Data arrival time                                                   -6.580                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.152                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[5]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         5.967       5.967                          

CLMS_54_57/CLK                                           0.000       5.967 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
CLMS_54_57/Q1                     tco                    0.285       6.252 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/Q
                                  net (fanout=1)         0.472       6.724        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [5]
CLMS_54_57/M0                                                              f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[5]/opit_0/D

Data arrival time                                                    6.724        Logic Levels: 1   
                                                                                  Logic: 0.285ns(37.649%), Route: 0.472ns(62.351%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         5.967       5.967                          

CLMS_54_57/CLK                                                       5.967 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[5]/opit_0/CLK
Hold time                                                0.461       6.428                          

Data required time                                                   6.428                          
----------------------------------------------------------------------------------------------------
Data required time                                                   6.428                          
Data arrival time                                                   -6.724                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.296                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         5.967       5.967                          

CLMA_58_44/CLK                                           0.000       5.967 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
CLMA_58_44/Q0                     tco                    0.285       6.252 f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/Q
                                  net (fanout=1)         0.472       6.724        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2]
CLMS_54_49/M3                                                              f      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/D

Data arrival time                                                    6.724        Logic Levels: 1   
                                                                                  Logic: 0.285ns(37.649%), Route: 0.472ns(62.351%)
----------------------------------------------------------------------------------------------------

Clock coms_pclk (rising edge)                            0.000       0.000 r                        
Clock network delay (propagated)                         5.967       5.967                          

CLMS_54_49/CLK                                                       5.967 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[2]/opit_0/CLK
Hold time                                                0.461       6.428                          

Data required time                                                   6.428                          
----------------------------------------------------------------------------------------------------
Data required time                                                   6.428                          
Data arrival time                                                   -6.724                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/L0
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                    1.113       3.702 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/WREADY_1
                                  net (fanout=3)         2.389       6.091        s00_axi_wready    
CLMA_66_72/Y2                     td                     0.485       6.576 r      u_aq_axi_master/rd_fifo_cntlde_0_o2/gateop_perm/Z
                                  net (fanout=37)        0.783       7.359        wr_burst_data_req 
                                                         0.474       7.833 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0_cy_cin/gateop_A2/Cout
                                                         0.000       7.833        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0/n6
CLMA_58_53/COUT                   td                     0.074       7.907 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/Cout
                                  net (fanout=1)         0.000       7.907        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_1_Z
                                                         0.074       7.981 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/Cout
                                                         0.000       7.981        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_3_Z
CLMA_58_57/COUT                   td                     0.074       8.055 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/Cout
                                  net (fanout=1)         0.000       8.055        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_5_Z
                                                         0.074       8.129 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_A2Q21/Cout
                                                         0.000       8.129        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_s_8/n6
CLMA_58_65/Y2                     td                     0.226       8.355 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_AQ/Y
                                  net (fanout=3)         0.738       9.093        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext [8]
CLMA_66_68/Y3                     td                     0.233       9.326 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty_2_8_i_1_x2/gateop_perm/Z
                                  net (fanout=1)         0.299       9.625        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/dsp_join_kb_52 [8]
CLMA_66_68/Y2                     td                     0.250       9.875 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty_2_NE_0_1/gateop_perm/Z
                                  net (fanout=1)         0.693      10.568        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty_2_NE_0_1
CLMA_66_48/A0                                                              r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/L0

Data arrival time                                                   10.568        Logic Levels: 7   
                                                                                  Logic: 3.077ns(38.564%), Route: 4.902ns(61.436%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_66_48/CLK                                                    1002.589 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/CLK
Setup time                                              -0.219    1002.370                          

Data required time                                                1002.370                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.370                          
Data arrival time                                                  -10.568                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        991.802                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/L4
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                    1.113       3.702 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/WREADY_1
                                  net (fanout=3)         2.389       6.091        s00_axi_wready    
CLMA_66_72/Y2                     td                     0.485       6.576 r      u_aq_axi_master/rd_fifo_cntlde_0_o2/gateop_perm/Z
                                  net (fanout=37)        0.783       7.359        wr_burst_data_req 
                                                         0.474       7.833 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0_cy_cin/gateop_A2/Cout
                                                         0.000       7.833        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_0/n6
CLMA_58_53/COUT                   td                     0.074       7.907 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/Cout
                                  net (fanout=1)         0.000       7.907        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_1_Z
                                                         0.074       7.981 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21/Cout
                                                         0.000       7.981        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbnext_cry_3_Z
CLMA_58_57/Y2                     td                     0.226       8.207 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/Y0
                                  net (fanout=4)         0.713       8.920        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N_285
CLMS_66_49/Y0                     td                     0.248       9.168 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty_2_4_0_a3_0_x2/gateop_perm/Z
                                  net (fanout=1)         0.485       9.653        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N_62_i
CLMA_66_44/Y3                     td                     0.233       9.886 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty_2_NE_1/gateop_perm/Z
                                  net (fanout=1)         0.539      10.425        frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_rempty_2_NE_1
CLMA_66_48/A4                                                              r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/L4

Data arrival time                                                   10.425        Logic Levels: 6   
                                                                                  Logic: 2.927ns(37.353%), Route: 4.909ns(62.647%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_66_48/CLK                                                    1002.589 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_L5Q_perm/CLK
Setup time                                              -0.149    1002.440                          

Data required time                                                1002.440                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.440                          
Data arrival time                                                  -10.425                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.015                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ARVALID_1
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_90_84/CLK                                           0.000       2.589 r      u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
CLMA_90_84/Q1                     tco                    0.284       2.873 r      u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         2.203       5.076        s00_axi_arvalid   
HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                            r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ARVALID_1

Data arrival time                                                    5.076        Logic Levels: 1   
                                                                                  Logic: 0.284ns(11.419%), Route: 2.203ns(88.581%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                                      1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Setup time                                              -5.253     997.336                          

Data required time                                                 997.336                          
----------------------------------------------------------------------------------------------------
Data required time                                                 997.336                          
Data arrival time                                                   -5.076                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/wr_state[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_aq_axi_master/wr_state[2]/opit_0_inv/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_66_76/CLK                                           0.000       2.589 r      u_aq_axi_master/wr_state[1]/opit_0_inv_L5Q_perm/CLK
CLMA_66_76/Q2                     tco                    0.285       2.874 f      u_aq_axi_master/wr_state[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=3)         0.312       3.186        u_aq_axi_master/N_686_i/n2
CLMS_66_81/M3                                                              f      u_aq_axi_master/wr_state[2]/opit_0_inv/D

Data arrival time                                                    3.186        Logic Levels: 1   
                                                                                  Logic: 0.285ns(47.739%), Route: 0.312ns(52.261%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_66_81/CLK                                                       2.589 r      u_aq_axi_master/wr_state[2]/opit_0_inv/CLK
Hold time                                                0.461       3.050                          

Data required time                                                   3.050                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.050                          
Data arrival time                                                   -3.186                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.136                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[6]/opit_0/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_58_125/CLK                                          0.000       2.589 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
CLMA_58_125/Q2                    tco                    0.285       2.874 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/Q
                                  net (fanout=1)         0.365       3.239        frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [6]
CLMS_66_125/M0                                                             f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[6]/opit_0/D

Data arrival time                                                    3.239        Logic Levels: 1   
                                                                                  Logic: 0.285ns(43.846%), Route: 0.365ns(56.154%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_66_125/CLK                                                      2.589 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[6]/opit_0/CLK
Hold time                                                0.461       3.050                          

Data required time                                                   3.050                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.050                          
Data arrival time                                                   -3.239                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.189                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/D
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_58_112/CLK                                          0.000       2.589 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
CLMA_58_112/Q1                    tco                    0.285       2.874 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/Q
                                  net (fanout=1)         0.366       3.240        frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1 [4]
CLMS_66_113/M0                                                             f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/D

Data arrival time                                                    3.240        Logic Levels: 1   
                                                                                  Logic: 0.285ns(43.779%), Route: 0.366ns(56.221%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_66_113/CLK                                                      2.589 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr2[4]/opit_0/CLK
Hold time                                                0.461       3.050                          

Data required time                                                   3.050                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.050                          
Data arrival time                                                   -3.240                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_46_108/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMA_46_108/Q1                    tco                    0.284       2.873 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        0.502       3.375        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMS_38_109/Y0                    td                     0.482       3.857 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.300       4.157        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_38_109/Y1                    td                     0.233       4.390 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        1.396       5.786        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_26_80/Y0                     td                     0.248       6.034 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_pwrite/gateop_perm/Z
                                  net (fanout=1)         1.460       7.494        u_ipsl_hmemc_top/ddrc_pwrite
HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE

Data arrival time                                                    7.494        Logic Levels: 4   
                                                                                  Logic: 1.247ns(25.423%), Route: 3.658ns(74.577%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -3.700     998.889                          

Data required time                                                 998.889                          
----------------------------------------------------------------------------------------------------
Data required time                                                 998.889                          
Data arrival time                                                   -7.494                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        991.395                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[3]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_46_112/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
CLMA_46_112/Q0                    tco                    0.284       2.873 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=110)       2.024       4.897        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [0]
CLMA_26_36/Y6AB                   td                     0.507       5.404 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_25_33/LUT6_inst_perm/Z
                                  net (fanout=1)         0.654       6.058        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_25_33_Z
CLMA_26_36/Y3                     td                     0.181       6.239 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_233mux_iv[0]/gateop_perm/Z
                                  net (fanout=1)         0.898       7.137        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/data_2 [36]
CLMA_26_68/Y1                     td                     0.181       7.318 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[3]/gateop_perm/Z
                                  net (fanout=1)         1.101       8.419        u_ipsl_hmemc_top/ddrc_paddr [3]
HMEMC_16_1/SRB_IOL4_TX_DATA[4]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[3]

Data arrival time                                                    8.419        Logic Levels: 4   
                                                                                  Logic: 1.153ns(19.777%), Route: 4.677ns(80.223%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -1.996    1000.593                          

Data required time                                                1000.593                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.593                          
Data arrival time                                                   -8.419                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[5]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_46_112/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
CLMA_46_112/Q0                    tco                    0.284       2.873 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=110)       1.578       4.451        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [0]
CLMA_42_53/Y6AB                   td                     0.355       4.806 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_23_35/LUT6_inst_perm/Z
                                  net (fanout=1)         0.891       5.697        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_23_35_Z
CLMA_42_53/Y2                     td                     0.250       5.947 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_235mux_iv[0]/gateop_perm/Z
                                  net (fanout=1)         0.691       6.638        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/data_2 [38]
CLMS_38_65/Y1                     td                     0.233       6.871 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[5]/gateop_perm/Z
                                  net (fanout=1)         1.373       8.244        u_ipsl_hmemc_top/ddrc_paddr [5]
HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[5]

Data arrival time                                                    8.244        Logic Levels: 4   
                                                                                  Logic: 1.122ns(19.841%), Route: 4.533ns(80.159%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -2.153    1000.436                          

Data required time                                                1000.436                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.436                          
Data arrival time                                                   -8.244                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_30_125/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
CLMA_30_125/Q2                    tco                    0.285       2.874 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/Q
                                  net (fanout=1)         0.330       3.204        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
CLMS_26_125/M0                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/D

Data arrival time                                                    3.204        Logic Levels: 1   
                                                                                  Logic: 0.285ns(46.341%), Route: 0.330ns(53.659%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_26_125/CLK                                                      2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK
Hold time                                                0.461       3.050                          

Data required time                                                   3.050                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.050                          
Data arrival time                                                   -3.204                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.154                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_30_177/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/CLK
CLMA_30_177/Q2                    tco                    0.285       2.874 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv/Q
                                  net (fanout=1)         0.366       3.240        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [3]
CLMS_38_177/M3                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/D

Data arrival time                                                    3.240        Logic Levels: 1   
                                                                                  Logic: 0.285ns(43.779%), Route: 0.366ns(56.221%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_38_177/CLK                                                      2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv/CLK
Hold time                                                0.461       3.050                          

Data required time                                                   3.050                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.050                          
Data arrival time                                                   -3.240                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[7]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[7]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_38_177/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[7]/opit_0_inv/CLK
CLMS_38_177/Q1                    tco                    0.285       2.874 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[7]/opit_0_inv/Q
                                  net (fanout=1)         0.472       3.346        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [7]
CLMS_38_177/M1                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[7]/opit_0_inv/D

Data arrival time                                                    3.346        Logic Levels: 1   
                                                                                  Logic: 0.285ns(37.649%), Route: 0.472ns(62.351%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_38_177/CLK                                                      2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[7]/opit_0_inv/CLK
Hold time                                                0.461       3.050                          

Data required time                                                   3.050                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.050                          
Data arrival time                                                   -3.346                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : ipsl_phy_io_Z7|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z7|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.074       0.074                          

DQSL_6_24/CLK_IO                                         0.000       0.074 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.533       0.607 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       0.607        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    0.607        Logic Levels: 1   
                                                                                  Logic: 0.533ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z7|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.101    1000.101                          

IOL_7_10/CLK_IO                                                   1000.101 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.138     999.963                          

Data required time                                                 999.963                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.963                          
Data arrival time                                                   -0.607                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : ipsl_phy_io_Z7|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z7|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.074       0.074                          

DQSL_6_24/CLK_IO                                         0.000       0.074 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.533       0.607 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       0.607        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    0.607        Logic Levels: 1   
                                                                                  Logic: 0.533ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z7|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.101    1000.101                          

IOL_7_10/CLK_IO                                                   1000.101 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.138     999.963                          

Data required time                                                 999.963                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.963                          
Data arrival time                                                   -0.607                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : ipsl_phy_io_Z7|ioclk_01_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z7|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.074       0.074                          

DQSL_6_24/CLK_IO                                         0.000       0.074 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.533       0.607 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       0.607        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    0.607        Logic Levels: 1   
                                                                                  Logic: 0.533ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z7|ioclk_01_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.101    1000.101                          

IOL_7_10/CLK_IO                                                   1000.101 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.138     999.963                          

Data required time                                                 999.963                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.963                          
Data arrival time                                                   -0.607                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        999.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : ipsl_phy_io_Z7|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z7|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.074       0.074                          

DQSL_6_24/CLK_IO                                         0.000       0.074 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.533       0.607 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       0.607        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    0.607        Logic Levels: 1   
                                                                                  Logic: 0.533ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z7|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.101       0.101                          

IOL_7_10/CLK_IO                                                      0.101 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.098       0.003                          

Data required time                                                   0.003                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.003                          
Data arrival time                                                   -0.607                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : ipsl_phy_io_Z7|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z7|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.074       0.074                          

DQSL_6_24/CLK_IO                                         0.000       0.074 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.533       0.607 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       0.607        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    0.607        Logic Levels: 1   
                                                                                  Logic: 0.533ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z7|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.101       0.101                          

IOL_7_10/CLK_IO                                                      0.101 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.098       0.003                          

Data required time                                                   0.003                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.003                          
Data arrival time                                                   -0.607                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : ipsl_phy_io_Z7|ioclk_01_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z7|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.074       0.074                          

DQSL_6_24/CLK_IO                                         0.000       0.074 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.533       0.607 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       0.607        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    0.607        Logic Levels: 1   
                                                                                  Logic: 0.533ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock ipsl_phy_io_Z7|ioclk_01_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.101       0.101                          

IOL_7_10/CLK_IO                                                      0.101 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.098       0.003                          

Data required time                                                   0.003                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.003                          
Data arrival time                                                   -0.607                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.604                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_98_252/CLK                                          0.000       3.069 r      dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
CLMA_98_252/Q1                    tco                    0.284       3.353 r      dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/Q
                                  net (fanout=6)         0.834       4.187        dvi_encoder_m0/encg/n0q_m[0]/n2
CLMA_102_264/Y3                   td                     0.233       4.420 r      dvi_encoder_m0/encg/un4_decision2_1/gateop_perm/Z
                                  net (fanout=1)         0.481       4.901        dvi_encoder_m0/encg/un4_decision2_1_Z
CLMA_98_265/Y0                    td                     0.187       5.088 r      dvi_encoder_m0/encg/un4_decision2_NE/gateop_perm/Z
                                  net (fanout=1)         0.517       5.605        dvi_encoder_m0/encg/decision2/n4
CLMA_98_277/Y1                    td                     0.233       5.838 r      dvi_encoder_m0/encg/decision2/gateop_perm/Z
                                  net (fanout=5)         0.663       6.501        dvi_encoder_m0/encg/decision2_Z
CLMA_106_272/Y2                   td                     0.250       6.751 r      dvi_encoder_m0/encg/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=9)         0.673       7.424        dvi_encoder_m0/encg/n1q_m_m[0]/n1
CLMS_94_269/Y2                    td                     0.250       7.674 r      dvi_encoder_m0/encg/un1_n1q_m_iv_0[1]/gateop_perm/Z
                                  net (fanout=1)         0.482       8.156        dvi_encoder_m0/encg/un1_n1q_m_iv_0 [1]
CLMA_98_268/Y1                    td                     0.358       8.514 r      dvi_encoder_m0/encg/un10_4_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         0.477       8.991        dvi_encoder_m0/encg/un10_4_cry_1/n2
CLMS_94_273/Y3                    td                     0.731       9.722 r      dvi_encoder_m0/encg/un10_4_cry_1/gateop_A2/Y1
                                  net (fanout=2)         0.479      10.201        dvi_encoder_m0/encg/un10_4_Z [2]
CLMA_98_276/COUT                  td                     0.397      10.598 r      dvi_encoder_m0/encg/cnt[2]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000      10.598        dvi_encoder_m0/encg/un10_cry_3/n6
CLMA_98_280/CIN                                                            r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/Cin

Data arrival time                                                   10.598        Logic Levels: 9   
                                                                                  Logic: 2.923ns(38.823%), Route: 4.606ns(61.177%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         3.069    1003.069                          

CLMA_98_280/CLK                                                   1003.069 r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.204    1002.865                          

Data required time                                                1002.865                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.865                          
Data arrival time                                                  -10.598                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.267                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/n1q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_126_268/CLK                                         0.000       3.069 r      dvi_encoder_m0/encb/n1q_m[3]/opit_0_L5Q_perm/CLK
CLMA_126_268/Q2                   tco                    0.284       3.353 r      dvi_encoder_m0/encb/n1q_m[3]/opit_0_L5Q_perm/Q
                                  net (fanout=5)         0.667       4.020        dvi_encoder_m0/encb/n1q_m [3]
CLMA_130_276/Y3                   td                     0.233       4.253 r      dvi_encoder_m0/encb/un4_decision2_3/gateop_perm/Z
                                  net (fanout=1)         0.476       4.729        dvi_encoder_m0/encb/un4_decision2_3_Z
CLMA_130_272/Y0                   td                     0.248       4.977 r      dvi_encoder_m0/encb/un4_decision2_NE/gateop_perm/Z
                                  net (fanout=1)         0.503       5.480        dvi_encoder_m0/encb/decision2/n4
CLMA_130_277/Y0                   td                     0.248       5.728 r      dvi_encoder_m0/encb/decision2/gateop_perm/Z
                                  net (fanout=5)         0.327       6.055        dvi_encoder_m0/encb/decision2_Z
CLMS_134_277/Y0                   td                     0.351       6.406 r      dvi_encoder_m0/encb/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=10)        0.666       7.072        dvi_encoder_m0/encb/un8_f1[0]/n1
CLMS_142_273/Y1                   td                     0.233       7.305 r      dvi_encoder_m0/encb/un10_4_axb_0_1/gateop_perm/Z
                                  net (fanout=1)         0.684       7.989        dvi_encoder_m0/encb/un10_4_axb_0/n3
CLMS_142_273/Y2                   td                     0.189       8.178 r      dvi_encoder_m0/encb/un10_4_axb_0/gateop_perm/Z
                                  net (fanout=3)         0.484       8.662        dvi_encoder_m0/encb/un10_4_axb_0_Z
                                                         0.474       9.136 r      dvi_encoder_m0/encb/un10_4_cry_0_0_cin/gateop_A2/Cout
                                                         0.000       9.136        dvi_encoder_m0/encb/un10_4_cry_1/n6
CLMA_146_272/Y3                   td                     0.489       9.625 r      dvi_encoder_m0/encb/un10_4_cry_1/gateop_A2/Y1
                                  net (fanout=2)         0.510      10.135        dvi_encoder_m0/encb/un10_4 [2]
CLMA_138_276/COUT                 td                     0.397      10.532 r      dvi_encoder_m0/encb/cnt[2]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000      10.532        dvi_encoder_m0/encb/un10_cry_2_Z
CLMA_138_280/CIN                                                           r      dvi_encoder_m0/encb/cnt[4]/opit_0_inv_A2Q21/Cin

Data arrival time                                                   10.532        Logic Levels: 9   
                                                                                  Logic: 3.146ns(42.155%), Route: 4.317ns(57.845%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         3.069    1003.069                          

CLMA_138_280/CLK                                                  1003.069 r      dvi_encoder_m0/encb/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.204    1002.865                          

Data required time                                                1002.865                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.865                          
Data arrival time                                                  -10.532                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.333                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/I11
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_98_252/CLK                                          0.000       3.069 r      dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/CLK
CLMA_98_252/Q1                    tco                    0.284       3.353 r      dvi_encoder_m0/encg/n0q_m[0]/opit_0_L5Q_perm/Q
                                  net (fanout=6)         0.834       4.187        dvi_encoder_m0/encg/n0q_m[0]/n2
CLMA_102_264/Y3                   td                     0.233       4.420 r      dvi_encoder_m0/encg/un4_decision2_1/gateop_perm/Z
                                  net (fanout=1)         0.481       4.901        dvi_encoder_m0/encg/un4_decision2_1_Z
CLMA_98_265/Y0                    td                     0.187       5.088 r      dvi_encoder_m0/encg/un4_decision2_NE/gateop_perm/Z
                                  net (fanout=1)         0.517       5.605        dvi_encoder_m0/encg/decision2/n4
CLMA_98_277/Y1                    td                     0.233       5.838 r      dvi_encoder_m0/encg/decision2/gateop_perm/Z
                                  net (fanout=5)         0.663       6.501        dvi_encoder_m0/encg/decision2_Z
CLMA_106_272/Y2                   td                     0.250       6.751 r      dvi_encoder_m0/encg/cnt_3_sqmuxa/gateop_perm/Z
                                  net (fanout=9)         0.673       7.424        dvi_encoder_m0/encg/n1q_m_m[0]/n1
CLMS_94_269/Y2                    td                     0.250       7.674 r      dvi_encoder_m0/encg/un1_n1q_m_iv_0[1]/gateop_perm/Z
                                  net (fanout=1)         0.482       8.156        dvi_encoder_m0/encg/un1_n1q_m_iv_0 [1]
CLMA_98_268/Y1                    td                     0.358       8.514 r      dvi_encoder_m0/encg/un10_4_cry_1_cco/gateop_perm/Z
                                  net (fanout=1)         0.477       8.991        dvi_encoder_m0/encg/un10_4_cry_1/n2
CLMS_94_273/COUT                  td                     0.531       9.522 r      dvi_encoder_m0/encg/un10_4_cry_1/gateop_A2/Cout
                                  net (fanout=1)         0.000       9.522        dvi_encoder_m0/encg/un10_4_cry_2_Z
CLMS_94_277/Y1                    td                     0.349       9.871 r      dvi_encoder_m0/encg/un10_4_cry_3/gateop_A2/Y1
                                  net (fanout=2)         0.485      10.356        dvi_encoder_m0/encg/un10_s_4/n4
CLMA_98_280/B1                                                             r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/I11

Data arrival time                                                   10.356        Logic Levels: 9   
                                                                                  Logic: 2.675ns(36.709%), Route: 4.612ns(63.291%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         3.069    1003.069                          

CLMA_98_280/CLK                                                   1003.069 r      dvi_encoder_m0/encg/cnt[4]/opit_0_inv_A2Q21/CLK
Setup time                                              -0.323    1002.746                          

Data required time                                                1002.746                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.746                          
Data arrival time                                                  -10.356                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.390                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/din_q[4]/opit_0/CLK
Endpoint    : dvi_encoder_m0/encr/q_m_reg[4]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_114_252/CLK                                         0.000       3.069 r      dvi_encoder_m0/encr/din_q[4]/opit_0/CLK
CLMA_114_252/Q3                   tco                    0.281       3.350 f      dvi_encoder_m0/encr/din_q[4]/opit_0/Q
                                  net (fanout=10)        0.313       3.663        dvi_encoder_m0/encr/N_29_i_i/n0
CLMS_114_257/M3                                                            f      dvi_encoder_m0/encr/q_m_reg[4]/opit_0/D

Data arrival time                                                    3.663        Logic Levels: 1   
                                                                                  Logic: 0.281ns(47.306%), Route: 0.313ns(52.694%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMS_114_257/CLK                                                     3.069 r      dvi_encoder_m0/encr/q_m_reg[4]/opit_0/CLK
Hold time                                                0.461       3.530                          

Data required time                                                   3.530                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.530                          
Data arrival time                                                   -3.663                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.133                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/din_q[0]/opit_0/CLK
Endpoint    : dvi_encoder_m0/encr/q_m_reg[0]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_114_252/CLK                                         0.000       3.069 r      dvi_encoder_m0/encr/din_q[0]/opit_0/CLK
CLMA_114_252/Q1                   tco                    0.285       3.354 f      dvi_encoder_m0/encr/din_q[0]/opit_0/Q
                                  net (fanout=6)         0.313       3.667        dvi_encoder_m0/encr/N_9_i/n0
CLMS_114_257/M1                                                            f      dvi_encoder_m0/encr/q_m_reg[0]/opit_0/D

Data arrival time                                                    3.667        Logic Levels: 1   
                                                                                  Logic: 0.285ns(47.659%), Route: 0.313ns(52.341%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMS_114_257/CLK                                                     3.069 r      dvi_encoder_m0/encr/q_m_reg[0]/opit_0/CLK
Hold time                                                0.461       3.530                          

Data required time                                                   3.530                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.530                          
Data arrival time                                                   -3.667                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.137                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/din_q[6]/opit_0/CLK
Endpoint    : dvi_encoder_m0/encg/q_m_reg[6]/opit_0/D
Path Group  : video_pll|clkout0_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMS_94_249/CLK                                          0.000       3.069 r      dvi_encoder_m0/encg/din_q[6]/opit_0/CLK
CLMS_94_249/Y2                    tco                    0.286       3.355 f      dvi_encoder_m0/encg/din_q[6]/opit_0/Q
                                  net (fanout=3)         0.313       3.668        dvi_encoder_m0/encg/m9/n1
CLMS_94_253/M0                                                             f      dvi_encoder_m0/encg/q_m_reg[6]/opit_0/D

Data arrival time                                                    3.668        Logic Levels: 1   
                                                                                  Logic: 0.286ns(47.746%), Route: 0.313ns(52.254%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout0_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMS_94_253/CLK                                                      3.069 r      dvi_encoder_m0/encg/q_m_reg[6]/opit_0/CLK
Hold time                                                0.461       3.530                          

Data required time                                                   3.530                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.530                          
Data arrival time                                                   -3.668                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.138                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_106_261/CLK                                         0.000       3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
CLMA_106_261/Q0                   tco                    0.284       3.353 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         2.248       5.601        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0]
CLMA_146_337/Y1                   td                     0.270       5.871 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l_i[0]/opit_0/Z
                                  net (fanout=1)         0.327       6.198        dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr6/ntDI [1]
IOL_151_337/TX_DATA[1]                                                     f      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]

Data arrival time                                                    6.198        Logic Levels: 2   
                                                                                  Logic: 0.554ns(17.705%), Route: 2.575ns(82.295%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         3.069    1003.069                          

IOL_151_337/CLK_SYS                                               1003.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Setup time                                              -0.141    1002.928                          

Data required time                                                1002.928                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.928                          
Data arrival time                                                   -6.198                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.730                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/D[1]
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_106_261/CLK                                         0.000       3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
CLMA_106_261/Q0                   tco                    0.284       3.353 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         2.418       5.771        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1l [0]
IOL_151_338/TX_DATA[1]                                                     r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/D[1]

Data arrival time                                                    5.771        Logic Levels: 1   
                                                                                  Logic: 0.284ns(10.511%), Route: 2.418ns(89.489%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         3.069    1003.069                          

IOL_151_338/CLK_SYS                                               1003.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
Setup time                                              -0.179    1002.890                          

Data required time                                                1002.890                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.890                          
Data arrival time                                                   -5.771                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.119                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_118_265/CLK                                         0.000       3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
CLMA_118_265/Q1                   tco                    0.284       3.353 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/Q
                                  net (fanout=2)         1.624       4.977        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [0]
CLMA_146_337/Y0                   td                     0.288       5.265 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h_i[0]/opit_0/Z
                                  net (fanout=1)         0.327       5.592        dvi_encoder_m0/serdes_4b_10to1_m0/gtp_ogddr6/ntDI [0]
IOL_151_337/TX_DATA[0]                                                     f      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[0]

Data arrival time                                                    5.592        Logic Levels: 2   
                                                                                  Logic: 0.572ns(22.671%), Route: 1.951ns(77.329%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         3.069    1003.069                          

IOL_151_337/CLK_SYS                                               1003.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Setup time                                              -0.141    1002.928                          

Data required time                                                1002.928                          
----------------------------------------------------------------------------------------------------
Data required time                                                1002.928                          
Data arrival time                                                   -5.592                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.336                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_146_296/CLK                                         0.000       3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
CLMA_146_296/Q0                   tco                    0.285       3.354 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/Q
                                  net (fanout=1)         0.173       3.527        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [1]
CLMA_146_296/M2                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/D

Data arrival time                                                    3.527        Logic Levels: 1   
                                                                                  Logic: 0.285ns(62.227%), Route: 0.173ns(37.773%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_146_296/CLK                                                     3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/CLK
Hold time                                               -0.028       3.041                          

Data required time                                                   3.041                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.041                          
Data arrival time                                                   -3.527                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.486                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_146_293/CLK                                         0.000       3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
CLMA_146_293/Q1                   tco                    0.285       3.354 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/Q
                                  net (fanout=1)         0.227       3.581        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [2]
CLMA_146_296/M0                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D

Data arrival time                                                    3.581        Logic Levels: 1   
                                                                                  Logic: 0.285ns(55.664%), Route: 0.227ns(44.336%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMA_146_296/CLK                                                     3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
Hold time                                               -0.027       3.042                          

Data required time                                                   3.042                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.042                          
Data arrival time                                                   -3.581                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.539                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/L4
Path Group  : video_pll|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMS_102_253/CLK                                         0.000       3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/CLK
CLMS_102_253/Q2                   tco                    0.285       3.354 f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[2]/opit_0_L5Q_perm/Q
                                  net (fanout=1)         0.188       3.542        dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [2]
CLMS_102_253/D4                                                            f      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/L4

Data arrival time                                                    3.542        Logic Levels: 1   
                                                                                  Logic: 0.285ns(60.254%), Route: 0.188ns(39.746%)
----------------------------------------------------------------------------------------------------

Clock video_pll|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         3.069       3.069                          

CLMS_102_253/CLK                                                     3.069 r      dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[1]/opit_0_L5Q_perm/CLK
Hold time                                               -0.092       2.977                          

Data required time                                                   2.977                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.977                          
Data arrival time                                                   -3.542                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.565                          
====================================================================================================

====================================================================================================

Startpoint  : M1/X1/count_speed2[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : M1/X1/count_speed2[11]/opit_0_inv_L5Q_perm/L0
Path Group  : pulse_zhuanghuan_1|pulse_zh_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_1|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         1.611       1.611                          

CLMA_66_200/CLK                                          0.000       1.611 r      M1/X1/count_speed2[4]/opit_0_inv_L5Q_perm/CLK
CLMA_66_200/Q1                    tco                    0.284       1.895 r      M1/X1/count_speed2[4]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=3)         0.707       2.602        M1/X1/count_speed2 [4]
                                                         0.585       3.187 r      M1/X1/un5_count_speed2_1_cry_4/gateop_A2/Cout
                                                         0.000       3.187        M1/X1/un5_count_speed2_1_cry_5_Z
CLMA_58_205/COUT                  td                     0.074       3.261 r      M1/X1/un5_count_speed2_1_cry_6/gateop_A2/Cout
                                  net (fanout=1)         0.000       3.261        M1/X1/un5_count_speed2_1_cry_8/n6
                                                         0.074       3.335 r      M1/X1/un5_count_speed2_1_cry_8/gateop_A2/Cout
                                                         0.000       3.335        M1/X1/un5_count_speed2_1_cry_9_Z
CLMA_58_209/Y3                    td                     0.489       3.824 r      M1/X1/un5_count_speed2_1_cry_10/gateop_A2/Y1
                                  net (fanout=1)         0.660       4.484        M1/X1/count_speed2_3[19]/n1
CLMA_58_217/A0                                                             r      M1/X1/count_speed2[11]/opit_0_inv_L5Q_perm/L0

Data arrival time                                                    4.484        Logic Levels: 3   
                                                                                  Logic: 1.506ns(52.419%), Route: 1.367ns(47.581%)
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_1|pulse_zh_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         1.163    1001.163                          

CLMA_58_217/CLK                                                   1001.163 r      M1/X1/count_speed2[11]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.219    1000.944                          

Data required time                                                1000.944                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.944                          
Data arrival time                                                   -4.484                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.460                          
====================================================================================================

====================================================================================================

Startpoint  : M1/X1/count_speed2[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : M1/X1/count_speed2[15]/opit_0_inv_L5Q_perm/L0
Path Group  : pulse_zhuanghuan_1|pulse_zh_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_1|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         1.611       1.611                          

CLMA_66_200/CLK                                          0.000       1.611 r      M1/X1/count_speed2[4]/opit_0_inv_L5Q_perm/CLK
CLMA_66_200/Q1                    tco                    0.284       1.895 r      M1/X1/count_speed2[4]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=3)         0.707       2.602        M1/X1/count_speed2 [4]
                                                         0.585       3.187 r      M1/X1/un5_count_speed2_1_cry_4/gateop_A2/Cout
                                                         0.000       3.187        M1/X1/un5_count_speed2_1_cry_5_Z
CLMA_58_205/COUT                  td                     0.074       3.261 r      M1/X1/un5_count_speed2_1_cry_6/gateop_A2/Cout
                                  net (fanout=1)         0.000       3.261        M1/X1/un5_count_speed2_1_cry_8/n6
                                                         0.074       3.335 r      M1/X1/un5_count_speed2_1_cry_8/gateop_A2/Cout
                                                         0.000       3.335        M1/X1/un5_count_speed2_1_cry_9_Z
CLMA_58_209/COUT                  td                     0.074       3.409 r      M1/X1/un5_count_speed2_1_cry_10/gateop_A2/Cout
                                  net (fanout=1)         0.000       3.409        M1/X1/un5_count_speed2_1_cry_12/n6
                                                         0.074       3.483 r      M1/X1/un5_count_speed2_1_cry_12/gateop_A2/Cout
                                                         0.000       3.483        M1/X1/un5_count_speed2_1_cry_13_Z
CLMA_58_213/Y3                    td                     0.489       3.972 r      M1/X1/un5_count_speed2_1_cry_14/gateop_A2/Y1
                                  net (fanout=1)         0.477       4.449        M1/X1/count_speed2_3[23]/n1
CLMS_54_213/A0                                                             r      M1/X1/count_speed2[15]/opit_0_inv_L5Q_perm/L0

Data arrival time                                                    4.449        Logic Levels: 4   
                                                                                  Logic: 1.654ns(58.280%), Route: 1.184ns(41.720%)
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_1|pulse_zh_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         1.165    1001.165                          

CLMS_54_213/CLK                                                   1001.165 r      M1/X1/count_speed2[15]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.219    1000.946                          

Data required time                                                1000.946                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.946                          
Data arrival time                                                   -4.449                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.497                          
====================================================================================================

====================================================================================================

Startpoint  : M1/X1/count_speed2[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : M1/X1/count_speed2[13]/opit_0_inv_L5Q_perm/L0
Path Group  : pulse_zhuanghuan_1|pulse_zh_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_1|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         1.611       1.611                          

CLMA_66_200/CLK                                          0.000       1.611 r      M1/X1/count_speed2[4]/opit_0_inv_L5Q_perm/CLK
CLMA_66_200/Q1                    tco                    0.284       1.895 r      M1/X1/count_speed2[4]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=3)         0.707       2.602        M1/X1/count_speed2 [4]
                                                         0.585       3.187 r      M1/X1/un5_count_speed2_1_cry_4/gateop_A2/Cout
                                                         0.000       3.187        M1/X1/un5_count_speed2_1_cry_5_Z
CLMA_58_205/COUT                  td                     0.074       3.261 r      M1/X1/un5_count_speed2_1_cry_6/gateop_A2/Cout
                                  net (fanout=1)         0.000       3.261        M1/X1/un5_count_speed2_1_cry_8/n6
                                                         0.074       3.335 r      M1/X1/un5_count_speed2_1_cry_8/gateop_A2/Cout
                                                         0.000       3.335        M1/X1/un5_count_speed2_1_cry_9_Z
CLMA_58_209/COUT                  td                     0.074       3.409 r      M1/X1/un5_count_speed2_1_cry_10/gateop_A2/Cout
                                  net (fanout=1)         0.000       3.409        M1/X1/un5_count_speed2_1_cry_12/n6
CLMA_58_213/Y1                    td                     0.349       3.758 r      M1/X1/un5_count_speed2_1_cry_12/gateop_A2/Y1
                                  net (fanout=1)         0.476       4.234        M1/X1/N_1415      
CLMA_58_217/C0                                                             r      M1/X1/count_speed2[13]/opit_0_inv_L5Q_perm/L0

Data arrival time                                                    4.234        Logic Levels: 4   
                                                                                  Logic: 1.440ns(54.899%), Route: 1.183ns(45.101%)
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_1|pulse_zh_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         1.163    1001.163                          

CLMA_58_217/CLK                                                   1001.163 r      M1/X1/count_speed2[13]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.223    1000.940                          

Data required time                                                1000.940                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.940                          
Data arrival time                                                   -4.234                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.706                          
====================================================================================================

====================================================================================================

Startpoint  : M1/xplace1_0[0]/opit_0_inv_INVQ/CLK
Endpoint    : M1/xplace1[0]/opit_0_inv_A2Q1/I04
Path Group  : pulse_zhuanghuan_1|pulse_zh_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_1|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.655       0.655                          

CLMA_26_224/CLK                                          0.000       0.655 r      M1/xplace1_0[0]/opit_0_inv_INVQ/CLK
CLMA_26_224/Q0                    tco                    0.285       0.940 f      M1/xplace1_0[0]/opit_0_inv_INVQ/Q
                                  net (fanout=8)         0.240       1.180        M1/xa13_cry_8/n4  
CLMA_26_228/A4                                                             f      M1/xplace1[0]/opit_0_inv_A2Q1/I04

Data arrival time                                                    1.180        Logic Levels: 1   
                                                                                  Logic: 0.285ns(54.286%), Route: 0.240ns(45.714%)
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_1|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.800       0.800                          

CLMA_26_228/CLK                                                      0.800 r      M1/xplace1[0]/opit_0_inv_A2Q1/CLK
Hold time                                               -0.100       0.700                          

Data required time                                                   0.700                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.700                          
Data arrival time                                                   -1.180                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.480                          
====================================================================================================

====================================================================================================

Startpoint  : M1/xplace2_0[4]/opit_0_inv_A2Q21/CLK
Endpoint    : M1/xplace2_0[4]/opit_0_inv_A2Q21/I04
Path Group  : pulse_zhuanghuan_1|pulse_zh_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_1|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.651       0.651                          

CLMA_22_225/CLK                                          0.000       0.651 r      M1/xplace2_0[4]/opit_0_inv_A2Q21/CLK
CLMA_22_225/Q0                    tco                    0.285       0.936 f      M1/xplace2_0[4]/opit_0_inv_A2Q21/Q0
                                  net (fanout=6)         0.188       1.124        M1/xa_4_0_cry_3/n0
CLMA_22_225/A4                                                             f      M1/xplace2_0[4]/opit_0_inv_A2Q21/I04

Data arrival time                                                    1.124        Logic Levels: 1   
                                                                                  Logic: 0.285ns(60.254%), Route: 0.188ns(39.746%)
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_1|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.651       0.651                          

CLMA_22_225/CLK                                                      0.651 r      M1/xplace2_0[4]/opit_0_inv_A2Q21/CLK
Hold time                                               -0.100       0.551                          

Data required time                                                   0.551                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.551                          
Data arrival time                                                   -1.124                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.573                          
====================================================================================================

====================================================================================================

Startpoint  : M1/xplace2_0[7]/opit_0_inv_A2Q20/CLK
Endpoint    : M1/xplace2_0[7]/opit_0_inv_A2Q20/I04
Path Group  : pulse_zhuanghuan_1|pulse_zh_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_1|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.657       0.657                          

CLMA_22_229/CLK                                          0.000       0.657 r      M1/xplace2_0[7]/opit_0_inv_A2Q20/CLK
CLMA_22_229/Q0                    tco                    0.285       0.942 f      M1/xplace2_0[7]/opit_0_inv_A2Q20/Q0
                                  net (fanout=6)         0.188       1.130        M1/xa_4_0_cry_7/n0
CLMA_22_229/A4                                                             f      M1/xplace2_0[7]/opit_0_inv_A2Q20/I04

Data arrival time                                                    1.130        Logic Levels: 1   
                                                                                  Logic: 0.285ns(60.254%), Route: 0.188ns(39.746%)
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_1|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.657       0.657                          

CLMA_22_229/CLK                                                      0.657 r      M1/xplace2_0[7]/opit_0_inv_A2Q20/CLK
Hold time                                               -0.100       0.557                          

Data required time                                                   0.557                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.557                          
Data arrival time                                                   -1.130                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.573                          
====================================================================================================

====================================================================================================

Startpoint  : M1/Y1/count_speed1[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : M1/Y1/count_speed1[15]/opit_0_inv_L5Q_perm/L0
Path Group  : pulse_zhuanghuan_0|pulse_zh_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_0|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.724       0.724                          

CLMA_82_228/CLK                                          0.000       0.724 r      M1/Y1/count_speed1[9]/opit_0_inv_L5Q_perm/CLK
CLMA_82_228/Q2                    tco                    0.284       1.008 r      M1/Y1/count_speed1[9]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.992       2.000        M1/Y1/count_speed1 [9]
                                                         0.479       2.479 r      M1/Y1/un2_count_speed1_1_cry_8/gateop_A2/Cout
                                                         0.000       2.479        M1/Y1/un2_count_speed1_1_cry_9/n7
CLMA_82_229/COUT                  td                     0.074       2.553 r      M1/Y1/un2_count_speed1_1_cry_10/gateop_A2/Cout
                                  net (fanout=1)         0.000       2.553        M1/Y1/un2_count_speed1_1_cry_11_Z
                                                         0.074       2.627 r      M1/Y1/un2_count_speed1_1_cry_12/gateop_A2/Cout
                                                         0.000       2.627        M1/Y1/un2_count_speed1_1_cry_14/n6
CLMA_82_233/Y3                    td                     0.489       3.116 r      M1/Y1/un2_count_speed1_1_cry_14/gateop_A2/Y1
                                  net (fanout=1)         0.653       3.769        M1/Y1/count_speed1_3[23]/n1
CLMA_82_232/D0                                                             r      M1/Y1/count_speed1[15]/opit_0_inv_L5Q_perm/L0

Data arrival time                                                    3.769        Logic Levels: 3   
                                                                                  Logic: 1.400ns(45.977%), Route: 1.645ns(54.023%)
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_0|pulse_zh_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.903    1000.903                          

CLMA_82_232/CLK                                                   1000.903 r      M1/Y1/count_speed1[15]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.197    1000.706                          

Data required time                                                1000.706                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.706                          
Data arrival time                                                   -3.769                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.937                          
====================================================================================================

====================================================================================================

Startpoint  : M1/Y1/count_speed2[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : M1/Y1/count_speed2[11]/opit_0_inv_L5Q_perm/L0
Path Group  : pulse_zhuanghuan_0|pulse_zh_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_0|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.716       0.716                          

CLMA_78_220/CLK                                          0.000       0.716 r      M1/Y1/count_speed2[2]/opit_0_inv_L5Q_perm/CLK
CLMA_78_220/Q0                    tco                    0.284       1.000 r      M1/Y1/count_speed2[2]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=3)         0.673       1.673        M1/Y1/count_speed2 [2]
CLMA_78_224/COUT                  td                     0.531       2.204 r      M1/Y1/un5_count_speed2_1_cry_2/gateop_A2/Cout
                                  net (fanout=1)         0.000       2.204        M1/Y1/un5_count_speed2_1_cry_3_Z
                                                         0.074       2.278 r      M1/Y1/un5_count_speed2_1_cry_4/gateop_A2/Cout
                                                         0.000       2.278        M1/Y1/un5_count_speed2_1_cry_6/n6
CLMA_78_228/COUT                  td                     0.074       2.352 r      M1/Y1/un5_count_speed2_1_cry_6/gateop_A2/Cout
                                  net (fanout=1)         0.000       2.352        M1/Y1/un5_count_speed2_1_cry_7_Z
                                                         0.074       2.426 r      M1/Y1/un5_count_speed2_1_cry_8/gateop_A2/Cout
                                                         0.000       2.426        M1/Y1/un5_count_speed2_1_cry_9/n7
CLMA_78_232/Y3                    td                     0.489       2.915 r      M1/Y1/un5_count_speed2_1_cry_10/gateop_A2/Y1
                                  net (fanout=1)         0.577       3.492        M1/Y1/N_585       
CLMA_70_232/A0                                                             r      M1/Y1/count_speed2[11]/opit_0_inv_L5Q_perm/L0

Data arrival time                                                    3.492        Logic Levels: 4   
                                                                                  Logic: 1.526ns(54.971%), Route: 1.250ns(45.029%)
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_0|pulse_zh_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.652    1000.652                          

CLMA_70_232/CLK                                                   1000.652 r      M1/Y1/count_speed2[11]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.219    1000.433                          

Data required time                                                1000.433                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.433                          
Data arrival time                                                   -3.492                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.941                          
====================================================================================================

====================================================================================================

Startpoint  : M1/Y1/count_speed2[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : M1/Y1/count_speed2[15]/opit_0_inv_L5Q_perm/L3
Path Group  : pulse_zhuanghuan_0|pulse_zh_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_0|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.716       0.716                          

CLMA_78_220/CLK                                          0.000       0.716 r      M1/Y1/count_speed2[2]/opit_0_inv_L5Q_perm/CLK
CLMA_78_220/Q0                    tco                    0.284       1.000 r      M1/Y1/count_speed2[2]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=3)         0.673       1.673        M1/Y1/count_speed2 [2]
CLMA_78_224/COUT                  td                     0.531       2.204 r      M1/Y1/un5_count_speed2_1_cry_2/gateop_A2/Cout
                                  net (fanout=1)         0.000       2.204        M1/Y1/un5_count_speed2_1_cry_3_Z
                                                         0.074       2.278 r      M1/Y1/un5_count_speed2_1_cry_4/gateop_A2/Cout
                                                         0.000       2.278        M1/Y1/un5_count_speed2_1_cry_6/n6
CLMA_78_228/COUT                  td                     0.074       2.352 r      M1/Y1/un5_count_speed2_1_cry_6/gateop_A2/Cout
                                  net (fanout=1)         0.000       2.352        M1/Y1/un5_count_speed2_1_cry_7_Z
                                                         0.074       2.426 r      M1/Y1/un5_count_speed2_1_cry_8/gateop_A2/Cout
                                                         0.000       2.426        M1/Y1/un5_count_speed2_1_cry_9/n7
CLMA_78_232/COUT                  td                     0.074       2.500 r      M1/Y1/un5_count_speed2_1_cry_10/gateop_A2/Cout
                                  net (fanout=1)         0.000       2.500        M1/Y1/un5_count_speed2_1_cry_11_Z
                                                         0.074       2.574 r      M1/Y1/un5_count_speed2_1_cry_12/gateop_A2/Cout
                                                         0.000       2.574        M1/Y1/un5_count_speed2_1_cry_14/n6
CLMA_78_236/Y3                    td                     0.489       3.063 r      M1/Y1/un5_count_speed2_1_cry_14/gateop_A2/Y1
                                  net (fanout=1)         0.324       3.387        M1/Y1/count_speed2_3[23]/n1
CLMA_82_236/D3                                                             r      M1/Y1/count_speed2[15]/opit_0_inv_L5Q_perm/L3

Data arrival time                                                    3.387        Logic Levels: 5   
                                                                                  Logic: 1.674ns(62.673%), Route: 0.997ns(37.327%)
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_0|pulse_zh_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.884    1000.884                          

CLMA_82_236/CLK                                                   1000.884 r      M1/Y1/count_speed2[15]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.449    1000.435                          

Data required time                                                1000.435                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.435                          
Data arrival time                                                   -3.387                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.048                          
====================================================================================================

====================================================================================================

Startpoint  : M1/Y1/count_speed2[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : M1/Y1/count_speed2[0]/opit_0_inv_L5Q_perm/L0
Path Group  : pulse_zhuanghuan_0|pulse_zh_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_0|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.626       0.626                          

CLMA_70_225/CLK                                          0.000       0.626 r      M1/Y1/count_speed2[0]/opit_0_inv_L5Q_perm/CLK
CLMA_70_225/Q3                    tco                    0.281       0.907 f      M1/Y1/count_speed2[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=5)         0.188       1.095        M1/Y1/count_speed2 [0]
CLMA_70_225/D0                                                             f      M1/Y1/count_speed2[0]/opit_0_inv_L5Q_perm/L0

Data arrival time                                                    1.095        Logic Levels: 1   
                                                                                  Logic: 0.281ns(59.915%), Route: 0.188ns(40.085%)
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_0|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.626       0.626                          

CLMA_70_225/CLK                                                      0.626 r      M1/Y1/count_speed2[0]/opit_0_inv_L5Q_perm/CLK
Hold time                                               -0.164       0.462                          

Data required time                                                   0.462                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.462                          
Data arrival time                                                   -1.095                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.633                          
====================================================================================================

====================================================================================================

Startpoint  : M1/Y1/count_speed1[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : M1/Y1/count_speed1[0]/opit_0_inv_L5Q_perm/L0
Path Group  : pulse_zhuanghuan_0|pulse_zh_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_0|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.696       0.696                          

CLMA_82_220/CLK                                          0.000       0.696 r      M1/Y1/count_speed1[0]/opit_0_inv_L5Q_perm/CLK
CLMA_82_220/Q0                    tco                    0.285       0.981 f      M1/Y1/count_speed1[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=4)         0.188       1.169        M1/Y1/count_speed1 [0]
CLMA_82_220/A0                                                             f      M1/Y1/count_speed1[0]/opit_0_inv_L5Q_perm/L0

Data arrival time                                                    1.169        Logic Levels: 1   
                                                                                  Logic: 0.285ns(60.254%), Route: 0.188ns(39.746%)
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_0|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.696       0.696                          

CLMA_82_220/CLK                                                      0.696 r      M1/Y1/count_speed1[0]/opit_0_inv_L5Q_perm/CLK
Hold time                                               -0.192       0.504                          

Data required time                                                   0.504                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.504                          
Data arrival time                                                   -1.169                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.665                          
====================================================================================================

====================================================================================================

Startpoint  : M1/ya[17]/opit_0_inv_A2Q21/CLK
Endpoint    : M1/ya[19]/opit_0_inv_A2Q21/Cin
Path Group  : pulse_zhuanghuan_0|pulse_zh_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_0|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.868       0.868                          

CLMA_70_252/CLK                                          0.000       0.868 r      M1/ya[17]/opit_0_inv_A2Q21/CLK
CLMA_70_252/Q2                    tco                    0.285       1.153 f      M1/ya[17]/opit_0_inv_A2Q21/Q0
                                  net (fanout=10)        0.188       1.341        M1/ya [16]        
CLMA_70_252/COUT                  td                     0.371       1.712 f      M1/ya[17]/opit_0_inv_A2Q21/Cout
                                  net (fanout=1)         0.000       1.712        M1/ya_cry [17]    
CLMA_70_256/CIN                                                            f      M1/ya[19]/opit_0_inv_A2Q21/Cin

Data arrival time                                                    1.712        Logic Levels: 2   
                                                                                  Logic: 0.656ns(77.725%), Route: 0.188ns(22.275%)
----------------------------------------------------------------------------------------------------

Clock pulse_zhuanghuan_0|pulse_zh_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         1.167       1.167                          

CLMA_70_256/CLK                                                      1.167 r      M1/ya[19]/opit_0_inv_A2Q21/CLK
Hold time                                               -0.166       1.001                          

Data required time                                                   1.001                          
----------------------------------------------------------------------------------------------------
Data required time                                                   1.001                          
Data arrival time                                                   -1.712                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.711                          
====================================================================================================

====================================================================================================

Startpoint  : M4/u_keyboard_encoder_0/key_value_2_0_0/iGopDrm/CLKB
Endpoint    : M4/u_keyboard_encoder_0/key_value_ff/opit_0/D
Path Group  : keyboard_encoder|clk_50hz_i_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock keyboard_encoder|clk_50hz_i_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         1.120       1.120                          

DRM_62_228/CLKB[0]                                       0.000       1.120 r      M4/u_keyboard_encoder_0/key_value_2_0_0/iGopDrm/CLKB
DRM_62_228/QB0[3]                 tco                    2.306       3.426 r      M4/u_keyboard_encoder_0/key_value_2_0_0/iGopDrm/DOB[3]
                                  net (fanout=2)         0.657       4.083        M4/u_keyboard_encoder_0/key_latmux/n1
CLMA_66_228/M2                                                             r      M4/u_keyboard_encoder_0/key_value_ff/opit_0/D

Data arrival time                                                    4.083        Logic Levels: 1   
                                                                                  Logic: 2.306ns(77.827%), Route: 0.657ns(22.173%)
----------------------------------------------------------------------------------------------------

Clock keyboard_encoder|clk_50hz_i_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.911    1000.911                          

CLMA_66_228/CLK                                                   1000.911 r      M4/u_keyboard_encoder_0/key_value_ff/opit_0/CLK
Setup time                                              -0.158    1000.753                          

Data required time                                                1000.753                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.753                          
Data arrival time                                                   -4.083                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.670                          
====================================================================================================

====================================================================================================

Startpoint  : M4/u_keyboard_encoder_0/key_value_2_0_0/iGopDrm/CLKB
Endpoint    : M4/u_keyboard_encoder_0/key_value_ff_1/opit_0/D
Path Group  : keyboard_encoder|clk_50hz_i_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock keyboard_encoder|clk_50hz_i_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         1.120       1.120                          

DRM_62_228/CLKB[0]                                       0.000       1.120 r      M4/u_keyboard_encoder_0/key_value_2_0_0/iGopDrm/CLKB
DRM_62_228/QB0[1]                 tco                    2.306       3.426 r      M4/u_keyboard_encoder_0/key_value_2_0_0/iGopDrm/DOB[1]
                                  net (fanout=2)         0.479       3.905        M4/u_keyboard_encoder_0/key_latmux_1/n1
CLMA_66_228/M0                                                             r      M4/u_keyboard_encoder_0/key_value_ff_1/opit_0/D

Data arrival time                                                    3.905        Logic Levels: 1   
                                                                                  Logic: 2.306ns(82.801%), Route: 0.479ns(17.199%)
----------------------------------------------------------------------------------------------------

Clock keyboard_encoder|clk_50hz_i_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         0.911    1000.911                          

CLMA_66_228/CLK                                                   1000.911 r      M4/u_keyboard_encoder_0/key_value_ff_1/opit_0/CLK
Setup time                                              -0.075    1000.836                          

Data required time                                                1000.836                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.836                          
Data arrival time                                                   -3.905                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.931                          
====================================================================================================

====================================================================================================

Startpoint  : M4/u_keyboard_encoder_0/key_value_2_0_0/iGopDrm/CLKB
Endpoint    : M4/u_keyboard_encoder_0/key_value_ff_2/opit_0/D
Path Group  : keyboard_encoder|clk_50hz_i_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock keyboard_encoder|clk_50hz_i_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         1.120       1.120                          

DRM_62_228/CLKB[0]                                       0.000       1.120 r      M4/u_keyboard_encoder_0/key_value_2_0_0/iGopDrm/CLKB
DRM_62_228/QB0[0]                 tco                    2.306       3.426 r      M4/u_keyboard_encoder_0/key_value_2_0_0/iGopDrm/DOB[0]
                                  net (fanout=2)         0.566       3.992        M4/u_keyboard_encoder_0/key_latmux_2/n1
CLMA_58_232/M2                                                             r      M4/u_keyboard_encoder_0/key_value_ff_2/opit_0/D

Data arrival time                                                    3.992        Logic Levels: 1   
                                                                                  Logic: 2.306ns(80.292%), Route: 0.566ns(19.708%)
----------------------------------------------------------------------------------------------------

Clock keyboard_encoder|clk_50hz_i_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         1.131    1001.131                          

CLMA_58_232/CLK                                                   1001.131 r      M4/u_keyboard_encoder_0/key_value_ff_2/opit_0/CLK
Setup time                                              -0.158    1000.973                          

Data required time                                                1000.973                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.973                          
Data arrival time                                                   -3.992                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.981                          
====================================================================================================

====================================================================================================

Startpoint  : M4/u_keyboard_encoder_0/key_flag/opit_0_L5Q_perm/CLK
Endpoint    : M4/u_keyboard_encoder_0/key_flag/opit_0_L5Q_perm/L4
Path Group  : keyboard_encoder|clk_50hz_i_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock keyboard_encoder|clk_50hz_i_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.439       0.439                          

CLMS_94_229/CLK                                          0.000       0.439 r      M4/u_keyboard_encoder_0/key_flag/opit_0_L5Q_perm/CLK
CLMS_94_229/Q0                    tco                    0.285       0.724 f      M4/u_keyboard_encoder_0/key_flag/opit_0_L5Q_perm/Q
                                  net (fanout=7)         0.188       0.912        M4/u_keyboard_encoder_0/key_flag_i
CLMS_94_229/A4                                                             f      M4/u_keyboard_encoder_0/key_flag/opit_0_L5Q_perm/L4

Data arrival time                                                    0.912        Logic Levels: 1   
                                                                                  Logic: 0.285ns(60.254%), Route: 0.188ns(39.746%)
----------------------------------------------------------------------------------------------------

Clock keyboard_encoder|clk_50hz_i_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.439       0.439                          

CLMS_94_229/CLK                                                      0.439 r      M4/u_keyboard_encoder_0/key_flag/opit_0_L5Q_perm/CLK
Hold time                                               -0.100       0.339                          

Data required time                                                   0.339                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.339                          
Data arrival time                                                   -0.912                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.573                          
====================================================================================================

====================================================================================================

Startpoint  : M4/u_keyboard_encoder_0/keystrokes_Z[0]/opit_0_inv_INVQ/CLK
Endpoint    : M4/u_keyboard_encoder_0/keystrokes_Z[0]/opit_0_inv_INVQ/L0
Path Group  : keyboard_encoder|clk_50hz_i_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock keyboard_encoder|clk_50hz_i_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.617       0.617                          

CLMS_86_225/CLK                                          0.000       0.617 r      M4/u_keyboard_encoder_0/keystrokes_Z[0]/opit_0_inv_INVQ/CLK
CLMS_86_225/Q0                    tco                    0.285       0.902 f      M4/u_keyboard_encoder_0/keystrokes_Z[0]/opit_0_inv_INVQ/Q
                                  net (fanout=5)         0.188       1.090        M4/keystrokes [0] 
CLMS_86_225/A0                                                             f      M4/u_keyboard_encoder_0/keystrokes_Z[0]/opit_0_inv_INVQ/L0

Data arrival time                                                    1.090        Logic Levels: 1   
                                                                                  Logic: 0.285ns(60.254%), Route: 0.188ns(39.746%)
----------------------------------------------------------------------------------------------------

Clock keyboard_encoder|clk_50hz_i_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.617       0.617                          

CLMS_86_225/CLK                                                      0.617 r      M4/u_keyboard_encoder_0/keystrokes_Z[0]/opit_0_inv_INVQ/CLK
Hold time                                               -0.192       0.425                          

Data required time                                                   0.425                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.425                          
Data arrival time                                                   -1.090                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.665                          
====================================================================================================

====================================================================================================

Startpoint  : M4/u_keyboard_encoder_0/keystrokes_Z[7]/opit_0_inv_A2Q21/CLK
Endpoint    : M4/u_keyboard_encoder_0/keystrokes_Z[7]/opit_0_inv_A2Q21/I11
Path Group  : keyboard_encoder|clk_50hz_i_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock keyboard_encoder|clk_50hz_i_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.445       0.445                          

CLMA_90_228/CLK                                          0.000       0.445 r      M4/u_keyboard_encoder_0/keystrokes_Z[7]/opit_0_inv_A2Q21/CLK
CLMA_90_228/Q3                    tco                    0.281       0.726 f      M4/u_keyboard_encoder_0/keystrokes_Z[7]/opit_0_inv_A2Q21/Q1
                                  net (fanout=4)         0.188       0.914        M4/keystrokes [7] 
CLMA_90_228/D1                                                             f      M4/u_keyboard_encoder_0/keystrokes_Z[7]/opit_0_inv_A2Q21/I11

Data arrival time                                                    0.914        Logic Levels: 1   
                                                                                  Logic: 0.281ns(59.915%), Route: 0.188ns(40.085%)
----------------------------------------------------------------------------------------------------

Clock keyboard_encoder|clk_50hz_i_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         0.445       0.445                          

CLMA_90_228/CLK                                                      0.445 r      M4/u_keyboard_encoder_0/keystrokes_Z[7]/opit_0_inv_A2Q21/CLK
Hold time                                               -0.216       0.229                          

Data required time                                                   0.229                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.229                          
Data arrival time                                                   -0.914                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.685                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_66_76/CLK                                           0.000       2.589 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_66_76/Q0                     tco                    0.284       2.873 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=31)        1.073       3.946        frame_read_write_m0/write_fifo_aclr
CLMA_58_45/RSCO                   td                     0.161       4.107 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RSOUT
                                  net (fanout=4)         0.000       4.107        n90               
CLMA_58_49/RSCO                   td                     0.120       4.227 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       4.227        n89               
CLMA_58_53/RSCO                   td                     0.120       4.347 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.347        n88               
CLMA_58_57/RSCO                   td                     0.120       4.467 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=3)         0.000       4.467        n87               
CLMA_58_65/RSCO                   td                     0.120       4.587 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=3)         0.000       4.587        n86               
CLMA_58_69/RSCI                                                            r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/RS

Data arrival time                                                    4.587        Logic Levels: 6   
                                                                                  Logic: 0.925ns(46.296%), Route: 1.073ns(53.704%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_58_69/CLK                                                    1002.589 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Recovery time                                           -0.745    1001.844                          

Data required time                                                1001.844                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.844                          
Data arrival time                                                   -4.587                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.257                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_66_76/CLK                                           0.000       2.589 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_66_76/Q0                     tco                    0.284       2.873 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=31)        1.073       3.946        frame_read_write_m0/write_fifo_aclr
CLMA_58_45/RSCO                   td                     0.161       4.107 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RSOUT
                                  net (fanout=4)         0.000       4.107        n90               
CLMA_58_49/RSCO                   td                     0.120       4.227 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       4.227        n89               
CLMA_58_53/RSCO                   td                     0.120       4.347 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.347        n88               
CLMA_58_57/RSCO                   td                     0.120       4.467 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=3)         0.000       4.467        n87               
CLMA_58_65/RSCO                   td                     0.120       4.587 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=3)         0.000       4.587        n86               
CLMA_58_69/RSCI                                                            r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

Data arrival time                                                    4.587        Logic Levels: 6   
                                                                                  Logic: 0.925ns(46.296%), Route: 1.073ns(53.704%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_58_69/CLK                                                    1002.589 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
Recovery time                                           -0.745    1001.844                          

Data required time                                                1001.844                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.844                          
Data arrival time                                                   -4.587                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.257                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_66_76/CLK                                           0.000       2.589 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMA_66_76/Q0                     tco                    0.284       2.873 r      frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=31)        1.073       3.946        frame_read_write_m0/write_fifo_aclr
CLMA_58_45/RSCO                   td                     0.161       4.107 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/RSOUT
                                  net (fanout=4)         0.000       4.107        n90               
CLMA_58_49/RSCO                   td                     0.120       4.227 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=1)         0.000       4.227        n89               
CLMA_58_53/RSCO                   td                     0.120       4.347 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.347        n88               
CLMA_58_57/RSCO                   td                     0.120       4.467 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21/RSOUT
                                  net (fanout=3)         0.000       4.467        n87               
CLMA_58_65/RSCO                   td                     0.120       4.587 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/RSOUT
                                  net (fanout=3)         0.000       4.587        n86               
CLMA_58_69/RSCI                                                            r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RS

Data arrival time                                                    4.587        Logic Levels: 6   
                                                                                  Logic: 0.925ns(46.296%), Route: 1.073ns(53.704%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_58_69/CLK                                                    1002.589 r      frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Recovery time                                           -0.745    1001.844                          

Data required time                                                1001.844                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.844                          
Data arrival time                                                   -4.587                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.257                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_66_105/CLK                                          0.000       2.589 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMS_66_105/Q0                    tco                    0.285       2.874 f      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=25)        0.543       3.417        frame_read_write_m0/read_fifo_aclr
CLMA_58_108/RSCO                  td                     0.175       3.592 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[4]/opit_0/RSOUT
                                  net (fanout=3)         0.000       3.592        n76               
CLMA_58_112/RSCI                                                           f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/RS

Data arrival time                                                    3.592        Logic Levels: 2   
                                                                                  Logic: 0.460ns(45.862%), Route: 0.543ns(54.138%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_58_112/CLK                                                      2.589 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
Removal time                                             0.833       3.422                          

Data required time                                                   3.422                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.422                          
Data arrival time                                                   -3.592                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.170                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_A2Q21/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_66_105/CLK                                          0.000       2.589 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMS_66_105/Q0                    tco                    0.285       2.874 f      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=25)        0.543       3.417        frame_read_write_m0/read_fifo_aclr
CLMA_58_108/RSCO                  td                     0.175       3.592 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[4]/opit_0/RSOUT
                                  net (fanout=3)         0.000       3.592        n76               
CLMA_58_112/RSCI                                                           f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_A2Q21/RS

Data arrival time                                                    3.592        Logic Levels: 2   
                                                                                  Logic: 0.460ns(45.862%), Route: 0.543ns(54.138%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_58_112/CLK                                                      2.589 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_A2Q21/CLK
Removal time                                             0.833       3.422                          

Data required time                                                   3.422                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.422                          
Data arrival time                                                   -3.592                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.170                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : pll_50_400|clkout3_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_66_105/CLK                                          0.000       2.589 r      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
CLMS_66_105/Q0                    tco                    0.285       2.874 f      frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                  net (fanout=25)        0.543       3.417        frame_read_write_m0/read_fifo_aclr
CLMA_58_108/RSCO                  td                     0.175       3.592 f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr2[4]/opit_0/RSOUT
                                  net (fanout=3)         0.000       3.592        n76               
CLMA_58_112/RSCI                                                           f      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

Data arrival time                                                    3.592        Logic Levels: 2   
                                                                                  Logic: 0.460ns(45.862%), Route: 0.543ns(54.138%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout3_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_58_112/CLK                                                      2.589 r      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
Removal time                                             0.833       3.422                          

Data required time                                                   3.422                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.422                          
Data arrival time                                                   -3.592                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[4]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_38_124/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q/CLK
CLMA_38_124/Q1                    tco                    0.284       2.873 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q/Q
                                  net (fanout=39)        1.580       4.453        u_ipsl_hmemc_top/global_reset
CLMA_38_160/RSCO                  td                     0.175       4.628 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       4.628        n229              
CLMA_38_164/RSCO                  td                     0.118       4.746 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[7]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.746        n228              
CLMA_38_168/RSCO                  td                     0.118       4.864 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.864        n227              
CLMA_38_172/RSCO                  td                     0.118       4.982 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.982        n226              
CLMA_38_176/RSCI                                                           f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[4]/opit_0_inv/RS

Data arrival time                                                    4.982        Logic Levels: 5   
                                                                                  Logic: 0.813ns(33.974%), Route: 1.580ns(66.026%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_38_176/CLK                                                   1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[4]/opit_0_inv/CLK
Recovery time                                           -0.833    1001.756                          

Data required time                                                1001.756                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.756                          
Data arrival time                                                   -4.982                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.774                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_38_124/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q/CLK
CLMA_38_124/Q1                    tco                    0.284       2.873 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q/Q
                                  net (fanout=39)        1.580       4.453        u_ipsl_hmemc_top/global_reset
CLMA_38_160/RSCO                  td                     0.175       4.628 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       4.628        n229              
CLMA_38_164/RSCO                  td                     0.118       4.746 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[7]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.746        n228              
CLMA_38_168/RSCO                  td                     0.118       4.864 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.864        n227              
CLMA_38_172/RSCO                  td                     0.118       4.982 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.982        n226              
CLMA_38_176/RSCI                                                           f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv/RS

Data arrival time                                                    4.982        Logic Levels: 5   
                                                                                  Logic: 0.813ns(33.974%), Route: 1.580ns(66.026%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_38_176/CLK                                                   1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv/CLK
Recovery time                                           -0.833    1001.756                          

Data required time                                                1001.756                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.756                          
Data arrival time                                                   -4.982                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.774                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_38_124/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q/CLK
CLMA_38_124/Q1                    tco                    0.284       2.873 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q/Q
                                  net (fanout=39)        1.580       4.453        u_ipsl_hmemc_top/global_reset
CLMA_38_160/RSCO                  td                     0.175       4.628 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       4.628        n229              
CLMA_38_164/RSCO                  td                     0.118       4.746 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[7]/opit_0_inv/RSOUT
                                  net (fanout=3)         0.000       4.746        n228              
CLMA_38_168/RSCO                  td                     0.118       4.864 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.864        n227              
CLMA_38_172/RSCO                  td                     0.118       4.982 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       4.982        n226              
CLMA_38_176/RSCI                                                           f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/RS

Data arrival time                                                    4.982        Logic Levels: 5   
                                                                                  Logic: 0.813ns(33.974%), Route: 1.580ns(66.026%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.589    1002.589                          

CLMA_38_176/CLK                                                   1002.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/CLK
Recovery time                                           -0.833    1001.756                          

Data required time                                                1001.756                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.756                          
Data arrival time                                                   -4.982                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.774                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_42_112/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/CLK
CLMA_42_112/Q1                    tco                    0.285       2.874 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/Q
                                  net (fanout=49)        0.360       3.234        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn_Z
CLMA_46_108/RSCO                  td                     0.161       3.395 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[5]/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       3.395        n233              
CLMA_46_112/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/RS

Data arrival time                                                    3.395        Logic Levels: 2   
                                                                                  Logic: 0.446ns(55.335%), Route: 0.360ns(44.665%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_46_112/CLK                                                      2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
Removal time                                             0.745       3.334                          

Data required time                                                   3.334                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.334                          
Data arrival time                                                   -3.395                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[6]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_42_112/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/CLK
CLMA_42_112/Q1                    tco                    0.285       2.874 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/Q
                                  net (fanout=49)        0.360       3.234        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn_Z
CLMA_46_108/RSCO                  td                     0.161       3.395 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[5]/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       3.395        n233              
CLMA_46_112/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[6]/opit_0_inv_L5Q_perm/RS

Data arrival time                                                    3.395        Logic Levels: 2   
                                                                                  Logic: 0.446ns(55.335%), Route: 0.360ns(44.665%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_46_112/CLK                                                      2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[6]/opit_0_inv_L5Q_perm/CLK
Removal time                                             0.745       3.334                          

Data required time                                                   3.334                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.334                          
Data arrival time                                                   -3.395                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMA_38_124/CLK                                          0.000       2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q/CLK
CLMA_38_124/Q1                    tco                    0.285       2.874 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q/Q
                                  net (fanout=39)        0.486       3.360        u_ipsl_hmemc_top/global_reset
CLMS_38_117/RSCO                  td                     0.161       3.521 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv_INVQ/RSOUT
                                  net (fanout=1)         0.000       3.521        n232              
CLMS_38_121/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/RS

Data arrival time                                                    3.521        Logic Levels: 2   
                                                                                  Logic: 0.446ns(47.854%), Route: 0.486ns(52.146%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.589       2.589                          

CLMS_38_121/CLK                                                      2.589 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK
Removal time                                             0.745       3.334                          

Data required time                                                   3.334                          
----------------------------------------------------------------------------------------------------
Data required time                                                   3.334                          
Data arrival time                                                   -3.521                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.187                          
====================================================================================================

====================================================================================================

Startpoint  : M5/d1_wx_1[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : d1_wx[3] (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMA_138_216/CLK                                         0.000       4.975 r      M5/d1_wx_1[1]/opit_0_inv_L5Q_perm/CLK
CLMA_138_216/Q1                   tco                    0.284       5.259 r      M5/d1_wx_1[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=9)         1.200       6.459        M5/d1_wx_1_Z [1]  
CLMA_146_189/Y2                   td                     0.292       6.751 f      M5/d1_wx_1_6_d_i/gateop_perm/Z
                                  net (fanout=1)         1.810       8.561        d1_wx_obuf[3]/n1  
IOL_151_85/DO                     td                     0.140       8.701 f      d1_wx_obuf[3]/opit_1/O
                                  net (fanout=1)         0.000       8.701        d1_wx_obuf[3]/ntO 
IOBR_152_85/PAD                   td                     2.630      11.331 f      d1_wx_obuf[3]/opit_0/O
                                  net (fanout=1)         0.084      11.415        nt_d1_wx[3]       
P12                                                                        f      d1_wx[3] (port)   

Data arrival time                                                   11.415        Logic Levels: 4   
                                                                                  Logic: 3.346ns(51.957%), Route: 3.094ns(48.043%)
====================================================================================================

====================================================================================================

Startpoint  : M5/d1_wx_1[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : d1_wx[2] (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMA_138_216/CLK                                         0.000       4.975 r      M5/d1_wx_1[1]/opit_0_inv_L5Q_perm/CLK
CLMA_138_216/Q1                   tco                    0.284       5.259 r      M5/d1_wx_1[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=9)         1.047       6.306        M5/d1_wx_1_Z [1]  
CLMA_146_189/Y3                   td                     0.233       6.539 r      M5/d1_wx_1_7_d_i/gateop_perm/Z
                                  net (fanout=1)         2.168       8.707        d1_wx_obuf[2]/n1  
IOL_151_78/DO                     td                     0.147       8.854 r      d1_wx_obuf[2]/opit_1/O
                                  net (fanout=1)         0.000       8.854        d1_wx_obuf[2]/ntO 
IOBD_152_78/PAD                   td                     2.462      11.316 r      d1_wx_obuf[2]/opit_0/O
                                  net (fanout=1)         0.076      11.392        nt_d1_wx[2]       
U18                                                                        r      d1_wx[2] (port)   

Data arrival time                                                   11.392        Logic Levels: 4   
                                                                                  Logic: 3.126ns(48.714%), Route: 3.291ns(51.286%)
====================================================================================================

====================================================================================================

Startpoint  : M5/d1_wx_1[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : d1_wx[0] (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock sys_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         4.975       4.975                          

CLMA_138_216/CLK                                         0.000       4.975 r      M5/d1_wx_1[1]/opit_0_inv_L5Q_perm/CLK
CLMA_138_216/Q1                   tco                    0.284       5.259 r      M5/d1_wx_1[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=9)         0.872       6.131        M5/d1_wx_1_Z [1]  
CLMA_146_189/Y0                   td                     0.288       6.419 f      M5/d1_wx_1_s3_i/gateop_perm/Z
                                  net (fanout=1)         1.866       8.285        d1_wx_c[0]        
IOL_151_77/DO                     td                     0.140       8.425 f      d1_wx_obuf[0]/opit_1/O
                                  net (fanout=1)         0.000       8.425        d1_wx_obuf[0]/ntO 
IOBS_152_77/PAD                   td                     2.630      11.055 f      d1_wx_obuf[0]/opit_0/O
                                  net (fanout=1)         0.073      11.128        nt_d1_wx[0]       
U17                                                                        f      d1_wx[0] (port)   

Data arrival time                                                   11.128        Logic Levels: 4   
                                                                                  Logic: 3.342ns(54.315%), Route: 2.811ns(45.685%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


R6                                                       0.000       0.000 f      pad_dq_ch0[2] (port)
                                  net (fanout=1)         0.034       0.034        nt_pad_dq_ch0[2]  
IOBD_0_14/DIN                     td                     0.667       0.701 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/opit_0/O
                                  net (fanout=1)         0.000       0.701        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/ntI
IOL_7_14/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.701        Logic Levels: 1   
                                                                                  Logic: 0.667ns(95.150%), Route: 0.034ns(4.850%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


T6                                                       0.000       0.000 f      pad_dq_ch0[1] (port)
                                  net (fanout=1)         0.035       0.035        nt_pad_dq_ch0[1]  
IOBS_0_13/DIN                     td                     0.667       0.702 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/opit_0/O
                                  net (fanout=1)         0.000       0.702        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/ntI
IOL_7_13/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.702        Logic Levels: 1   
                                                                                  Logic: 0.667ns(95.014%), Route: 0.035ns(4.986%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


P6                                                       0.000       0.000 f      pad_dq_ch0[7] (port)
                                  net (fanout=1)         0.036       0.036        nt_pad_dq_ch0[7]  
IOBS_0_37/DIN                     td                     0.667       0.703 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/opit_0/O
                                  net (fanout=1)         0.000       0.703        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/ntI
IOL_7_37/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.703        Logic Levels: 1   
                                                                                  Logic: 0.667ns(94.879%), Route: 0.036ns(5.121%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
8.164       9.908           1.744           Low Pulse Width   IOL_151_209/CLK_SYS     cmos_scl_iobuf/opit_1_ioq/SYSCLK
8.164       9.908           1.744           Low Pulse Width   IOL_151_210/CLK_SYS     cmos_sda_iobuf/opit_1_ioq/SYSCLK
8.348       10.092          1.744           High Pulse Width  IOL_151_210/CLK_SYS     cmos_sda_iobuf/opit_1_ioq/SYSCLK
====================================================================================================

{coms_pclk} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
3.899       4.931           1.032           High Pulse Width  DRM_62_64/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
3.899       4.931           1.032           High Pulse Width  DRM_62_84/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
4.037       5.069           1.032           Low Pulse Width   DRM_62_84/CLKA[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{pll_50_400|clkout3_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
496.244     499.981         3.737           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
496.282     500.019         3.737           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
498.949     499.981         1.032           High Pulse Width  DRM_62_84/CLKB[0]       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{pll_50_400|clkout1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
495.094     499.981         4.887           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
495.132     500.019         4.887           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
499.499     499.981         0.482           High Pulse Width  CLMA_26_96/CLK          u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv/CLK
====================================================================================================

{ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
498.069     500.000         1.931           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/DDRPHY_CLKIN
498.069     500.000         1.931           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{ipsl_phy_io_Z7|ioclk_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.019     499.999         0.980           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
499.019     499.999         0.980           High Pulse Width  DQSL_6_96/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0/IOCLK
499.019     499.999         0.980           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0/IOCLK
====================================================================================================

{ipsl_phy_io_Z7|ioclk_02_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.019     499.999         0.980           High Pulse Width  DQSL_6_148/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0/IOCLK
499.019     499.999         0.980           High Pulse Width  DQSL_6_176/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0/IOCLK
499.021     500.001         0.980           Low Pulse Width   DQSL_6_148/CLK_IO       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0/IOCLK
====================================================================================================

{ipsl_phy_io_Z7|dqs0_clk_r_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.163     500.000         0.837           High Pulse Width  IOL_7_22/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SERCLK
499.163     500.000         0.837           Low Pulse Width   IOL_7_22/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SERCLK
499.163     500.000         0.837           High Pulse Width  IOL_7_9/CLK_R           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z7|dqs_clkw290_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_9/WCLK_DEL        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_9/WCLK_DEL        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           High Pulse Width  IOL_7_10/WCLK_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{ipsl_phy_io_Z7|dqs_90_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_10/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_10/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
499.018     500.000         0.982           High Pulse Width  IOL_7_13/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{ipsl_phy_io_Z7|dqs_clkw_0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_22/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_22/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{ipsl_phy_io_Z7|dqs_ca_clk_r_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.163     500.000         0.837           High Pulse Width  IOL_7_46/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
499.163     500.000         0.837           Low Pulse Width   IOL_7_46/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
499.163     500.000         0.837           High Pulse Width  IOL_7_49/CLK_R          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z7|dqs_clkw_ca_01_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_46/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_46/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
499.018     500.000         0.982           High Pulse Width  IOL_7_49/WCLK           u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_phy_io_Z7|dqs_90_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_86/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_86/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
499.018     500.000         0.982           High Pulse Width  IOL_7_89/DQSI_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{ipsl_phy_io_Z7|dqs1_clk_r_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.163     500.000         0.837           High Pulse Width  IOL_7_102/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SERCLK
499.163     500.000         0.837           Low Pulse Width   IOL_7_102/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SERCLK
499.163     500.000         0.837           High Pulse Width  IOL_7_114/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z7|dqs_clkw290_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_114/WCLK_DEL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_114/WCLK_DEL      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           High Pulse Width  IOL_7_86/WCLK_DEL       u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{ipsl_phy_io_Z7|dqs_clkw_1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_102/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_102/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{ipsl_phy_io_Z7|dqs_ca_clk_r_03_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.163     500.000         0.837           High Pulse Width  IOL_7_129/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SERCLK
499.163     500.000         0.837           Low Pulse Width   IOL_7_129/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SERCLK
499.163     500.000         0.837           High Pulse Width  IOL_7_130/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z7|dqs_clkw_ca_03_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_129/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_129/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           High Pulse Width  IOL_7_130/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_phy_io_Z7|dqs_ca_clk_r_04_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.163     500.000         0.837           High Pulse Width  IOL_7_166/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SERCLK
499.163     500.000         0.837           Low Pulse Width   IOL_7_166/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SERCLK
499.163     500.000         0.837           High Pulse Width  IOL_7_169/CLK_R         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{ipsl_phy_io_Z7|dqs_clkw_ca_04_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.018     500.000         0.982           High Pulse Width  IOL_7_166/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           Low Pulse Width   IOL_7_166/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/TCLK
499.018     500.000         0.982           High Pulse Width  IOL_7_169/WCLK          u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

{ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.319     499.801         0.482           High Pulse Width  CLMA_38_168/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step_0[0]/opit_0_inv/CLK
499.319     499.801         0.482           High Pulse Width  CLMA_38_168/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/CLK
499.319     499.801         0.482           High Pulse Width  CLMA_38_168/CLK         u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv/CLK
====================================================================================================

{video_pll|clkout0_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
498.945     499.977         1.032           High Pulse Width  DRM_62_104/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
498.945     499.977         1.032           High Pulse Width  DRM_62_124/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
498.991     500.023         1.032           Low Pulse Width   DRM_62_104/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{video_pll|clkout1_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
498.223     499.967         1.744           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
498.223     499.967         1.744           High Pulse Width  IOL_151_321/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft7/opit_1_IOL/SYSCLK
498.223     499.967         1.744           High Pulse Width  IOL_151_322/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft3/opit_1_IOL/SYSCLK
====================================================================================================

{pulse_zhuanghuan_1|pulse_zh_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.301     499.783         0.482           High Pulse Width  CLMA_50_209/CLK         M1/X1/count_speed1[9]/opit_0_inv_L5Q_perm/CLK
499.301     499.783         0.482           High Pulse Width  CLMA_50_209/CLK         M1/X1/count_speed1[10]/opit_0_inv_L5Q_perm/CLK
499.301     499.783         0.482           High Pulse Width  CLMA_50_209/CLK         M1/X1/count_speed1[8]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{pulse_zhuanghuan_0|pulse_zh_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.319     499.801         0.482           High Pulse Width  CLMA_82_224/CLK         M1/Y1/count_speed1[5]/opit_0_inv_L5Q_perm/CLK
499.319     499.801         0.482           High Pulse Width  CLMA_82_224/CLK         M1/Y1/count_speed1[7]/opit_0_inv_L5Q_perm/CLK
499.319     499.801         0.482           High Pulse Width  CLMA_82_224/CLK         M1/Y1/count_speed1[6]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{Frequency_divider_dynamic_scanning|clk_d_i_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
499.261     499.743         0.482           High Pulse Width  CLMA_66_224/CLK         M5/U3/q_out_1_0_areg[3]/opit_0_MUX4TO1Q/CLK
499.261     499.743         0.482           High Pulse Width  CLMA_66_224/CLK         M5/U3/q_out_1_0_areg[2]/opit_0_MUX4TO1Q/CLK
499.353     499.835         0.482           High Pulse Width  CLMA_66_212/CLK         M5/U3/q_out_1_0_areg[0]/opit_0_MUX4TO1Q/CLK
====================================================================================================

{keyboard_encoder|clk_50hz_i_inferred_clock} Minimum Pulse Width :
****************************************************************************************************
Slack       Actual Width    Require Width   Type              Location                Pin           
----------------------------------------------------------------------------------------------------
498.788     499.820         1.032           High Pulse Width  DRM_62_228/CLKB[0]      M4/u_keyboard_encoder_0/key_value_2_0_0/iGopDrm/CLKB
499.148     500.180         1.032           Low Pulse Width   DRM_62_228/CLKB[0]      M4/u_keyboard_encoder_0/key_value_2_0_0/iGopDrm/CLKB
499.324     499.806         0.482           High Pulse Width  CLMA_58_232/CLK         M4/u_keyboard_encoder_0/key_value_ff_2/opit_0/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
Flow Command: report_timing 
Peak memory: 380,964,864 bytes
Total CPU  time to report_timing completion : 8.547 sec
Total real time to report_timing completion : 10.000 sec
