Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Fri Oct  1 16:20:52 2021
| Host             : 21-10244 running 64-bit major release  (build 9200)
| Command          : report_power -file PRBS7_top_power_routed.rpt -pb PRBS7_top_power_summary_routed.pb -rpx PRBS7_top_power_routed.rpx
| Design           : PRBS7_top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.075        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.896        |
| Device Static (W)        | 0.178        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 83.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.101 |       18 |       --- |             --- |
| Slice Logic              |     0.031 |    35041 |       --- |             --- |
|   LUT as Logic           |     0.021 |     8994 |    203800 |            4.41 |
|   Register               |     0.004 |    18288 |    407600 |            4.49 |
|   LUT as Shift Register  |     0.003 |     1746 |     64000 |            2.73 |
|   CARRY4                 |     0.003 |      688 |     50950 |            1.35 |
|   BUFG                   |    <0.001 |       10 |        32 |           31.25 |
|   F7/F8 Muxes            |    <0.001 |      246 |    203800 |            0.12 |
|   LUT as Distributed RAM |    <0.001 |       40 |     64000 |            0.06 |
|   Others                 |     0.000 |     1576 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       208 |            0.48 |
| Signals                  |     0.047 |    26263 |       --- |             --- |
| Block RAM                |     0.026 |     54.5 |       445 |           12.25 |
| MMCM                     |     0.295 |        4 |        10 |           40.00 |
| I/O                      |     0.013 |       23 |       500 |            4.60 |
| GTX                      |     0.384 |        1 |        16 |            6.25 |
| Static Power             |     0.178 |          |           |                 |
| Total                    |     1.075 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.328 |       0.254 |      0.075 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.196 |       0.168 |      0.029 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.002 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.231 |       0.227 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.082 |       0.077 |      0.005 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                         | Domain                                                                                                                                   | Constraint (ns) |
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| RGMII_RXC                                                                                                     | RGMII_RXC                                                                                                                                |             8.0 |
| SMA_MGT_REFCLK_P                                                                                              | SMA_MGT_REFCLK_P                                                                                                                         |             6.3 |
| clkfbout                                                                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkfbout                                                       |             3.1 |
| clkfbout_1                                                                                                    | gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkfbout                                                       |             3.1 |
| clkout0                                                                                                       | gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout0                                                        |             6.3 |
| clkout0_1                                                                                                     | gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0                                                        |             6.3 |
| clkout1                                                                                                       | gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/clkout1                                                        |             3.1 |
| clkout1_1                                                                                                     | gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1                                                        |             3.1 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                     |            33.0 |
| gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_mdc                              | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/miim_clk_int |             inf |
| gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst_rgmii_tx_clk                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc                                   |             inf |
| gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/RXOUTCLK | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxoutclk_out                            |             3.1 |
| gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gtxe2_i/TXOUTCLK | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gtwizard_0_i/gt0_gtwizard_0_i/gt0_txoutclk_out                            |             3.1 |
+---------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| PRBS7_top                                |     0.896 |
|   PRBS_debug_inst0                       |     0.003 |
|   dataAligner                            |     0.023 |
|     map_inst                             |     0.001 |
|     prbsCKInst                           |     0.017 |
|   dbg_hub                                |     0.005 |
|     inst                                 |     0.005 |
|       BSCANID.u_xsdbm_id                 |     0.005 |
|   gig_eth_inst                           |     0.085 |
|     tcp_server_inst                      |     0.014 |
|       Inst_PACKET_PARSING                |     0.002 |
|       TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2 |     0.001 |
|       TCP_SERVER_X.Inst_TCP_TX           |     0.003 |
|       TCP_SERVER_X.Inst_TCP_TXBUF        |     0.004 |
|       TCP_SERVER_X.TCP_SERVER_001        |     0.004 |
|     trimac_fifo_block                    |     0.070 |
|       trimac_sup_block                   |     0.068 |
|       user_side_FIFO                     |     0.002 |
|   global_clock_reset_inst                |     0.064 |
|     clockwiz_inst                        |     0.057 |
|       inst                               |     0.057 |
|   gtwizard_0_exdes_i                     |     0.586 |
|     gtwizard_0_support_i                 |     0.586 |
|       gt_usrclk_source                   |     0.188 |
|       gtwizard_0_init_i                  |     0.397 |
|   prbs_source_check_inst_0               |     0.008 |
|   rev_map_inst                           |     0.001 |
|   u_ila_0                                |     0.063 |
|     inst                                 |     0.063 |
|       ila_core_inst                      |     0.063 |
|   u_ila_1                                |     0.020 |
|     inst                                 |     0.020 |
|       ila_core_inst                      |     0.020 |
|   u_ila_2                                |     0.033 |
|     inst                                 |     0.033 |
|       ila_core_inst                      |     0.033 |
|   vio_0_inst                             |     0.003 |
|     inst                                 |     0.003 |
|       U_XSDB_SLAVE                       |     0.002 |
+------------------------------------------+-----------+


