<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2832' type='void llvm::TargetLoweringBase::finalizeLowering(llvm::MachineFunction &amp; MF) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2828'>/// Execute target specific actions to finalize target lowering.
  /// This is used to set extra flags in MachineFrameInformation and freezing
  /// the set of reserved registers.
  /// The default implementation just freezes the set of reserved registers.</doc>
<use f='llvm/llvm/lib/CodeGen/FinalizeISel.cpp' l='74' u='c' c='_ZN12_GLOBAL__N_112FinalizeISel20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='243' u='c' c='_ZN4llvm17InstructionSelect20runOnMachineFunctionERNS_15MachineFunctionE'/>
<def f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='2187' ll='2189' type='void llvm::TargetLoweringBase::finalizeLowering(llvm::MachineFunction &amp; MF) const'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16658' c='_ZNK4llvm21AArch64TargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16660' u='c' c='_ZNK4llvm21AArch64TargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11450' c='_ZNK4llvm16SITargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11485' u='c' c='_ZNK4llvm16SITargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='19347' c='_ZNK4llvm17ARMTargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='19349' u='c' c='_ZNK4llvm17ARMTargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
