#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000f878f0 .scope module, "Forward_Unit" "Forward_Unit" 2 102;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "EX_MEM_RegisterRd";
    .port_info 1 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 2 /INPUT 5 "MEM_WB_RegisterRd";
    .port_info 3 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 4 /INPUT 5 "ID_EX_RegisterRt";
    .port_info 5 /INPUT 5 "ID_EX_RegisterRs";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
o0000000000f8bf88 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f83c60_0 .net "EX_MEM_RegWrite", 0 0, o0000000000f8bf88;  0 drivers
o0000000000f8bfb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000000f7db50_0 .net "EX_MEM_RegisterRd", 4 0, o0000000000f8bfb8;  0 drivers
v0000000000f83d00_0 .var "ForwardA", 1 0;
v0000000000f42d40_0 .var "ForwardB", 1 0;
o0000000000f8c048 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000000f42de0_0 .net "ID_EX_RegisterRs", 4 0, o0000000000f8c048;  0 drivers
o0000000000f8c078 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000000f42e80_0 .net "ID_EX_RegisterRt", 4 0, o0000000000f8c078;  0 drivers
o0000000000f8c0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f42f20_0 .net "MEM_WB_RegWrite", 0 0, o0000000000f8c0a8;  0 drivers
o0000000000f8c0d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000000f42fc0_0 .net "MEM_WB_RegisterRd", 4 0, o0000000000f8c0d8;  0 drivers
E_0000000000f6ab20/0 .event edge, v0000000000f42f20_0, v0000000000f42fc0_0, v0000000000f42de0_0, v0000000000f7db50_0;
E_0000000000f6ab20/1 .event edge, v0000000000f83c60_0, v0000000000f42e80_0;
E_0000000000f6ab20 .event/or E_0000000000f6ab20/0, E_0000000000f6ab20/1;
S_0000000000f87a80 .scope module, "Hazard_Unit" "Hazard_Unit" 2 147;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ID_EX_RegisterRt";
    .port_info 1 /INPUT 1 "ID_EX_MemRead";
    .port_info 2 /INPUT 5 "IF_ID_RegisterRs";
    .port_info 3 /INPUT 5 "IF_ID_RegisterRt";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "IDEX_Control";
    .port_info 6 /OUTPUT 1 "IFID_Write";
v0000000000f43060_0 .var "IDEX_Control", 0 0;
o0000000000f8c2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f72bb0_0 .net "ID_EX_MemRead", 0 0, o0000000000f8c2b8;  0 drivers
o0000000000f8c2e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000000f738d0_0 .net "ID_EX_RegisterRt", 4 0, o0000000000f8c2e8;  0 drivers
v0000000000f73330_0 .var "IFID_Write", 0 0;
o0000000000f8c348 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000000f72e30_0 .net "IF_ID_RegisterRs", 4 0, o0000000000f8c348;  0 drivers
o0000000000f8c378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000000f730b0_0 .net "IF_ID_RegisterRt", 4 0, o0000000000f8c378;  0 drivers
v0000000000f73010_0 .var "PCWrite", 0 0;
E_0000000000f6ac60 .event edge, v0000000000f72bb0_0, v0000000000f738d0_0, v0000000000f72e30_0, v0000000000f730b0_0;
S_0000000000f83940 .scope module, "control_alu" "control_alu" 2 175;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "ALUOp";
    .port_info 1 /INPUT 2 "ALUcntrl";
    .port_info 2 /INPUT 6 "func";
v0000000000f736f0_0 .var "ALUOp", 3 0;
o0000000000f8c558 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000f733d0_0 .net "ALUcntrl", 1 0, o0000000000f8c558;  0 drivers
o0000000000f8c588 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000000000f72c50_0 .net "func", 5 0, o0000000000f8c588;  0 drivers
E_0000000000f6ad60 .event edge, v0000000000f72c50_0, v0000000000f733d0_0;
S_0000000000f83ad0 .scope module, "control_main" "control_main" 2 7;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "RegDst";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUcntrl";
    .port_info 8 /INPUT 6 "opcode";
v0000000000f73150_0 .var "ALUSrc", 0 0;
v0000000000f73790_0 .var "ALUcntrl", 1 0;
v0000000000f72b10_0 .var "Branch", 0 0;
v0000000000f72ed0_0 .var "MemRead", 0 0;
v0000000000f73470_0 .var "MemToReg", 0 0;
v0000000000f73650_0 .var "MemWrite", 0 0;
v0000000000f72f70_0 .var "RegDst", 0 0;
v0000000000f731f0_0 .var "RegWrite", 0 0;
o0000000000f8c7c8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000000000f73510_0 .net "opcode", 5 0, o0000000000f8c7c8;  0 drivers
E_0000000000f6aae0 .event edge, v0000000000f73510_0;
    .scope S_0000000000f878f0;
T_0 ;
    %wait E_0000000000f6ab20;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %assign/vec4 v0000000000f42d40_0, 0;
    %assign/vec4 v0000000000f83d00_0, 0;
    %load/vec4 v0000000000f42f20_0;
    %load/vec4 v0000000000f42fc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f42fc0_0;
    %load/vec4 v0000000000f42de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f42fc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f7db50_0;
    %load/vec4 v0000000000f42de0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000000000f83c60_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000f83d00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000f83c60_0;
    %load/vec4 v0000000000f7db50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f7db50_0;
    %load/vec4 v0000000000f42de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f7db50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000000f83d00_0, 0;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0000000000f42f20_0;
    %load/vec4 v0000000000f42fc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f42fc0_0;
    %load/vec4 v0000000000f42e80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f42fc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f7db50_0;
    %load/vec4 v0000000000f42e80_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000000000f83c60_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000000f42d40_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000000000f83c60_0;
    %load/vec4 v0000000000f7db50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f7db50_0;
    %load/vec4 v0000000000f42e80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000f7db50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000000f42d40_0, 0;
T_0.6 ;
T_0.5 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000f87a80;
T_1 ;
    %wait E_0000000000f6ac60;
    %load/vec4 v0000000000f72bb0_0;
    %load/vec4 v0000000000f738d0_0;
    %load/vec4 v0000000000f72e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000f738d0_0;
    %load/vec4 v0000000000f730b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f73010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f73330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f43060_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f73010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f73330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000f43060_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000f83940;
T_2 ;
    %wait E_0000000000f6ad60;
    %load/vec4 v0000000000f733d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000f736f0_0, 0, 4;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0000000000f72c50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000f736f0_0, 0, 4;
    %jmp T_2.14;
T_2.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000f736f0_0, 0, 4;
    %jmp T_2.14;
T_2.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000f736f0_0, 0, 4;
    %jmp T_2.14;
T_2.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000f736f0_0, 0, 4;
    %jmp T_2.14;
T_2.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000f736f0_0, 0, 4;
    %jmp T_2.14;
T_2.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000000000f736f0_0, 0, 4;
    %jmp T_2.14;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000000f736f0_0, 0, 4;
    %jmp T_2.14;
T_2.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000000f736f0_0, 0, 4;
    %jmp T_2.14;
T_2.12 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000000000f736f0_0, 0, 4;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000f736f0_0, 0, 4;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000f736f0_0, 0, 4;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000f83ad0;
T_3 ;
    %wait E_0000000000f6aae0;
    %load/vec4 v0000000000f73510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000f731f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000f72f70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000f73150_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000f72b10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000f73650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72ed0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000f73470_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000000000f73790_0, 0, 2;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f731f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f72f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f73150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f73650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f73470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000f73790_0, 0, 2;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f731f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f73150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f73650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f72ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f73470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000f73790_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f731f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000f72f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f73150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f73650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72ed0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000f73470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000f73790_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f731f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000f72f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f73150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f72b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f73650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72ed0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000f73470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000f73790_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f731f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000f72f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f73150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f72b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f73650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72ed0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000f73470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000f73790_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f731f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f73150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f73650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f73470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000f73790_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "control.v";
