Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 08:10:46 2018
| Host         : DESKTOP-ECK2RKS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file convolve_timing_summary_routed.rpt -rpx convolve_timing_summary_routed.rpx
| Design       : convolve
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.412        0.000                      0                 4286        0.046        0.000                      0                 4286        3.500        0.000                       0                   896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.412        0.000                      0                 4286        0.046        0.000                      0                 4286        3.500        0.000                       0                   896  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 reg_396_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp18_reg_1611_reg/C[26]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 4.359ns (60.388%)  route 2.859ns (39.612%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 9.583 - 8.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.684     1.684    ap_clk
    SLICE_X10Y44         FDRE                                         r  reg_396_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     2.202 r  reg_396_reg[15]/Q
                         net (fo=45, routed)          1.453     3.655    convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/b_cvt[15]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[16]_P[15])
                                                      3.841     7.496 r  convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.406     8.902    tmp_22_2_1_2_fu_954_p2[15]
    DSP48_X0Y21          DSP48E1                                      r  tmp18_reg_1611_reg/C[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.583     9.583    ap_clk
    DSP48_X0Y21          DSP48E1                                      r  tmp18_reg_1611_reg/CLK
                         clock pessimism              0.000     9.583    
                         clock uncertainty           -0.035     9.547    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_C[26])
                                                     -0.233     9.314    tmp18_reg_1611_reg
  -------------------------------------------------------------------
                         required time                          9.314    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 tmp_21_0_1_2_reg_1377_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp11_reg_1519_reg/C[24]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 4.174ns (57.627%)  route 3.069ns (42.373%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 9.584 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.657     1.657    ap_clk
    SLICE_X28Y61         FDRE                                         r  tmp_21_0_1_2_reg_1377_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  tmp_21_0_1_2_reg_1377_reg[7]/Q
                         net (fo=44, routed)          1.529     3.704    convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/a_cvt[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.656     7.360 r  convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.540     8.900    tmp_22_1_1_2_fu_906_p2[15]
    DSP48_X0Y20          DSP48E1                                      r  tmp11_reg_1519_reg/C[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.584     9.584    ap_clk
    DSP48_X0Y20          DSP48E1                                      r  tmp11_reg_1519_reg/CLK
                         clock pessimism              0.014     9.598    
                         clock uncertainty           -0.035     9.562    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_C[24])
                                                     -0.233     9.329    tmp11_reg_1519_reg
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 tmp_21_0_1_2_reg_1377_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp11_reg_1519_reg/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 4.174ns (57.725%)  route 3.057ns (42.275%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 9.584 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.657     1.657    ap_clk
    SLICE_X28Y61         FDRE                                         r  tmp_21_0_1_2_reg_1377_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  tmp_21_0_1_2_reg_1377_reg[7]/Q
                         net (fo=44, routed)          1.529     3.704    convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/a_cvt[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.656     7.360 r  convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.528     8.888    tmp_22_1_1_2_fu_906_p2[15]
    DSP48_X0Y20          DSP48E1                                      r  tmp11_reg_1519_reg/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.584     9.584    ap_clk
    DSP48_X0Y20          DSP48E1                                      r  tmp11_reg_1519_reg/CLK
                         clock pessimism              0.014     9.598    
                         clock uncertainty           -0.035     9.562    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -0.233     9.329    tmp11_reg_1519_reg
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 tmp4_reg_1448_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 2.125ns (30.822%)  route 4.769ns (69.178%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.745     1.745    ap_clk
    DSP48_X1Y25          DSP48E1                                      r  tmp4_reg_1448_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     2.179 r  tmp4_reg_1448_reg/P[2]
                         net (fo=1, routed)           1.936     4.115    convolve_conv_s_axi_U/int_out_r/tmp4_reg_1448_reg[2]
    SLICE_X20Y37         LUT5 (Prop_lut5_I2_O)        0.124     4.239 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_151__0/O
                         net (fo=1, routed)           0.307     4.546    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_151__0_n_0
    SLICE_X20Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.670 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_103/O
                         net (fo=2, routed)           0.895     5.565    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_103_n_0
    SLICE_X18Y33         LUT3 (Prop_lut3_I1_O)        0.153     5.718 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_55__0/O
                         net (fo=2, routed)           0.690     6.408    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_55__0_n_0
    SLICE_X18Y33         LUT4 (Prop_lut4_I3_O)        0.327     6.735 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_58__0/O
                         net (fo=1, routed)           0.000     6.735    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_58__0_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.136 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.136    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_16__0_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.250    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_15__0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.364    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_14__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.698 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_13__0/O[1]
                         net (fo=2, routed)           0.941     8.639    convolve_conv_s_axi_U/int_out_r/out_r_d0[13]
    RAMB36_X0Y6          RAMB36E1                                     r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.544     9.544    convolve_conv_s_axi_U/int_out_r/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     9.544    
                         clock uncertainty           -0.035     9.509    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.420     9.089    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 tmp4_reg_1448_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.889ns  (logic 2.104ns (30.543%)  route 4.785ns (69.457%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.544 - 8.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.745     1.745    ap_clk
    DSP48_X1Y25          DSP48E1                                      r  tmp4_reg_1448_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     2.179 r  tmp4_reg_1448_reg/P[2]
                         net (fo=1, routed)           1.936     4.115    convolve_conv_s_axi_U/int_out_r/tmp4_reg_1448_reg[2]
    SLICE_X20Y37         LUT5 (Prop_lut5_I2_O)        0.124     4.239 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_151__0/O
                         net (fo=1, routed)           0.307     4.546    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_151__0_n_0
    SLICE_X20Y36         LUT5 (Prop_lut5_I0_O)        0.124     4.670 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_103/O
                         net (fo=2, routed)           0.895     5.565    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_103_n_0
    SLICE_X18Y33         LUT3 (Prop_lut3_I1_O)        0.153     5.718 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_55__0/O
                         net (fo=2, routed)           0.690     6.408    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_55__0_n_0
    SLICE_X18Y33         LUT4 (Prop_lut4_I3_O)        0.327     6.735 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_58__0/O
                         net (fo=1, routed)           0.000     6.735    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_58__0_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.136 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.136    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_16__0_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.250 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.250    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_15__0_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.364 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.364    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_14__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.677 r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0_i_13__0/O[3]
                         net (fo=2, routed)           0.956     8.633    convolve_conv_s_axi_U/int_out_r/out_r_d0[15]
    RAMB36_X0Y6          RAMB36E1                                     r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.544     9.544    convolve_conv_s_axi_U/int_out_r/ap_clk
    RAMB36_X0Y6          RAMB36E1                                     r  convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0/CLKARDCLK
                         clock pessimism              0.000     9.544    
                         clock uncertainty           -0.035     9.509    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.423     9.086    convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0
  -------------------------------------------------------------------
                         required time                          9.086    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 reg_396_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp18_reg_1611_reg/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 4.359ns (60.804%)  route 2.810ns (39.196%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 9.583 - 8.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.684     1.684    ap_clk
    SLICE_X10Y44         FDRE                                         r  reg_396_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     2.202 r  reg_396_reg[15]/Q
                         net (fo=45, routed)          1.453     3.655    convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/b_cvt[15]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[16]_P[15])
                                                      3.841     7.496 r  convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.357     8.853    tmp_22_2_1_2_fu_954_p2[15]
    DSP48_X0Y21          DSP48E1                                      r  tmp18_reg_1611_reg/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.583     9.583    ap_clk
    DSP48_X0Y21          DSP48E1                                      r  tmp18_reg_1611_reg/CLK
                         clock pessimism              0.000     9.583    
                         clock uncertainty           -0.035     9.547    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_C[20])
                                                     -0.233     9.314    tmp18_reg_1611_reg
  -------------------------------------------------------------------
                         required time                          9.314    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 tmp_21_0_1_2_reg_1377_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp11_reg_1519_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 4.174ns (57.989%)  route 3.024ns (42.011%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 9.584 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.657     1.657    ap_clk
    SLICE_X28Y61         FDRE                                         r  tmp_21_0_1_2_reg_1377_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  tmp_21_0_1_2_reg_1377_reg[7]/Q
                         net (fo=44, routed)          1.529     3.704    convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/a_cvt[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.656     7.360 r  convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.495     8.855    tmp_22_1_1_2_fu_906_p2[15]
    DSP48_X0Y20          DSP48E1                                      r  tmp11_reg_1519_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.584     9.584    ap_clk
    DSP48_X0Y20          DSP48E1                                      r  tmp11_reg_1519_reg/CLK
                         clock pessimism              0.014     9.598    
                         clock uncertainty           -0.035     9.562    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -0.233     9.329    tmp11_reg_1519_reg
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 tmp_21_0_1_2_reg_1377_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp11_reg_1519_reg/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 4.174ns (57.989%)  route 3.024ns (42.011%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 9.584 - 8.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.657     1.657    ap_clk
    SLICE_X28Y61         FDRE                                         r  tmp_21_0_1_2_reg_1377_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  tmp_21_0_1_2_reg_1377_reg[7]/Q
                         net (fo=44, routed)          1.529     3.704    convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/a_cvt[7]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.656     7.360 r  convolve_mul_mul_cud_U16/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.495     8.855    tmp_22_1_1_2_fu_906_p2[15]
    DSP48_X0Y20          DSP48E1                                      r  tmp11_reg_1519_reg/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.584     9.584    ap_clk
    DSP48_X0Y20          DSP48E1                                      r  tmp11_reg_1519_reg/CLK
                         clock pessimism              0.014     9.598    
                         clock uncertainty           -0.035     9.562    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -0.233     9.329    tmp11_reg_1519_reg
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 reg_396_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp18_reg_1611_reg/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 4.359ns (61.039%)  route 2.782ns (38.961%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 9.583 - 8.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.684     1.684    ap_clk
    SLICE_X10Y44         FDRE                                         r  reg_396_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.518     2.202 r  reg_396_reg[15]/Q
                         net (fo=45, routed)          1.453     3.655    convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/b_cvt[15]
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_A[16]_P[15])
                                                      3.841     7.496 r  convolve_mul_mul_cud_U25/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.329     8.825    tmp_22_2_1_2_fu_954_p2[15]
    DSP48_X0Y21          DSP48E1                                      r  tmp18_reg_1611_reg/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.583     9.583    ap_clk
    DSP48_X0Y21          DSP48E1                                      r  tmp18_reg_1611_reg/CLK
                         clock pessimism              0.000     9.583    
                         clock uncertainty           -0.035     9.547    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_C[28])
                                                     -0.233     9.314    tmp18_reg_1611_reg
  -------------------------------------------------------------------
                         required time                          9.314    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 tmp_21_0_1_reg_1364_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.152ns  (logic 4.308ns (60.239%)  route 2.844ns (39.761%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 9.585 - 8.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.669     1.669    ap_clk
    SLICE_X30Y16         FDRE                                         r  tmp_21_0_1_reg_1364_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.478     2.147 r  tmp_21_0_1_reg_1364_reg[7]/Q
                         net (fo=44, routed)          1.603     3.750    convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/a_cvt[7]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_B[9]_P[15])
                                                      3.830     7.580 r  convolve_mul_mul_cud_U31/convolve_mul_mul_cud_DSP48_0_U/in00/P[15]
                         net (fo=33, routed)          1.241     8.821    convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/out[15]
    DSP48_X0Y9           DSP48E1                                      r  convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=898, unset)          1.585     9.585    convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p/CLK
                         clock pessimism              0.013     9.598    
                         clock uncertainty           -0.035     9.562    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -0.233     9.329    convolve_mac_muladEe_U33/convolve_mac_muladEe_DSP48_1_U/p
  -------------------------------------------------------------------
                         required time                          9.329    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  0.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 col_offset_0_2_cast_s_reg_1285_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_addr_1_reg_1305_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.033%)  route 0.160ns (38.967%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.552     0.552    ap_clk
    SLICE_X23Y20         FDRE                                         r  col_offset_0_2_cast_s_reg_1285_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  col_offset_0_2_cast_s_reg_1285_reg[5]/Q
                         net (fo=2, routed)           0.160     0.853    col_offset_0_2_cast_s_reg_1285[5]
    SLICE_X21Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.898 r  out_addr_1_reg_1305[7]_i_4/O
                         net (fo=1, routed)           0.000     0.898    out_addr_1_reg_1305[7]_i_4_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.963 r  out_addr_1_reg_1305_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000     0.963    data13[5]
    SLICE_X21Y21         FDRE                                         r  out_addr_1_reg_1305_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.820     0.820    ap_clk
    SLICE_X21Y21         FDRE                                         r  out_addr_1_reg_1305_reg[5]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.102     0.917    out_addr_1_reg_1305_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 col_offset_2_2_reg_1539_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp_3_8_reg_1561_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.226ns (54.666%)  route 0.187ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.554     0.554    ap_clk
    SLICE_X22Y18         FDRE                                         r  col_offset_2_2_reg_1539_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.128     0.682 f  col_offset_2_2_reg_1539_reg[1]/Q
                         net (fo=3, routed)           0.187     0.869    col_offset_2_2_reg_1539_reg_n_0_[1]
    SLICE_X19Y18         LUT6 (Prop_lut6_I5_O)        0.098     0.967 r  tmp_3_8_reg_1561[0]_i_1/O
                         net (fo=1, routed)           0.000     0.967    tmp_3_8_fu_688_p2
    SLICE_X19Y18         FDRE                                         r  tmp_3_8_reg_1561_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.823     0.823    ap_clk
    SLICE_X19Y18         FDRE                                         r  tmp_3_8_reg_1561_reg[0]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.091     0.909    tmp_3_8_reg_1561_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_CS_fsm_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.626%)  route 0.266ns (65.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.555     0.555    ap_clk
    SLICE_X23Y32         FDRE                                         r  ap_CS_fsm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  ap_CS_fsm_reg[13]/Q
                         net (fo=54, routed)          0.266     0.962    ap_CS_fsm_state14
    SLICE_X21Y36         FDRE                                         r  ap_CS_fsm_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.827     0.827    ap_clk
    SLICE_X21Y36         FDRE                                         r  ap_CS_fsm_reg[14]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.070     0.892    ap_CS_fsm_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmp18_reg_1611_reg/CEC
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.632%)  route 0.310ns (65.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.562     0.562    ap_clk
    SLICE_X20Y49         FDRE                                         r  ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  ap_CS_fsm_reg[30]/Q
                         net (fo=3, routed)           0.310     1.036    ap_CS_fsm_state31
    DSP48_X0Y21          DSP48E1                                      r  tmp18_reg_1611_reg/CEC
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.920     0.920    ap_clk
    DSP48_X0Y21          DSP48E1                                      r  tmp18_reg_1611_reg/CLK
                         clock pessimism              0.000     0.920    
    DSP48_X0Y21          DSP48E1 (Hold_dsp48e1_CLK_CEC)
                                                      0.044     0.964    tmp18_reg_1611_reg
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 col_offset_0_2_cast_s_reg_1285_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_addr_1_reg_1305_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.252ns (54.319%)  route 0.212ns (45.681%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.552     0.552    ap_clk
    SLICE_X23Y20         FDRE                                         r  col_offset_0_2_cast_s_reg_1285_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  col_offset_0_2_cast_s_reg_1285_reg[2]/Q
                         net (fo=2, routed)           0.212     0.905    col_offset_0_2_cast_s_reg_1285[2]
    SLICE_X21Y20         LUT2 (Prop_lut2_I1_O)        0.045     0.950 r  out_addr_1_reg_1305[3]_i_3/O
                         net (fo=1, routed)           0.000     0.950    out_addr_1_reg_1305[3]_i_3_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.016 r  out_addr_1_reg_1305_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.016    data13[2]
    SLICE_X21Y20         FDRE                                         r  out_addr_1_reg_1305_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.821     0.821    ap_clk
    SLICE_X21Y20         FDRE                                         r  out_addr_1_reg_1305_reg[2]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)         0.102     0.918    out_addr_1_reg_1305_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_CS_fsm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.283%)  route 0.296ns (67.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.557     0.557    ap_clk
    SLICE_X21Y36         FDRE                                         r  ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ap_CS_fsm_reg[14]/Q
                         net (fo=39, routed)          0.296     0.994    ap_CS_fsm_state15
    SLICE_X23Y32         FDRE                                         r  ap_CS_fsm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.822     0.822    ap_clk
    SLICE_X23Y32         FDRE                                         r  ap_CS_fsm_reg[15]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.070     0.887    ap_CS_fsm_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_CS_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.554     0.554    ap_clk
    SLICE_X18Y27         FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y27         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ap_CS_fsm_reg[3]/Q
                         net (fo=1, routed)           0.065     0.760    ap_CS_fsm_reg_n_0_[3]
    SLICE_X18Y27         FDRE                                         r  ap_CS_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.820     0.820    ap_clk
    SLICE_X18Y27         FDRE                                         r  ap_CS_fsm_reg[4]/C
                         clock pessimism             -0.253     0.567    
    SLICE_X18Y27         FDRE (Hold_fdre_C_D)         0.075     0.642    ap_CS_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 col_offset_0_2_cast_s_reg_1285_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_addr_1_reg_1305_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.285ns (57.352%)  route 0.212ns (42.648%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.552     0.552    ap_clk
    SLICE_X23Y20         FDRE                                         r  col_offset_0_2_cast_s_reg_1285_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  col_offset_0_2_cast_s_reg_1285_reg[2]/Q
                         net (fo=2, routed)           0.212     0.905    col_offset_0_2_cast_s_reg_1285[2]
    SLICE_X21Y20         LUT2 (Prop_lut2_I1_O)        0.045     0.950 r  out_addr_1_reg_1305[3]_i_3/O
                         net (fo=1, routed)           0.000     0.950    out_addr_1_reg_1305[3]_i_3_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.049 r  out_addr_1_reg_1305_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.049    data13[3]
    SLICE_X21Y20         FDRE                                         r  out_addr_1_reg_1305_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.821     0.821    ap_clk
    SLICE_X21Y20         FDRE                                         r  out_addr_1_reg_1305_reg[3]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X21Y20         FDRE (Hold_fdre_C_D)         0.102     0.918    out_addr_1_reg_1305_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 col_offset_0_2_cast_s_reg_1285_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_addr_1_reg_1305_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.338ns (67.837%)  route 0.160ns (32.163%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.552     0.552    ap_clk
    SLICE_X23Y20         FDRE                                         r  col_offset_0_2_cast_s_reg_1285_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y20         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  col_offset_0_2_cast_s_reg_1285_reg[5]/Q
                         net (fo=2, routed)           0.160     0.853    col_offset_0_2_cast_s_reg_1285[5]
    SLICE_X21Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.898 r  out_addr_1_reg_1305[7]_i_4/O
                         net (fo=1, routed)           0.000     0.898    out_addr_1_reg_1305[7]_i_4_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     1.050 r  out_addr_1_reg_1305_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.050    data13[6]
    SLICE_X21Y21         FDRE                                         r  out_addr_1_reg_1305_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.820     0.820    ap_clk
    SLICE_X21Y21         FDRE                                         r  out_addr_1_reg_1305_reg[6]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.102     0.917    out_addr_1_reg_1305_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 col_offset_4_2_reg_1725_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_reg_376_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.555     0.555    ap_clk
    SLICE_X27Y20         FDRE                                         r  col_offset_4_2_reg_1725_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  col_offset_4_2_reg_1725_reg[1]/Q
                         net (fo=1, routed)           0.057     0.753    col_offset_4_2_reg_1725[1]
    SLICE_X26Y20         FDRE                                         r  c_reg_376_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=898, unset)          0.822     0.822    ap_clk
    SLICE_X26Y20         FDRE                                         r  c_reg_376_reg[1]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X26Y20         FDRE (Hold_fdre_C_D)         0.047     0.616    c_reg_376_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y15   tmp12_reg_1524_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y17   tmp25_reg_1700_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y13   tmp33_reg_1775_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y21   tmp18_reg_1611_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y19   tmp26_reg_1705_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y25   tmp4_reg_1448_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y23   tmp19_reg_1616_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y14   tmp32_reg_1755_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y19   tmp5_reg_1453_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y20   tmp11_reg_1519_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y36  ap_CS_fsm_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y30  convolve_mul_6ns_bkb_U0/convolve_mul_6ns_bkb_MulnS_0_U/p_tmp_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y26  tmp21_reg_1648_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y26  tmp21_reg_1648_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y26  tmp21_reg_1648_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y26  tmp21_reg_1648_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y27  tmp21_reg_1648_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y27  tmp21_reg_1648_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y27  tmp21_reg_1648_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X11Y27  tmp21_reg_1648_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X23Y32  ap_CS_fsm_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X23Y32  ap_CS_fsm_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X23Y32  ap_CS_fsm_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y32  ap_CS_fsm_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y32  ap_CS_fsm_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y32  ap_CS_fsm_reg[28]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y32  ap_CS_fsm_reg[29]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y60  tmp_21_0_1_2_reg_1377_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y60  tmp_21_0_1_2_reg_1377_reg[5]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X22Y60  tmp_21_0_1_2_reg_1377_reg[6]/C



