<stg><name>qrc_decoder</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader7.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([441 x i8]* %pdata) nounwind, !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader7.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %dataout) nounwind, !map !116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @qrc_decoder_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 21, i64 21) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0">
<![CDATA[
.preheader7.preheader:4  unreachable

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="7" name="pdata" dir="3" iftype="1">
<core>NULL</core><StgValue><ssdm name="pdata"/></StgValue>
</port>
<port id="8" name="dataout" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dataout"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="10" from="_ssdm_op_SpecBitsMap" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="11" from="pdata" to="StgValue_2" fromId="7" toId="2">
</dataflow>
<dataflow id="12" from="_ssdm_op_SpecBitsMap" to="StgValue_3" fromId="9" toId="3">
</dataflow>
<dataflow id="13" from="dataout" to="StgValue_3" fromId="8" toId="3">
</dataflow>
<dataflow id="15" from="_ssdm_op_SpecTopModule" to="StgValue_4" fromId="14" toId="4">
</dataflow>
<dataflow id="17" from="qrc_decoder_str" to="StgValue_4" fromId="16" toId="4">
</dataflow>
<dataflow id="19" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="18" toId="5">
</dataflow>
<dataflow id="21" from="StgValue_20" to="empty" fromId="20" toId="5">
</dataflow>
<dataflow id="22" from="StgValue_20" to="empty" fromId="20" toId="5">
</dataflow>
<dataflow id="23" from="StgValue_20" to="empty" fromId="20" toId="5">
</dataflow>
</dataflows>


</stg>
