{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/compdec.html", "content": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/compdec.html\" --><title>VHDL Reference Guide - Component Declaration</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/compdec.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/compdec.html</a>. It is a snapshot of the page as it appeared on Oct 15, 2009 21:31:13 GMT. The <a href=\"http://www.vdlande.com/VHDL/compdec.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:FOmGtEkNCokJ:www.vdlande.com/VHDL/compdec.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight: bold;\">reference</span>&nbsp;<span style=\"font-weight: bold;\">guide</span>&nbsp;<span style=\"font-weight: bold;\">vdlande</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>Component Declaration</b></caption>\n<tbody><tr><td colspan=\"3\"><hr></td></tr>\n<tr>\n<td bgcolor=\"lightcyan\">Declaration</td>\n<td>---- used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Architecture<br>Package</td>\n</tr>\n</tbody></table>\n\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"40%\">\n<tbody><tr>\n<td><pre><b>component</b> component_name\n    <b>generic</b> (generic_list);\t\n    <b>port</b> (port_list);\n<b>end component</b>;\n</pre></td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\nSee LRM sections 4.5, 1.1.1.1 and 1.1.1.2\n\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td>The port list must define the name, the mode (i.e.direction) and the\ntype of each port on the component.<pre>component HALFADD\n  port(A,B : in bit;\n       SUM, CARRY : out bit);\nend component;\n</pre></td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"50%\">\n<tbody><tr>\n<td>A component declaration does not define the entity-architecture pair\nto be bound to each instance, or even the ports on the entity. These are\ndefined by the <b>configuration</b>\n</td>\n</tr>\n</tbody></table><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"80%\">\n<tbody><tr>\n<td>In an architecture, components must be declared before the\n<b>begin</b> statement:<pre>architecture STRUCTURAL of FULLADD is\n  -- (local signal declarations here)\n  component ORGATE\n    port (A,B : in  bit;\n            Z : out bit);\n  end component;\n  -- (other component declarations)\nbegin\n  -- the architecture contents\nend STRUCTURAL;\n</pre></td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"right\">\n<table border=\"1\" cellpadding=\"5\" width=\"50%\">\n<tbody><tr>\n<td>A component declared in a package is visible in any architecture\nwhich uses the package, and need not be declared again.</td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"80%\">\n<tbody><tr>\n<td>For a component with generics, these must be declared before the\nports. They do not have a mode, as by definition they can only pass\ninformation into the entity:<pre>component PARITY\n  generic (N : integer);\n  port    (A : in  std_ulogic_vector\n                       (N-1 downto 0);\n         ODD : out std_ulogic);\nend component;\n</pre></td>\n</tr>\n</tbody></table>\n</div>\n\n\n\n<div align=\"center\">\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<b>Component</b> declarations are supported for synthesis, providing the\nport types are acceptable to the logic synthesis tool. Usually, only\ngenerics of type integer are supported. Whether a synthesis tool will\n\"flatten through\" a component, treat is as a \"black box\", or recognise\nit as a primitive is usually under the user's control.\n\n<div align=\"center\">\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n\nIn <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93., an entity-architecture pair can be instantiated directly.\nIn this case a component declaration is not required. This is more\ncompact, but does not allow the flexibility of configuration.\n</p><p>\nIn <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93, the component name may be followed by the keyword <b>is</b>,\nfor clarity and consistancy. also the keywords <b>end component</b> may\nbe followed by a repetition of the component name:</p><pre>component component_name is\n\tport (port list);\nend component component_name;\n</pre>\n\n</div>\n\n<hr width=\"80%\">\n</div></body></html>", "encoding": "ascii"}