MODULE main

	VAR
		gate1 : inverter(gate3.output);
		gate2 : inverter(gate1.output);
		gate3 : inverter(gate2.output);

MODULE inverter(input)
	VAR
		output : boolean;
	INIT
		output = FALSE
	TRANS
		next(output) = !input | next(output) = output

