## This repository contains following laboratory experiments:
  * Design of an Arithmetic Circuit
  * Design of an Arithmetic Logic Unit (ALU)
  * Data Transferring From One Tri-state Buffer Register to Another Through Bus
  * Introduction to Verilog Programming
  
## Each experiment contains the following materials:
  * Circuit (.circ file)
  * Demo Video of circuit
  * Report on the experiment
  * Sequencial screenshots of circuit design
