# Output products list for <xilinx_mig>
_xmsgs\pn_parser.xmsgs
xilinx_mig.gise
xilinx_mig.veo
xilinx_mig.xco
xilinx_mig.xise
xilinx_mig\docs\ds186.pdf
xilinx_mig\docs\ug406.pdf
xilinx_mig\example_design\datasheet.txt
xilinx_mig\example_design\log.txt
xilinx_mig\example_design\mig.prj
xilinx_mig\example_design\par\bitgen_options.ut
xilinx_mig\example_design\par\constraints.xcf
xilinx_mig\example_design\par\create_ise.bat
xilinx_mig\example_design\par\example_top.cdc
xilinx_mig\example_design\par\example_top.ucf
xilinx_mig\example_design\par\icon5_cg.xco
xilinx_mig\example_design\par\ila384_8_cg.xco
xilinx_mig\example_design\par\ise_flow.bat
xilinx_mig\example_design\par\makeproj.bat
xilinx_mig\example_design\par\readme.txt
xilinx_mig\example_design\par\rem_files.bat
xilinx_mig\example_design\par\set_ise_prop.tcl
xilinx_mig\example_design\par\vio_async_in256_cg.xco
xilinx_mig\example_design\par\vio_sync_out32_cg.xco
xilinx_mig\example_design\par\xst_options.txt
xilinx_mig\example_design\rtl\controller\arb_mux.v
xilinx_mig\example_design\rtl\controller\arb_row_col.v
xilinx_mig\example_design\rtl\controller\arb_select.v
xilinx_mig\example_design\rtl\controller\bank_cntrl.v
xilinx_mig\example_design\rtl\controller\bank_common.v
xilinx_mig\example_design\rtl\controller\bank_compare.v
xilinx_mig\example_design\rtl\controller\bank_mach.v
xilinx_mig\example_design\rtl\controller\bank_queue.v
xilinx_mig\example_design\rtl\controller\bank_state.v
xilinx_mig\example_design\rtl\controller\col_mach.v
xilinx_mig\example_design\rtl\controller\mc.v
xilinx_mig\example_design\rtl\controller\rank_cntrl.v
xilinx_mig\example_design\rtl\controller\rank_common.v
xilinx_mig\example_design\rtl\controller\rank_mach.v
xilinx_mig\example_design\rtl\controller\round_robin_arb.v
xilinx_mig\example_design\rtl\ecc\ecc_buf.v
xilinx_mig\example_design\rtl\ecc\ecc_dec_fix.v
xilinx_mig\example_design\rtl\ecc\ecc_gen.v
xilinx_mig\example_design\rtl\ecc\ecc_merge_enc.v
xilinx_mig\example_design\rtl\ip_top\clk_ibuf.v
xilinx_mig\example_design\rtl\ip_top\ddr2_ddr3_chipscope.v
xilinx_mig\example_design\rtl\ip_top\example_top.v
xilinx_mig\example_design\rtl\ip_top\infrastructure.v
xilinx_mig\example_design\rtl\ip_top\iodelay_ctrl.v
xilinx_mig\example_design\rtl\ip_top\mem_intfc.v
xilinx_mig\example_design\rtl\ip_top\memc_ui_top.v
xilinx_mig\example_design\rtl\phy\circ_buffer.v
xilinx_mig\example_design\rtl\phy\phy_ck_iob.v
xilinx_mig\example_design\rtl\phy\phy_clock_io.v
xilinx_mig\example_design\rtl\phy\phy_control_io.v
xilinx_mig\example_design\rtl\phy\phy_data_io.v
xilinx_mig\example_design\rtl\phy\phy_dly_ctrl.v
xilinx_mig\example_design\rtl\phy\phy_dm_iob.v
xilinx_mig\example_design\rtl\phy\phy_dq_iob.v
xilinx_mig\example_design\rtl\phy\phy_dqs_iob.v
xilinx_mig\example_design\rtl\phy\phy_init.v
xilinx_mig\example_design\rtl\phy\phy_pd.v
xilinx_mig\example_design\rtl\phy\phy_pd_top.v
xilinx_mig\example_design\rtl\phy\phy_rdclk_gen.v
xilinx_mig\example_design\rtl\phy\phy_rdctrl_sync.v
xilinx_mig\example_design\rtl\phy\phy_rddata_sync.v
xilinx_mig\example_design\rtl\phy\phy_rdlvl.v
xilinx_mig\example_design\rtl\phy\phy_read.v
xilinx_mig\example_design\rtl\phy\phy_top.v
xilinx_mig\example_design\rtl\phy\phy_write.v
xilinx_mig\example_design\rtl\phy\phy_wrlvl.v
xilinx_mig\example_design\rtl\phy\rd_bitslip.v
xilinx_mig\example_design\rtl\traffic_gen\afifo.v
xilinx_mig\example_design\rtl\traffic_gen\cmd_gen.v
xilinx_mig\example_design\rtl\traffic_gen\cmd_prbs_gen.v
xilinx_mig\example_design\rtl\traffic_gen\data_prbs_gen.v
xilinx_mig\example_design\rtl\traffic_gen\init_mem_pattern_ctr.v
xilinx_mig\example_design\rtl\traffic_gen\mcb_flow_control.v
xilinx_mig\example_design\rtl\traffic_gen\mcb_traffic_gen.v
xilinx_mig\example_design\rtl\traffic_gen\rd_data_gen.v
xilinx_mig\example_design\rtl\traffic_gen\read_data_path.v
xilinx_mig\example_design\rtl\traffic_gen\read_posted_fifo.v
xilinx_mig\example_design\rtl\traffic_gen\sp6_data_gen.v
xilinx_mig\example_design\rtl\traffic_gen\tg_status.v
xilinx_mig\example_design\rtl\traffic_gen\v6_data_gen.v
xilinx_mig\example_design\rtl\traffic_gen\wr_data_gen.v
xilinx_mig\example_design\rtl\traffic_gen\write_data_path.v
xilinx_mig\example_design\rtl\ui\ui_cmd.v
xilinx_mig\example_design\rtl\ui\ui_rd_data.v
xilinx_mig\example_design\rtl\ui\ui_top.v
xilinx_mig\example_design\rtl\ui\ui_wr_data.v
xilinx_mig\example_design\sim\ddr3_model.v
xilinx_mig\example_design\sim\ddr3_model_parameters.vh
xilinx_mig\example_design\sim\isim_files.prj
xilinx_mig\example_design\sim\isim_options.tcl
xilinx_mig\example_design\sim\isim_run.bat
xilinx_mig\example_design\sim\readme.txt
xilinx_mig\example_design\sim\sim.do
xilinx_mig\example_design\sim\sim_tb_top.v
xilinx_mig\example_design\sim\wiredly.v
xilinx_mig\example_design\synth\example_top.lso
xilinx_mig\example_design\synth\example_top.prj
xilinx_mig\example_design\synth\synplify_pro.tcl
xilinx_mig\user_design\datasheet.txt
xilinx_mig\user_design\log.txt
xilinx_mig\user_design\mig.prj
xilinx_mig\user_design\par\bitgen_options.ut
xilinx_mig\user_design\par\constraints.xcf
xilinx_mig\user_design\par\create_ise.bat
xilinx_mig\user_design\par\icon5_cg.xco
xilinx_mig\user_design\par\ila384_8_cg.xco
xilinx_mig\user_design\par\ise_flow.bat
xilinx_mig\user_design\par\makeproj.bat
xilinx_mig\user_design\par\readme.txt
xilinx_mig\user_design\par\rem_files.bat
xilinx_mig\user_design\par\set_ise_prop.tcl
xilinx_mig\user_design\par\vio_async_in256_cg.xco
xilinx_mig\user_design\par\vio_sync_out32_cg.xco
xilinx_mig\user_design\par\xilinx_mig.cdc
xilinx_mig\user_design\par\xilinx_mig.ucf
xilinx_mig\user_design\par\xst_options.txt
xilinx_mig\user_design\rtl\controller\arb_mux.v
xilinx_mig\user_design\rtl\controller\arb_row_col.v
xilinx_mig\user_design\rtl\controller\arb_select.v
xilinx_mig\user_design\rtl\controller\bank_cntrl.v
xilinx_mig\user_design\rtl\controller\bank_common.v
xilinx_mig\user_design\rtl\controller\bank_compare.v
xilinx_mig\user_design\rtl\controller\bank_mach.v
xilinx_mig\user_design\rtl\controller\bank_queue.v
xilinx_mig\user_design\rtl\controller\bank_state.v
xilinx_mig\user_design\rtl\controller\col_mach.v
xilinx_mig\user_design\rtl\controller\mc.v
xilinx_mig\user_design\rtl\controller\rank_cntrl.v
xilinx_mig\user_design\rtl\controller\rank_common.v
xilinx_mig\user_design\rtl\controller\rank_mach.v
xilinx_mig\user_design\rtl\controller\round_robin_arb.v
xilinx_mig\user_design\rtl\ecc\ecc_buf.v
xilinx_mig\user_design\rtl\ecc\ecc_dec_fix.v
xilinx_mig\user_design\rtl\ecc\ecc_gen.v
xilinx_mig\user_design\rtl\ecc\ecc_merge_enc.v
xilinx_mig\user_design\rtl\ip_top\clk_ibuf.v
xilinx_mig\user_design\rtl\ip_top\ddr2_ddr3_chipscope.v
xilinx_mig\user_design\rtl\ip_top\infrastructure.v
xilinx_mig\user_design\rtl\ip_top\iodelay_ctrl.v
xilinx_mig\user_design\rtl\ip_top\mem_intfc.v
xilinx_mig\user_design\rtl\ip_top\memc_ui_top.v
xilinx_mig\user_design\rtl\ip_top\xilinx_mig.v
xilinx_mig\user_design\rtl\phy\circ_buffer.v
xilinx_mig\user_design\rtl\phy\phy_ck_iob.v
xilinx_mig\user_design\rtl\phy\phy_clock_io.v
xilinx_mig\user_design\rtl\phy\phy_control_io.v
xilinx_mig\user_design\rtl\phy\phy_data_io.v
xilinx_mig\user_design\rtl\phy\phy_dly_ctrl.v
xilinx_mig\user_design\rtl\phy\phy_dm_iob.v
xilinx_mig\user_design\rtl\phy\phy_dq_iob.v
xilinx_mig\user_design\rtl\phy\phy_dqs_iob.v
xilinx_mig\user_design\rtl\phy\phy_init.v
xilinx_mig\user_design\rtl\phy\phy_pd.v
xilinx_mig\user_design\rtl\phy\phy_pd_top.v
xilinx_mig\user_design\rtl\phy\phy_rdclk_gen.v
xilinx_mig\user_design\rtl\phy\phy_rdctrl_sync.v
xilinx_mig\user_design\rtl\phy\phy_rddata_sync.v
xilinx_mig\user_design\rtl\phy\phy_rdlvl.v
xilinx_mig\user_design\rtl\phy\phy_read.v
xilinx_mig\user_design\rtl\phy\phy_top.v
xilinx_mig\user_design\rtl\phy\phy_write.v
xilinx_mig\user_design\rtl\phy\phy_wrlvl.v
xilinx_mig\user_design\rtl\phy\rd_bitslip.v
xilinx_mig\user_design\rtl\ui\ui_cmd.v
xilinx_mig\user_design\rtl\ui\ui_rd_data.v
xilinx_mig\user_design\rtl\ui\ui_top.v
xilinx_mig\user_design\rtl\ui\ui_wr_data.v
xilinx_mig\user_design\sim\afifo.v
xilinx_mig\user_design\sim\cmd_gen.v
xilinx_mig\user_design\sim\cmd_prbs_gen.v
xilinx_mig\user_design\sim\data_prbs_gen.v
xilinx_mig\user_design\sim\ddr3_model.v
xilinx_mig\user_design\sim\ddr3_model_parameters.vh
xilinx_mig\user_design\sim\init_mem_pattern_ctr.v
xilinx_mig\user_design\sim\isim_files.prj
xilinx_mig\user_design\sim\isim_options.tcl
xilinx_mig\user_design\sim\isim_run.bat
xilinx_mig\user_design\sim\mcb_flow_control.v
xilinx_mig\user_design\sim\mcb_traffic_gen.v
xilinx_mig\user_design\sim\rd_data_gen.v
xilinx_mig\user_design\sim\read_data_path.v
xilinx_mig\user_design\sim\read_posted_fifo.v
xilinx_mig\user_design\sim\readme.txt
xilinx_mig\user_design\sim\sim.do
xilinx_mig\user_design\sim\sim_tb_top.v
xilinx_mig\user_design\sim\sp6_data_gen.v
xilinx_mig\user_design\sim\tg_status.v
xilinx_mig\user_design\sim\v6_data_gen.v
xilinx_mig\user_design\sim\wiredly.v
xilinx_mig\user_design\sim\wr_data_gen.v
xilinx_mig\user_design\sim\write_data_path.v
xilinx_mig\user_design\synth\synplify_pro.tcl
xilinx_mig\user_design\synth\xilinx_mig.lso
xilinx_mig\user_design\synth\xilinx_mig.prj
xilinx_mig_flist.txt
xilinx_mig_fpgaPkg.xml
xilinx_mig_readme.txt
xilinx_mig_signalinfo_0.xml
xilinx_mig_xmdf.tcl
