#-----------------------------------------------------------
<<<<<<< HEAD
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 09 14:42:24 2016
# Process ID: 11700
# Current directory: C:/Users/taras/Documents/watch/Casio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11520 C:\Users\taras\Documents\watch\Casio\Casio.xpr
# Log file: C:/Users/taras/Documents/watch/Casio/vivado.log
# Journal file: C:/Users/taras/Documents/watch/Casio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/taras/Documents/watch/Casio/Casio.xpr
INFO: [Project 1-313] Project file moved from 'C:/Projects/Casioproject/Casio' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/taras/Documents/watch/Casio/Casio.ip_user_files', nor could it be found using path 'C:/Projects/Casioproject/Casio/Casio.ip_user_files'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DSANumComputeUnits
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimRadix
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTimeUnit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimArrayDisplayLimit
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name XSimTraceLimit
WARNING: [Project 1-231] Project 'Casio.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1663] The design 'Casio_Design.bd' is locked for any modification. Locked reason(s):
* Project read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Casio_Design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Casio_Design_axi_gpio_0_0
Casio_Design_processing_system7_0_0
Casio_Design_axi_timer_0_0
Casio_Design_axi_gpio_1_1
Casio_Design_xbar_0
Casio_Design_rst_ps7_0_100M_1
Casio_Design_auto_pc_0
Casio_Design_xlconcat_0_0

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 841.387 ; gain = 174.520
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/taras/Documents/watch/Casio/Casio.sdk -hwspec C:/Users/taras/Documents/watch/Casio/Casio.sdk/Casio_Design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/taras/Documents/watch/Casio/Casio.sdk -hwspec C:/Users/taras/Documents/watch/Casio/Casio.sdk/Casio_Design_wrapper.hdf
ERROR: [Common 17-70] Application Exception: Not found in path: xsdk
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/taras/Documents/watch/Casio/Casio.sdk -hwspec C:/Users/taras/Documents/watch/Casio/Casio.sdk/Casio_Design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/taras/Documents/watch/Casio/Casio.sdk -hwspec C:/Users/taras/Documents/watch/Casio/Casio.sdk/Casio_Design_wrapper.hdf
ERROR: [Common 17-70] Application Exception: Not found in path: xsdk
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 09 14:47:30 2016...
=======
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Nov 09 16:47:48 2016
# Process ID: 12688
# Current directory: C:/Projects/Casioproject/Casio/Casio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18032 C:\Projects\Casioproject\Casio\Casio\Casio.xpr
# Log file: C:/Projects/Casioproject/Casio/Casio/vivado.log
# Journal file: C:/Projects/Casioproject/Casio/Casio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Casioproject/Casio/Casio/Casio.xpr
INFO: [Project 1-313] Project file moved from 'C:/Projects/Casioproject/Casio' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Projects/Casioproject/Casio/Casio/Casio.ip_user_files', nor could it be found using path 'C:/Projects/Casioproject/Casio/Casio.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 820.680 ; gain = 144.867
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Nov 09 16:48:23 2016] Launched synth_1...
Run output will be captured here: C:/Projects/Casioproject/Casio/Casio/Casio.runs/synth_1/runme.log
[Wed Nov 09 16:48:23 2016] Launched impl_1...
Run output will be captured here: C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/runme.log
open_bd_design {C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <Casio_Design> from BD file <C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 873.883 ; gain = 19.395
open_run impl_1
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_0/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_3/Casio_axi_gpio_0_0.edf:5823]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_0/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_3/Casio_axi_gpio_0_0.edf:5830]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_0/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_3/Casio_axi_gpio_0_0.edf:5837]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_0/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_3/Casio_axi_gpio_0_0.edf:5844]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_1/gpio_io_t[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_4/Casio_axi_gpio_0_1.edf:3847]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_1/gpio_io_t[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_4/Casio_axi_gpio_0_1.edf:3854]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_1/gpio_io_t[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_4/Casio_axi_gpio_0_1.edf:3861]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Casio_Design_i/axi_gpio_1/gpio_io_t[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/.Xil/Vivado-11888-Thinkpad/dcp_4/Casio_axi_gpio_0_1.edf:3868]
Parsing XDC File [C:/Projects/Casioproject/Casio/Casio/.Xil/Vivado-12688-Thinkpad/dcp/Casio_Design_wrapper_early.xdc]
Finished Parsing XDC File [C:/Projects/Casioproject/Casio/Casio/.Xil/Vivado-12688-Thinkpad/dcp/Casio_Design_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1131.969 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1131.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1259.637 ; gain = 367.551
open_bd_design {C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
delete_bd_objs [get_bd_cells axi_gpio_2]
startgroup
set_property -dict [list CONFIG.GPIO2_BOARD_INTERFACE {sws_4bits} CONFIG.C_GPIO2_WIDTH {4} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sws_4bits ( 4 Switches ) " }  [get_bd_intf_pins axi_gpio_0/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE sws_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /sws_4bits /axi_gpio_0/GPIO2
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd> 
Wrote  : <C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/ui/bd_3a74d0a2.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Verilog Output written to : C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design.v
Verilog Output written to : C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design_wrapper.v
Wrote  : <C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hw_handoff/Casio_Design.hwh
Generated Block Design Tcl file C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hw_handoff/Casio_Design_bd.tcl
Generated Hardware Definition File C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Casio_Design_auto_pc_0, cache-ID = 90a588d69a849f5c; cache size = 5.159 MB.
[Wed Nov 09 16:53:20 2016] Launched Casio_Design_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
Casio_Design_axi_gpio_0_0_synth_1: C:/Projects/Casioproject/Casio/Casio/Casio.runs/Casio_Design_axi_gpio_0_0_synth_1/runme.log
synth_1: C:/Projects/Casioproject/Casio/Casio/Casio.runs/synth_1/runme.log
[Wed Nov 09 16:53:20 2016] Launched impl_1...
Run output will be captured here: C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1770.461 ; gain = 77.945
file copy -force C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/Casio_Design_wrapper.sysdef C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf

launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/Casioproject/Casio/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/Casioproject/Casio/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/Casio_Design_wrapper.sysdef C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
set_property location {4 1041 533} [get_bd_cells axi_gpio_2]
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {sws_4bits} CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_2]
endgroup
startgroup
set_property -dict [list CONFIG.GPIO2_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO2] [get_bd_intf_ports sws_4bits]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits ( 4 Buttons ) " }  [get_bd_intf_pins axi_gpio_0/GPIO2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE btns_4bits [get_bd_cells /axi_gpio_0]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' with value 'btns_4bits' for BD Cell 'axi_gpio_0'. Board Interfaces cannot be same for both the channels.
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'GPIO2 BOARD INTERFACE(GPIO2_BOARD_INTERFACE)' with value 'btns_4bits' for BD Cell 'axi_gpio_0'. Board Interfaces cannot be same for both the channels.
INFO: [IP_Flow 19-3438] Customization errors found on 'axi_gpio_0'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Validation failed for parameter 'GPIO BOARD INTERFACE(GPIO_BOARD_INTERFACE)' with value 'btns_4bits' for BD Cell 'axi_gpio_0'. Board Interfaces cannot be same for both the channels.
Validation failed for parameter 'GPIO2 BOARD INTERFACE(GPIO2_BOARD_INTERFACE)' with value 'btns_4bits' for BD Cell 'axi_gpio_0'. Board Interfaces cannot be same for both the channels.
Customization errors found on 'axi_gpio_0'. Restoring to previous valid configuration.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_bd_rule_board::apply_rule Line 48
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:board was not applied to object GPIO2
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits ( 4 Buttons ) " }  [get_bd_intf_pins axi_gpio_0/GPIO2]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_4bits]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {0}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "btns_4bits ( 4 Buttons ) " }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /btns_4bits /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_2/S_AXI]
</axi_gpio_2/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41220000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sws_4bits ( 4 Switches ) " }  [get_bd_intf_pins axi_gpio_2/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_2]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE sws_4bits [get_bd_cells /axi_gpio_2]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 sws_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /sws_4bits /axi_gpio_2/GPIO
endgroup
regenerate_bd_layout
validate_bd_design
remove_files  C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design_wrapper.v
file delete -force C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
make_wrapper -files [get_files C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd] -top
INFO: [BD 41-1662] The design 'Casio_Design.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design.v
Verilog Output written to : C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design_wrapper.v
Wrote  : <C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd> 
Wrote  : <C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/ui/bd_3a74d0a2.ui> 
add_files -norecurse C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
reset_simulation -simset sim_1 -mode post-synthesis -type functional
validate_bd_design -force
save_bd_design
Wrote  : <C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/Casio_Design.bd> 
Wrote  : <C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/ui/bd_3a74d0a2.ui> 
reset_run synth_1
reset_run Casio_Design_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'Casio_Design.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design.v
Verilog Output written to : C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hw_handoff/Casio_Design.hwh
Generated Block Design Tcl file C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hw_handoff/Casio_Design_bd.tcl
Generated Hardware Definition File C:/Projects/Casioproject/Casio/Casio/Casio.srcs/sources_1/bd/Casio_Design/hdl/Casio_Design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Casio_Design_auto_pc_0, cache-ID = 90a588d69a849f5c; cache size = 5.480 MB.
[Wed Nov 09 17:02:28 2016] Launched Casio_Design_axi_gpio_0_0_synth_1, Casio_Design_xbar_0_synth_1, Casio_Design_axi_gpio_2_0_synth_1, synth_1...
Run output will be captured here:
Casio_Design_axi_gpio_0_0_synth_1: C:/Projects/Casioproject/Casio/Casio/Casio.runs/Casio_Design_axi_gpio_0_0_synth_1/runme.log
Casio_Design_xbar_0_synth_1: C:/Projects/Casioproject/Casio/Casio/Casio.runs/Casio_Design_xbar_0_synth_1/runme.log
Casio_Design_axi_gpio_2_0_synth_1: C:/Projects/Casioproject/Casio/Casio/Casio.runs/Casio_Design_axi_gpio_2_0_synth_1/runme.log
synth_1: C:/Projects/Casioproject/Casio/Casio/Casio.runs/synth_1/runme.log
[Wed Nov 09 17:02:28 2016] Launched impl_1...
Run output will be captured here: C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1906.641 ; gain = 55.844
file copy -force C:/Projects/Casioproject/Casio/Casio/Casio.runs/impl_1/Casio_Design_wrapper.sysdef C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf

launch_sdk -workspace C:/Projects/Casioproject/Casio/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/Casioproject/Casio/Casio/Casio.sdk -hwspec C:/Projects/Casioproject/Casio/Casio/Casio.sdk/Casio_Design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 09 17:09:11 2016...
>>>>>>> origin/master
