/* Generated by Yosys 0.43+3 (git sha1 b08688f71, clang++ 10.0.0-4ubuntu1 -fPIC -Os) */

(* hdlname = "main" *)
(* top =  1  *)
(* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:12.1-68.10" *)
module main(x, y, o);
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.44-98.48" *)
  wire _000_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:97.14-97.15" *)
  wire _001_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:97.14-97.15" *)
  wire _002_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:97.14-97.15" *)
  wire _003_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:97.14-97.15" *)
  wire _004_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:97.14-97.15" *)
  wire _005_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:97.14-97.15" *)
  wire _006_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.6-15.12" *)
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:13.13-13.14" *)
  wire _071_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:13.13-13.14" *)
  wire _072_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:13.13-13.14" *)
  wire _073_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:13.13-13.14" *)
  wire _074_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:13.15-13.16" *)
  wire _075_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:13.15-13.16" *)
  wire _076_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:13.15-13.16" *)
  wire _077_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:13.15-13.16" *)
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:40.12-40.13" *)
  wire [7:0] a;
  (* hdlname = "add a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:96.13-96.14" *)
  wire [7:0] \add.a ;
  (* hdlname = "add b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:96.15-96.16" *)
  wire [7:0] \add.b ;
  (* hdlname = "add black3_2 gij" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:153.8-153.11" *)
  wire \add.black3_2.gij ;
  (* hdlname = "add black3_2 gik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:152.7-152.10" *)
  wire \add.black3_2.gik ;
  (* hdlname = "add black3_2 gkj" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:152.17-152.20" *)
  wire \add.black3_2.gkj ;
  (* hdlname = "add black3_2 pij" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:153.13-153.16" *)
  wire \add.black3_2.pij ;
  (* hdlname = "add black3_2 pik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:152.12-152.15" *)
  wire \add.black3_2.pik ;
  (* hdlname = "add black3_2 pkj" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:152.22-152.25" *)
  wire \add.black3_2.pkj ;
  (* hdlname = "add black5_4 gij" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:153.8-153.11" *)
  wire \add.black5_4.gij ;
  (* hdlname = "add black5_4 gik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:152.7-152.10" *)
  wire \add.black5_4.gik ;
  (* hdlname = "add black5_4 gkj" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:152.17-152.20" *)
  wire \add.black5_4.gkj ;
  (* hdlname = "add black5_4 pij" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:153.13-153.16" *)
  wire \add.black5_4.pij ;
  (* hdlname = "add black5_4 pik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:152.12-152.15" *)
  wire \add.black5_4.pik ;
  (* hdlname = "add black5_4 pkj" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:152.22-152.25" *)
  wire \add.black5_4.pkj ;
  (* hdlname = "add c0" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.74-98.76" *)
  wire \add.c0 ;
  (* hdlname = "add c1" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.154-98.156" *)
  wire \add.c1 ;
  (* hdlname = "add c2" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.151-98.153" *)
  wire \add.c2 ;
  (* hdlname = "add c3" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.21-98.23" *)
  wire \add.c3 ;
  (* hdlname = "add c4" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.108-98.110" *)
  wire \add.c4 ;
  (* hdlname = "add c5" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.157-98.159" *)
  wire \add.c5 ;
  (* hdlname = "add c6" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.105-98.107" *)
  wire \add.c6 ;
  (* hdlname = "add g0_0" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.160-98.164" *)
  wire \add.g0_0 ;
  (* hdlname = "add g1_0" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.116-98.120" *)
  wire \add.g1_0 ;
  (* hdlname = "add g1_1" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.69-98.73" *)
  wire \add.g1_1 ;
  (* hdlname = "add g2_0" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:117.8-117.12" *)
  wire \add.g2_0 ;
  (* hdlname = "add g2_2" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.29-98.33" *)
  wire \add.g2_2 ;
  (* hdlname = "add g3_0" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.11-98.15" *)
  wire \add.g3_0 ;
  (* hdlname = "add g3_2" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.16-98.20" *)
  wire \add.g3_2 ;
  (* hdlname = "add g3_3" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.6-98.10" *)
  wire \add.g3_3 ;
  (* hdlname = "add g4_0" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:119.8-119.12" *)
  wire \add.g4_0 ;
  (* hdlname = "add g4_4" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.131-98.135" *)
  wire \add.g4_4 ;
  (* hdlname = "add g5_0" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.111-98.115" *)
  wire \add.g5_0 ;
  (* hdlname = "add g5_4" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.85-98.89" *)
  wire \add.g5_4 ;
  (* hdlname = "add g5_5" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.49-98.53" *)
  wire \add.g5_5 ;
  (* hdlname = "add g6_0" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:121.8-121.12" *)
  wire \add.g6_0 ;
  (* hdlname = "add g6_6" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.39-98.43" *)
  wire \add.g6_6 ;
  (* hdlname = "add grey1 gij" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:147.8-147.11" *)
  wire \add.grey1.gij ;
  (* hdlname = "add grey1 gik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.7-146.10" *)
  wire \add.grey1.gik ;
  (* hdlname = "add grey1 gkj" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.17-146.20" *)
  wire \add.grey1.gkj ;
  (* hdlname = "add grey1 pik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.12-146.15" *)
  wire \add.grey1.pik ;
  (* hdlname = "add grey2 gij" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:147.8-147.11" *)
  wire \add.grey2.gij ;
  (* hdlname = "add grey2 gik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.7-146.10" *)
  wire \add.grey2.gik ;
  (* hdlname = "add grey2 gkj" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.17-146.20" *)
  wire \add.grey2.gkj ;
  (* hdlname = "add grey2 pik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.12-146.15" *)
  wire \add.grey2.pik ;
  (* hdlname = "add grey3 gij" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:147.8-147.11" *)
  wire \add.grey3.gij ;
  (* hdlname = "add grey3 gik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.7-146.10" *)
  wire \add.grey3.gik ;
  (* hdlname = "add grey3 gkj" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.17-146.20" *)
  wire \add.grey3.gkj ;
  (* hdlname = "add grey3 pik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.12-146.15" *)
  wire \add.grey3.pik ;
  (* hdlname = "add grey4 gij" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:147.8-147.11" *)
  wire \add.grey4.gij ;
  (* hdlname = "add grey4 gik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.7-146.10" *)
  wire \add.grey4.gik ;
  (* hdlname = "add grey4 gkj" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.17-146.20" *)
  wire \add.grey4.gkj ;
  (* hdlname = "add grey4 pik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.12-146.15" *)
  wire \add.grey4.pik ;
  (* hdlname = "add grey5 gij" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:147.8-147.11" *)
  wire \add.grey5.gij ;
  (* hdlname = "add grey5 gik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.7-146.10" *)
  wire \add.grey5.gik ;
  (* hdlname = "add grey5 gkj" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.17-146.20" *)
  wire \add.grey5.gkj ;
  (* hdlname = "add grey5 pik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.12-146.15" *)
  wire \add.grey5.pik ;
  (* hdlname = "add grey6 gij" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:147.8-147.11" *)
  wire \add.grey6.gij ;
  (* hdlname = "add grey6 gik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.7-146.10" *)
  wire \add.grey6.gik ;
  (* hdlname = "add grey6 gkj" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.17-146.20" *)
  wire \add.grey6.gkj ;
  (* hdlname = "add grey6 pik" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:146.12-146.15" *)
  wire \add.grey6.pik ;
  (* hdlname = "add p1_1" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.44-98.48" *)
  wire \add.p1_1 ;
  (* hdlname = "add p2_2" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.100-98.104" *)
  wire \add.p2_2 ;
  (* hdlname = "add p3_2" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.141-98.145" *)
  wire \add.p3_2 ;
  (* hdlname = "add p3_3" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.77-98.81" *)
  wire \add.p3_3 ;
  (* hdlname = "add p4_4" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.24-98.28" *)
  wire \add.p4_4 ;
  (* hdlname = "add p5_4" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.64-98.68" *)
  wire \add.p5_4 ;
  (* hdlname = "add p5_5" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.146-98.150" *)
  wire \add.p5_5 ;
  (* hdlname = "add p6_6" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:98.136-98.140" *)
  wire \add.p6_6 ;
  (* hdlname = "add s" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:97.14-97.15" *)
  wire [7:0] \add.s ;
  wire [5:0] b;
  (* hdlname = "fa0 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:77.7-77.8" *)
  wire \fa0.a ;
  (* hdlname = "fa0 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:77.9-77.10" *)
  wire \fa0.b ;
  (* hdlname = "fa0 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:77.11-77.12" *)
  wire \fa0.c ;
  (* hdlname = "fa0 cy" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:78.8-78.10" *)
  wire \fa0.cy ;
  (* hdlname = "fa0 h1 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.7-71.8" *)
  wire \fa0.h1.a ;
  (* hdlname = "fa0 h1 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.9-71.10" *)
  wire \fa0.h1.b ;
  (* hdlname = "fa0 h1 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.8-72.9" *)
  wire \fa0.h1.c ;
  (* hdlname = "fa0 h1 s" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.10-72.11" *)
  wire \fa0.h1.s ;
  (* hdlname = "fa0 h2 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.7-71.8" *)
  wire \fa0.h2.a ;
  (* hdlname = "fa0 h2 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.9-71.10" *)
  wire \fa0.h2.b ;
  (* hdlname = "fa0 h2 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.8-72.9" *)
  wire \fa0.h2.c ;
  (* hdlname = "fa0 h2 s" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.10-72.11" *)
  wire \fa0.h2.s ;
  (* hdlname = "fa0 sm" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:78.11-78.13" *)
  wire \fa0.sm ;
  (* hdlname = "fa0 x" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:79.6-79.7" *)
  wire \fa0.x ;
  (* hdlname = "fa0 y" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:79.8-79.9" *)
  wire \fa0.y ;
  (* hdlname = "fa0 z" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:79.10-79.11" *)
  wire \fa0.z ;
  (* hdlname = "fa1 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:77.7-77.8" *)
  wire \fa1.a ;
  (* hdlname = "fa1 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:77.9-77.10" *)
  wire \fa1.b ;
  (* hdlname = "fa1 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:77.11-77.12" *)
  wire \fa1.c ;
  (* hdlname = "fa1 cy" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:78.8-78.10" *)
  wire \fa1.cy ;
  (* hdlname = "fa1 h1 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.7-71.8" *)
  wire \fa1.h1.a ;
  (* hdlname = "fa1 h1 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.9-71.10" *)
  wire \fa1.h1.b ;
  (* hdlname = "fa1 h1 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.8-72.9" *)
  wire \fa1.h1.c ;
  (* hdlname = "fa1 h1 s" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.10-72.11" *)
  wire \fa1.h1.s ;
  (* hdlname = "fa1 h2 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.7-71.8" *)
  wire \fa1.h2.a ;
  (* hdlname = "fa1 h2 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.9-71.10" *)
  wire \fa1.h2.b ;
  (* hdlname = "fa1 h2 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.8-72.9" *)
  wire \fa1.h2.c ;
  (* hdlname = "fa1 h2 s" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.10-72.11" *)
  wire \fa1.h2.s ;
  (* hdlname = "fa1 sm" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:78.11-78.13" *)
  wire \fa1.sm ;
  (* hdlname = "fa1 x" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:79.6-79.7" *)
  wire \fa1.x ;
  (* hdlname = "fa1 y" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:79.8-79.9" *)
  wire \fa1.y ;
  (* hdlname = "fa1 z" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:79.10-79.11" *)
  wire \fa1.z ;
  (* hdlname = "fa2 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:77.7-77.8" *)
  wire \fa2.a ;
  (* hdlname = "fa2 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:77.9-77.10" *)
  wire \fa2.b ;
  (* hdlname = "fa2 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:77.11-77.12" *)
  wire \fa2.c ;
  (* hdlname = "fa2 cy" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:78.8-78.10" *)
  wire \fa2.cy ;
  (* hdlname = "fa2 h1 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.7-71.8" *)
  wire \fa2.h1.a ;
  (* hdlname = "fa2 h1 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.9-71.10" *)
  wire \fa2.h1.b ;
  (* hdlname = "fa2 h1 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.8-72.9" *)
  wire \fa2.h1.c ;
  (* hdlname = "fa2 h1 s" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.10-72.11" *)
  wire \fa2.h1.s ;
  (* hdlname = "fa2 h2 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.7-71.8" *)
  wire \fa2.h2.a ;
  (* hdlname = "fa2 h2 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.9-71.10" *)
  wire \fa2.h2.b ;
  (* hdlname = "fa2 h2 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.8-72.9" *)
  wire \fa2.h2.c ;
  (* hdlname = "fa2 h2 s" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.10-72.11" *)
  wire \fa2.h2.s ;
  (* hdlname = "fa2 sm" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:78.11-78.13" *)
  wire \fa2.sm ;
  (* hdlname = "fa2 x" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:79.6-79.7" *)
  wire \fa2.x ;
  (* hdlname = "fa2 y" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:79.8-79.9" *)
  wire \fa2.y ;
  (* hdlname = "fa2 z" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:79.10-79.11" *)
  wire \fa2.z ;
  (* hdlname = "ha0 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.7-71.8" *)
  wire \ha0.a ;
  (* hdlname = "ha0 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.9-71.10" *)
  wire \ha0.b ;
  (* hdlname = "ha0 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.8-72.9" *)
  wire \ha0.c ;
  (* hdlname = "ha0 s" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.10-72.11" *)
  wire \ha0.s ;
  (* hdlname = "ha1 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.7-71.8" *)
  wire \ha1.a ;
  (* hdlname = "ha1 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.9-71.10" *)
  wire \ha1.b ;
  (* hdlname = "ha1 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.8-72.9" *)
  wire \ha1.c ;
  (* hdlname = "ha1 s" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.10-72.11" *)
  wire \ha1.s ;
  (* hdlname = "ha2 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.7-71.8" *)
  wire \ha2.a ;
  (* hdlname = "ha2 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.9-71.10" *)
  wire \ha2.b ;
  (* hdlname = "ha2 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.8-72.9" *)
  wire \ha2.c ;
  (* hdlname = "ha2 s" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.10-72.11" *)
  wire \ha2.s ;
  (* hdlname = "ha3 a" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.7-71.8" *)
  wire \ha3.a ;
  (* hdlname = "ha3 b" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:71.9-71.10" *)
  wire \ha3.b ;
  (* hdlname = "ha3 c" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.8-72.9" *)
  wire \ha3.c ;
  (* hdlname = "ha3 s" *)
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:72.10-72.11" *)
  wire \ha3.s ;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.6-15.12" *)
  wire ip_0_0;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.13-15.19" *)
  wire ip_0_1;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.20-15.26" *)
  wire ip_0_2;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.27-15.33" *)
  wire ip_0_3;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.34-15.40" *)
  wire ip_1_0;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.41-15.47" *)
  wire ip_1_1;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.48-15.54" *)
  wire ip_1_2;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.55-15.61" *)
  wire ip_1_3;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.62-15.68" *)
  wire ip_2_0;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.69-15.75" *)
  wire ip_2_1;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.76-15.82" *)
  wire ip_2_2;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.83-15.89" *)
  wire ip_2_3;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.90-15.96" *)
  wire ip_3_0;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.97-15.103" *)
  wire ip_3_1;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.104-15.110" *)
  wire ip_3_2;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:15.111-15.117" *)
  wire ip_3_3;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:14.14-14.15" *)
  output [7:0] o;
  wire [7:0] o;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.6-16.8" *)
  wire p0;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.9-16.11" *)
  wire p1;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.36-16.39" *)
  wire p10;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.40-16.43" *)
  wire p11;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.44-16.47" *)
  wire p12;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.48-16.51" *)
  wire p13;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.12-16.14" *)
  wire p2;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.15-16.17" *)
  wire p3;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.18-16.20" *)
  wire p4;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.21-16.23" *)
  wire p5;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.24-16.26" *)
  wire p6;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.27-16.29" *)
  wire p7;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.30-16.32" *)
  wire p8;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:16.33-16.35" *)
  wire p9;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:41.12-41.13" *)
  wire [7:0] s;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:13.13-13.14" *)
  input [3:0] x;
  wire [3:0] x;
  (* src = "run_verilog_mult_add_mid/mult_8b_5_11_cf85938fd84f962026b5db81c0a616ad.v:13.15-13.16" *)
  input [3:0] y;
  wire [3:0] y;
  AND2_X1 _085_ (
    .A1(_075_),
    .A2(_071_),
    .ZN(_007_)
  );
  NAND2_X1 _086_ (
    .A1(_075_),
    .A2(_072_),
    .ZN(_008_)
  );
  NAND2_X1 _087_ (
    .A1(_071_),
    .A2(_076_),
    .ZN(_009_)
  );
  XOR2_X1 _088_ (
    .A(_008_),
    .B(_009_),
    .Z(_000_)
  );
  NAND2_X1 _089_ (
    .A1(_076_),
    .A2(_072_),
    .ZN(_010_)
  );
  NAND2_X1 _090_ (
    .A1(_071_),
    .A2(_077_),
    .ZN(_011_)
  );
  XNOR2_X1 _091_ (
    .A(_010_),
    .B(_011_),
    .ZN(_012_)
  );
  INV_X1 _092_ (
    .A(_075_),
    .ZN(_013_)
  );
  INV_X1 _093_ (
    .A(_073_),
    .ZN(_014_)
  );
  NOR2_X1 _094_ (
    .A1(_013_),
    .A2(_014_),
    .ZN(_015_)
  );
  XOR2_X1 _095_ (
    .A(_012_),
    .B(_015_),
    .Z(_016_)
  );
  NOR2_X1 _096_ (
    .A1(_008_),
    .A2(_009_),
    .ZN(_017_)
  );
  XNOR2_X1 _097_ (
    .A(_016_),
    .B(_017_),
    .ZN(_001_)
  );
  NOR3_X1 _098_ (
    .A1(_012_),
    .A2(_013_),
    .A3(_014_),
    .ZN(_018_)
  );
  INV_X1 _099_ (
    .A(_016_),
    .ZN(_019_)
  );
  AOI21_X1 _100_ (
    .A(_018_),
    .B1(_019_),
    .B2(_017_),
    .ZN(_020_)
  );
  NAND2_X1 _101_ (
    .A1(_075_),
    .A2(_074_),
    .ZN(_021_)
  );
  NAND2_X1 _102_ (
    .A1(_076_),
    .A2(_073_),
    .ZN(_022_)
  );
  XNOR2_X1 _103_ (
    .A(_021_),
    .B(_022_),
    .ZN(_023_)
  );
  NOR2_X1 _104_ (
    .A1(_010_),
    .A2(_011_),
    .ZN(_024_)
  );
  INV_X1 _105_ (
    .A(_024_),
    .ZN(_025_)
  );
  XNOR2_X1 _106_ (
    .A(_023_),
    .B(_025_),
    .ZN(_026_)
  );
  INV_X1 _107_ (
    .A(_077_),
    .ZN(_027_)
  );
  INV_X1 _108_ (
    .A(_072_),
    .ZN(_028_)
  );
  NOR2_X1 _109_ (
    .A1(_027_),
    .A2(_028_),
    .ZN(_029_)
  );
  NAND2_X1 _110_ (
    .A1(_071_),
    .A2(_078_),
    .ZN(_030_)
  );
  XNOR2_X1 _111_ (
    .A(_029_),
    .B(_030_),
    .ZN(_031_)
  );
  XNOR2_X1 _112_ (
    .A(_026_),
    .B(_031_),
    .ZN(_032_)
  );
  XNOR2_X1 _113_ (
    .A(_020_),
    .B(_032_),
    .ZN(_002_)
  );
  NAND3_X1 _114_ (
    .A1(_032_),
    .A2(_019_),
    .A3(_017_),
    .ZN(_033_)
  );
  NAND2_X1 _115_ (
    .A1(_032_),
    .A2(_018_),
    .ZN(_034_)
  );
  INV_X1 _116_ (
    .A(_026_),
    .ZN(_035_)
  );
  NAND2_X1 _117_ (
    .A1(_035_),
    .A2(_031_),
    .ZN(_036_)
  );
  NAND3_X1 _118_ (
    .A1(_033_),
    .A2(_034_),
    .A3(_036_),
    .ZN(_037_)
  );
  NAND3_X1 _119_ (
    .A1(_029_),
    .A2(_071_),
    .A3(_078_),
    .ZN(_038_)
  );
  INV_X1 _120_ (
    .A(_076_),
    .ZN(_039_)
  );
  INV_X1 _121_ (
    .A(_074_),
    .ZN(_040_)
  );
  NOR2_X1 _122_ (
    .A1(_039_),
    .A2(_040_),
    .ZN(_041_)
  );
  XNOR2_X1 _123_ (
    .A(_038_),
    .B(_041_),
    .ZN(_042_)
  );
  INV_X1 _124_ (
    .A(_078_),
    .ZN(_043_)
  );
  NOR2_X1 _125_ (
    .A1(_043_),
    .A2(_028_),
    .ZN(_044_)
  );
  NAND2_X1 _126_ (
    .A1(_077_),
    .A2(_073_),
    .ZN(_045_)
  );
  XNOR2_X1 _127_ (
    .A(_044_),
    .B(_045_),
    .ZN(_046_)
  );
  XNOR2_X1 _128_ (
    .A(_042_),
    .B(_046_),
    .ZN(_047_)
  );
  OR2_X1 _129_ (
    .A1(_021_),
    .A2(_022_),
    .ZN(_048_)
  );
  OAI21_X1 _130_ (
    .A(_048_),
    .B1(_023_),
    .B2(_025_),
    .ZN(_049_)
  );
  XNOR2_X1 _131_ (
    .A(_047_),
    .B(_049_),
    .ZN(_050_)
  );
  XOR2_X1 _132_ (
    .A(_037_),
    .B(_050_),
    .Z(_003_)
  );
  INV_X1 _133_ (
    .A(_047_),
    .ZN(_051_)
  );
  AND2_X1 _134_ (
    .A1(_051_),
    .A2(_049_),
    .ZN(_052_)
  );
  AOI21_X1 _135_ (
    .A(_052_),
    .B1(_037_),
    .B2(_050_),
    .ZN(_053_)
  );
  NOR3_X1 _136_ (
    .A1(_038_),
    .A2(_039_),
    .A3(_040_),
    .ZN(_054_)
  );
  AOI21_X1 _137_ (
    .A(_054_),
    .B1(_042_),
    .B2(_046_),
    .ZN(_055_)
  );
  NAND2_X1 _138_ (
    .A1(_077_),
    .A2(_074_),
    .ZN(_056_)
  );
  NAND2_X1 _139_ (
    .A1(_078_),
    .A2(_073_),
    .ZN(_057_)
  );
  XOR2_X1 _140_ (
    .A(_056_),
    .B(_057_),
    .Z(_058_)
  );
  NOR3_X1 _141_ (
    .A1(_045_),
    .A2(_043_),
    .A3(_028_),
    .ZN(_059_)
  );
  XNOR2_X1 _142_ (
    .A(_058_),
    .B(_059_),
    .ZN(_060_)
  );
  XOR2_X1 _143_ (
    .A(_055_),
    .B(_060_),
    .Z(_061_)
  );
  XNOR2_X1 _144_ (
    .A(_053_),
    .B(_061_),
    .ZN(_004_)
  );
  NOR2_X1 _145_ (
    .A1(_055_),
    .A2(_060_),
    .ZN(_062_)
  );
  AND3_X1 _146_ (
    .A1(_037_),
    .A2(_050_),
    .A3(_061_),
    .ZN(_063_)
  );
  AOI211_X1 _147_ (
    .A(_062_),
    .B(_063_),
    .C1(_061_),
    .C2(_052_),
    .ZN(_064_)
  );
  NOR2_X1 _148_ (
    .A1(_056_),
    .A2(_057_),
    .ZN(_065_)
  );
  AOI21_X1 _149_ (
    .A(_065_),
    .B1(_058_),
    .B2(_059_),
    .ZN(_066_)
  );
  NOR2_X1 _150_ (
    .A1(_043_),
    .A2(_040_),
    .ZN(_067_)
  );
  XOR2_X1 _151_ (
    .A(_066_),
    .B(_067_),
    .Z(_068_)
  );
  XOR2_X1 _152_ (
    .A(_064_),
    .B(_068_),
    .Z(_005_)
  );
  NOR2_X1 _153_ (
    .A1(_064_),
    .A2(_068_),
    .ZN(_069_)
  );
  NOR3_X1 _154_ (
    .A1(_066_),
    .A2(_043_),
    .A3(_040_),
    .ZN(_070_)
  );
  XOR2_X1 _155_ (
    .A(_069_),
    .B(_070_),
    .Z(_006_)
  );
  assign a = { \ha3.c , \add.grey6.pik , \fa2.h2.s , \fa0.cy , \ha1.s , ip_2_0, ip_0_1, ip_0_0 };
  assign \add.a  = { \ha3.c , \add.grey6.pik , \fa2.h2.s , \fa0.cy , \ha1.s , ip_2_0, ip_0_1, ip_0_0 };
  assign \add.b  = { 2'h0, \fa1.cy , \fa1.h2.s , \fa0.h2.s , \ha0.s , ip_1_0, 1'h0 };
  assign \add.c0  = 1'h0;
  assign \add.g0_0  = 1'h0;
  assign \add.g1_0  = \add.c1 ;
  assign \add.g1_1  = \add.c1 ;
  assign \add.g2_0  = \add.c2 ;
  assign \add.g2_2  = \add.black3_2.gkj ;
  assign \add.g3_0  = \add.c3 ;
  assign \add.g3_2  = \add.black3_2.gij ;
  assign \add.g3_3  = \add.black3_2.gik ;
  assign \add.g4_0  = \add.c4 ;
  assign \add.g4_4  = \add.black5_4.gkj ;
  assign \add.g5_0  = \add.c5 ;
  assign \add.g5_4  = \add.black5_4.gij ;
  assign \add.g5_5  = \add.black5_4.gik ;
  assign \add.g6_0  = \add.c6 ;
  assign \add.g6_6  = 1'h0;
  assign \add.grey1.gij  = \add.c1 ;
  assign \add.grey1.gik  = \add.c1 ;
  assign \add.grey1.gkj  = 1'h0;
  assign \add.grey1.pik  = \add.p1_1 ;
  assign \add.grey2.gij  = \add.c2 ;
  assign \add.grey2.gik  = \add.black3_2.gkj ;
  assign \add.grey2.gkj  = \add.c1 ;
  assign \add.grey2.pik  = \add.black3_2.pkj ;
  assign \add.grey3.gij  = \add.c3 ;
  assign \add.grey3.gik  = \add.black3_2.gij ;
  assign \add.grey3.gkj  = \add.c1 ;
  assign \add.grey3.pik  = \add.black3_2.pij ;
  assign \add.grey4.gij  = \add.c4 ;
  assign \add.grey4.gik  = \add.black5_4.gkj ;
  assign \add.grey4.gkj  = \add.c3 ;
  assign \add.grey4.pik  = \add.black5_4.pkj ;
  assign \add.grey5.gij  = \add.c5 ;
  assign \add.grey5.gik  = \add.black5_4.gij ;
  assign \add.grey5.gkj  = \add.c3 ;
  assign \add.grey5.pik  = \add.black5_4.pij ;
  assign \add.grey6.gij  = \add.c6 ;
  assign \add.grey6.gik  = 1'h0;
  assign \add.grey6.gkj  = \add.c5 ;
  assign \add.p2_2  = \add.black3_2.pkj ;
  assign \add.p3_2  = \add.black3_2.pij ;
  assign \add.p3_3  = \add.black3_2.pik ;
  assign \add.p4_4  = \add.black5_4.pkj ;
  assign \add.p5_4  = \add.black5_4.pij ;
  assign \add.p5_5  = \add.black5_4.pik ;
  assign \add.p6_6  = \add.grey6.pik ;
  assign \add.s [1:0] = { \add.p1_1 , ip_0_0 };
  assign b = { \fa1.cy , \fa1.h2.s , \fa0.h2.s , \ha0.s , ip_1_0, 1'h0 };
  assign \fa0.a  = \fa0.h1.a ;
  assign \fa0.b  = \fa0.h1.b ;
  assign \fa0.c  = \fa0.h2.b ;
  assign \fa0.h2.a  = \fa0.h1.s ;
  assign \fa0.sm  = \fa0.h2.s ;
  assign \fa0.x  = \fa0.h1.c ;
  assign \fa0.y  = \fa0.h2.c ;
  assign \fa0.z  = \fa0.h1.s ;
  assign \fa1.a  = \fa1.h1.a ;
  assign \fa1.b  = \fa1.h1.b ;
  assign \fa1.c  = \fa1.h2.b ;
  assign \fa1.h2.a  = \fa1.h1.s ;
  assign \fa1.sm  = \fa1.h2.s ;
  assign \fa1.x  = \fa1.h1.c ;
  assign \fa1.y  = \fa1.h2.c ;
  assign \fa1.z  = \fa1.h1.s ;
  assign \fa2.a  = \fa2.h1.a ;
  assign \fa2.b  = \fa2.h1.b ;
  assign \fa2.c  = \fa2.h2.b ;
  assign \fa2.h2.a  = \fa2.h1.s ;
  assign \fa2.sm  = \fa2.h2.s ;
  assign \fa2.x  = \fa2.h1.c ;
  assign \fa2.y  = \fa2.h2.c ;
  assign \fa2.z  = \fa2.h1.s ;
  assign \ha0.c  = \fa0.h2.b ;
  assign \ha1.c  = \fa1.h1.b ;
  assign \ha2.c  = \fa2.h2.b ;
  assign \ha2.s  = \fa1.h2.b ;
  assign \ha3.b  = \fa2.cy ;
  assign \ha3.s  = \add.grey6.pik ;
  assign ip_0_2 = \ha0.a ;
  assign ip_0_3 = \ha1.a ;
  assign ip_1_1 = \ha0.b ;
  assign ip_1_2 = \ha1.b ;
  assign ip_1_3 = \ha2.a ;
  assign ip_2_1 = \fa0.h1.a ;
  assign ip_2_2 = \ha2.b ;
  assign ip_2_3 = \fa2.h1.a ;
  assign ip_3_0 = \fa0.h1.b ;
  assign ip_3_1 = \fa1.h1.a ;
  assign ip_3_2 = \fa2.h1.b ;
  assign ip_3_3 = \ha3.a ;
  assign o = { \add.s [7:2], \add.p1_1 , ip_0_0 };
  assign p0 = \fa0.h2.b ;
  assign p1 = \ha0.s ;
  assign p10 = \fa2.cy ;
  assign p11 = \fa2.h2.s ;
  assign p12 = \ha3.c ;
  assign p13 = \add.grey6.pik ;
  assign p2 = \fa1.h1.b ;
  assign p3 = \ha1.s ;
  assign p4 = \fa0.cy ;
  assign p5 = \fa0.h2.s ;
  assign p6 = \fa2.h2.b ;
  assign p7 = \fa1.h2.b ;
  assign p8 = \fa1.cy ;
  assign p9 = \fa1.h2.s ;
  assign s = { \add.s [7:2], \add.p1_1 , ip_0_0 };
  assign _075_ = y[0];
  assign _071_ = x[0];
  assign ip_0_0 = _007_;
  assign _076_ = y[1];
  assign _077_ = y[2];
  assign _078_ = y[3];
  assign _072_ = x[1];
  assign _073_ = x[2];
  assign _074_ = x[3];
  assign \add.p1_1  = _000_;
  assign \add.s [2] = _001_;
  assign \add.s [3] = _002_;
  assign \add.s [4] = _003_;
  assign \add.s [5] = _004_;
  assign \add.s [6] = _005_;
  assign \add.s [7] = _006_;
endmodule
