<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="bai_442_dk_16led_std_tsp.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="chia_10ena.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="chia_10ena.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="chia_10ena.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dk_16led_std_tsp.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dk_16led_std_tsp.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dk_16led_std_tsp.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dk_16led_std_tsp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dk_16led_std_tsp.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dk_16led_std_tsp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dk_16led_std_tsp.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dk_16led_std_tsp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dk_16led_std_tsp.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dk_16led_std_tsp.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dk_16led_std_tsp.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dk_16led_std_tsp.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dk_16led_std_tsp.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dk_16led_std_tsp.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dk_16led_std_tsp.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dk_16led_std_tsp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dk_16led_std_tsp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dk_16led_std_tsp.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dk_16led_std_tsp.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dk_16led_std_tsp.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dk_16led_std_tsp.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dk_16led_std_tsp.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dk_16led_std_tsp.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dk_16led_std_tsp_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dk_16led_std_tsp_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dk_16led_std_tsp_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dk_16led_std_tsp_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dk_16led_std_tsp_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dk_16led_std_tsp_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dk_16led_std_tsp_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dk_16led_std_tsp_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dk_16led_std_tsp_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dk_16led_std_tsp_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dk_16led_std_tsp_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dk_16led_std_tsp_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dk_16led_std_tsp_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dk_16led_std_tsp_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dk_16led_std_tsp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="js_tsp.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="js_tsp.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="js_tsp.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1678678978" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1678678978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678678978" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-66397173568425799" xil_pn:start_ts="1678678978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678678978" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5723369304976023353" xil_pn:start_ts="1678678978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678678978" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1678678978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678678978" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6778126912664521527" xil_pn:start_ts="1678678978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678678978" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1678678978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678678978" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8439777405670777981" xil_pn:start_ts="1678678978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678678987" xil_pn:in_ck="-801111011905648362" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6857684915448137024" xil_pn:start_ts="1678678978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dk_16led_std_tsp.lso"/>
      <outfile xil_pn:name="dk_16led_std_tsp.ngc"/>
      <outfile xil_pn:name="dk_16led_std_tsp.ngr"/>
      <outfile xil_pn:name="dk_16led_std_tsp.prj"/>
      <outfile xil_pn:name="dk_16led_std_tsp.stx"/>
      <outfile xil_pn:name="dk_16led_std_tsp.syr"/>
      <outfile xil_pn:name="dk_16led_std_tsp.xst"/>
      <outfile xil_pn:name="dk_16led_std_tsp_vhdl.prj"/>
      <outfile xil_pn:name="dk_16led_std_tsp_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1678678987" xil_pn:in_ck="875032682667283176" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3926456038287158430" xil_pn:start_ts="1678678987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678678993" xil_pn:in_ck="-148633949908651656" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7264615886130710940" xil_pn:start_ts="1678678987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dk_16led_std_tsp.bld"/>
      <outfile xil_pn:name="dk_16led_std_tsp.ngd"/>
      <outfile xil_pn:name="dk_16led_std_tsp_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1678678997" xil_pn:in_ck="-148633949908651655" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5880003210255087717" xil_pn:start_ts="1678678993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dk_16led_std_tsp.pcf"/>
      <outfile xil_pn:name="dk_16led_std_tsp_map.map"/>
      <outfile xil_pn:name="dk_16led_std_tsp_map.mrp"/>
      <outfile xil_pn:name="dk_16led_std_tsp_map.ncd"/>
      <outfile xil_pn:name="dk_16led_std_tsp_map.ngm"/>
      <outfile xil_pn:name="dk_16led_std_tsp_map.xrpt"/>
      <outfile xil_pn:name="dk_16led_std_tsp_summary.xml"/>
      <outfile xil_pn:name="dk_16led_std_tsp_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1678679015" xil_pn:in_ck="8963860837189326098" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1678678997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dk_16led_std_tsp.ncd"/>
      <outfile xil_pn:name="dk_16led_std_tsp.pad"/>
      <outfile xil_pn:name="dk_16led_std_tsp.par"/>
      <outfile xil_pn:name="dk_16led_std_tsp.ptwx"/>
      <outfile xil_pn:name="dk_16led_std_tsp.unroutes"/>
      <outfile xil_pn:name="dk_16led_std_tsp.xpi"/>
      <outfile xil_pn:name="dk_16led_std_tsp_pad.csv"/>
      <outfile xil_pn:name="dk_16led_std_tsp_pad.txt"/>
      <outfile xil_pn:name="dk_16led_std_tsp_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1678679019" xil_pn:in_ck="-827899416365753843" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1678679015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dk_16led_std_tsp.bgn"/>
      <outfile xil_pn:name="dk_16led_std_tsp.bit"/>
      <outfile xil_pn:name="dk_16led_std_tsp.drc"/>
      <outfile xil_pn:name="dk_16led_std_tsp.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1678679024" xil_pn:in_ck="-827899416365766697" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1678679023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1678679015" xil_pn:in_ck="-148633949908651787" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1678679012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dk_16led_std_tsp.twr"/>
      <outfile xil_pn:name="dk_16led_std_tsp.twx"/>
    </transform>
  </transforms>

</generated_project>
