{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512124778544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512124778560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 16:09:38 2017 " "Processing started: Fri Dec 01 16:09:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512124778560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124778560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124778560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512124778883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512124778883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/microprocessor-ee337/project-2/vhdl files/components.vhd 27 13 " "Found 27 design units, including 13 entities, in source file /github/microprocessor-ee337/project-2/vhdl files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2to1-behave " "Found design unit 2: mux_2to1-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2to1_nbits-behave " "Found design unit 3: mux_2to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_4to1-behave " "Found design unit 4: mux_4to1-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 164 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux_4to1_nbits-behave " "Found design unit 5: mux_4to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 188 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sign_extend-extend " "Found design unit 6: sign_extend-extend" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nor_box-norer " "Found design unit 7: nor_box-norer" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 236 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 unsigned_comparator-behave " "Found design unit 8: unsigned_comparator-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 266 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 left7_shifter-shift " "Found design unit 9: left7_shifter-shift" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 303 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alu-Behavioral " "Found design unit 10: alu-Behavioral" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 325 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dregister-behave " "Found design unit 11: dregister-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 382 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dflipflop-behave " "Found design unit 12: dflipflop-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 413 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 PriorityEncoder-behave " "Found design unit 13: PriorityEncoder-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 444 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 counter-behave " "Found design unit 14: counter-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 474 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_nbits " "Found entity 2: mux_2to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4to1_nbits " "Found entity 4: mux_4to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_extend " "Found entity 5: sign_extend" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "6 nor_box " "Found entity 6: nor_box" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsigned_comparator " "Found entity 7: unsigned_comparator" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "8 left7_shifter " "Found entity 8: left7_shifter" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "10 dregister " "Found entity 10: dregister" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "11 dflipflop " "Found entity 11: dflipflop" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "12 PriorityEncoder " "Found entity 12: PriorityEncoder" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""} { "Info" "ISGN_ENTITY_NAME" "13 counter " "Found entity 13: counter" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/microprocessor-ee337/project-2/vhdl files/lm_sm_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/microprocessor-ee337/project-2/vhdl files/lm_sm_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LM_SM_Block-behave " "Found design unit 1: LM_SM_Block-behave" {  } { { "../LM_SM_Block.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795321 ""} { "Info" "ISGN_ENTITY_NAME" "1 LM_SM_Block " "Found entity 1: LM_SM_Block" {  } { { "../LM_SM_Block.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/microprocessor-ee337/project-2/vhdl files/lm_sm_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/microprocessor-ee337/project-2/vhdl files/lm_sm_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LM_SM_logic-behave " "Found design unit 1: LM_SM_logic-behave" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795323 ""} { "Info" "ISGN_ENTITY_NAME" "1 LM_SM_logic " "Found entity 1: LM_SM_logic" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512124795323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LM_SM_Block " "Elaborating entity \"LM_SM_Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512124795444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b LM_SM_Block.vhd(27) " "Verilog HDL or VHDL warning at LM_SM_Block.vhd(27): object \"b\" assigned a value but never read" {  } { { "../LM_SM_Block.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512124795449 "|LM_SM_Block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits mux_2to1_nbits:mux1 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"mux_2to1_nbits:mux1\"" {  } { { "../LM_SM_Block.vhd" "mux1" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512124795487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister dregister:ir8_reg " "Elaborating entity \"dregister\" for hierarchy \"dregister:ir8_reg\"" {  } { { "../LM_SM_Block.vhd" "ir8_reg" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512124795532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LM_SM_logic LM_SM_logic:lsm_block " "Elaborating entity \"LM_SM_logic\" for hierarchy \"LM_SM_logic:lsm_block\"" {  } { { "../LM_SM_Block.vhd" "lsm_block" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512124795581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_done LM_SM_logic.vhd(27) " "Verilog HDL or VHDL warning at LM_SM_logic.vhd(27): object \"pe_done\" assigned a value but never read" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512124795582 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code LM_SM_logic.vhd(45) " "VHDL Process Statement warning at LM_SM_logic.vhd(45): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795582 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start LM_SM_logic.vhd(45) " "VHDL Process Statement warning at LM_SM_logic.vhd(45): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795582 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start LM_SM_logic.vhd(59) " "VHDL Process Statement warning at LM_SM_logic.vhd(59): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795583 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code LM_SM_logic.vhd(59) " "VHDL Process Statement warning at LM_SM_logic.vhd(59): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795583 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(61) " "VHDL Process Statement warning at LM_SM_logic.vhd(61): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795583 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(63) " "VHDL Process Statement warning at LM_SM_logic.vhd(63): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795583 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(64) " "VHDL Process Statement warning at LM_SM_logic.vhd(64): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795583 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start LM_SM_logic.vhd(69) " "VHDL Process Statement warning at LM_SM_logic.vhd(69): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795584 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code LM_SM_logic.vhd(69) " "VHDL Process Statement warning at LM_SM_logic.vhd(69): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795584 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(71) " "VHDL Process Statement warning at LM_SM_logic.vhd(71): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795584 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(73) " "VHDL Process Statement warning at LM_SM_logic.vhd(73): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795584 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(74) " "VHDL Process Statement warning at LM_SM_logic.vhd(74): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795584 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_ir8_in LM_SM_logic.vhd(79) " "VHDL Process Statement warning at LM_SM_logic.vhd(79): signal \"dummy_ir8_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795585 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start LM_SM_logic.vhd(79) " "VHDL Process Statement warning at LM_SM_logic.vhd(79): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795585 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_select LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"mux_select\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512124795585 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_PC LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"en_PC\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512124795585 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_IFID LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"en_IFID\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512124795585 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_start LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"counter_start\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512124795586 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"start\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512124795586 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir8_in LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"ir8_in\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512124795586 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dummy_ir8_in LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"dummy_ir8_in\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512124795586 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LM_address LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"LM_address\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512124795586 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SM_address LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"SM_address\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512124795586 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_address\[0\] LM_SM_logic.vhd(35) " "Inferred latch for \"SM_address\[0\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795588 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_address\[1\] LM_SM_logic.vhd(35) " "Inferred latch for \"SM_address\[1\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795588 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_address\[2\] LM_SM_logic.vhd(35) " "Inferred latch for \"SM_address\[2\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795588 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LM_address\[0\] LM_SM_logic.vhd(35) " "Inferred latch for \"LM_address\[0\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795588 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LM_address\[1\] LM_SM_logic.vhd(35) " "Inferred latch for \"LM_address\[1\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795588 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LM_address\[2\] LM_SM_logic.vhd(35) " "Inferred latch for \"LM_address\[2\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795589 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[0\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[0\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795589 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[1\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[1\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795589 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[2\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[2\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795589 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[3\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[3\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795590 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[4\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[4\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795590 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[5\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[5\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795590 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[6\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[6\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795590 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[7\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[7\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795590 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[0\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[0\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795590 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[1\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[1\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795590 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[2\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[2\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795591 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[3\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[3\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795591 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[4\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[4\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795593 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[5\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[5\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795593 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[6\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[6\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795594 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[7\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[7\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795594 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start LM_SM_logic.vhd(35) " "Inferred latch for \"start\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795594 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_start LM_SM_logic.vhd(35) " "Inferred latch for \"counter_start\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795594 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_IFID LM_SM_logic.vhd(35) " "Inferred latch for \"en_IFID\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795594 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_PC LM_SM_logic.vhd(35) " "Inferred latch for \"en_PC\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795595 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select LM_SM_logic.vhd(35) " "Inferred latch for \"mux_select\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124795595 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder LM_SM_logic:lsm_block\|PriorityEncoder:pe " "Elaborating entity \"PriorityEncoder\" for hierarchy \"LM_SM_logic:lsm_block\|PriorityEncoder:pe\"" {  } { { "../LM_SM_logic.vhd" "pe" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512124795647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"counter:counter1\"" {  } { { "../LM_SM_Block.vhd" "counter1" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512124795671 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset components.vhd(494) " "VHDL Process Statement warning at components.vhd(494): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512124795672 "|LM_SM_Block|counter:counter1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512124796526 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[0\] LM_SM_logic:lsm_block\|dummy_ir8_in\[0\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[0\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[0\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512124796657 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[1\] LM_SM_logic:lsm_block\|dummy_ir8_in\[1\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[1\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[1\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512124796657 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[2\] LM_SM_logic:lsm_block\|dummy_ir8_in\[2\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[2\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[2\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512124796657 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[3\] LM_SM_logic:lsm_block\|dummy_ir8_in\[3\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[3\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[3\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512124796657 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[4\] LM_SM_logic:lsm_block\|dummy_ir8_in\[4\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[4\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[4\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512124796657 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[5\] LM_SM_logic:lsm_block\|dummy_ir8_in\[5\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[5\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[5\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512124796657 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[6\] LM_SM_logic:lsm_block\|dummy_ir8_in\[6\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[6\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[6\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512124796657 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[7\] LM_SM_logic:lsm_block\|dummy_ir8_in\[7\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[7\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[7\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512124796657 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1512124796657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|start " "Latch LM_SM_logic:lsm_block\|start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LM_SM_logic:lsm_block\|start " "Ports D and ENA on the latch are fed by the same signal LM_SM_logic:lsm_block\|start" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512124796657 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512124796657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[0\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[0\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[0\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512124796657 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512124796657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[1\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[1\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[1\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512124796657 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512124796657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[2\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[2\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[2\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512124796657 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512124796657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[3\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[3\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512124796657 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512124796657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[4\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[4\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512124796657 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512124796657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[5\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[5\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512124796657 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512124796657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[6\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[6\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512124796657 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512124796657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[7\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[7\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512124796657 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512124796657 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "en_IFID VCC " "Pin \"en_IFID\" is stuck at VCC" {  } { { "../LM_SM_Block.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512124796726 "|LM_SM_Block|en_IFID"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512124796726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512124796858 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512124797644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512124797644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512124797817 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512124797817 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512124797817 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512124797817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512124797918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 16:09:57 2017 " "Processing ended: Fri Dec 01 16:09:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512124797918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512124797918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512124797918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512124797918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512124799754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512124799770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 16:09:59 2017 " "Processing started: Fri Dec 01 16:09:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512124799770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512124799770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512124799770 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512124799992 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1512124799993 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1512124799993 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1512124800153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512124800153 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512124800153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512124800238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512124800238 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512124800523 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512124800523 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512124800670 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512124800670 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512124800670 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512124800670 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512124800670 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512124800670 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512124800670 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512124800670 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512124800670 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512124800670 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512124800670 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1512124801225 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1512124801488 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512124801488 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512124801488 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512124801488 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1512124801488 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512124801488 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512124801526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dregister:ir8_reg\|dout\[0\] " "Destination node dregister:ir8_reg\|dout\[0\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 86 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512124801526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dregister:ir8_reg\|dout\[1\] " "Destination node dregister:ir8_reg\|dout\[1\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 85 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512124801526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dregister:ir8_reg\|dout\[2\] " "Destination node dregister:ir8_reg\|dout\[2\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 84 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512124801526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dregister:ir8_reg\|dout\[3\] " "Destination node dregister:ir8_reg\|dout\[3\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512124801526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dregister:ir8_reg\|dout\[4\] " "Destination node dregister:ir8_reg\|dout\[4\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512124801526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dregister:ir8_reg\|dout\[5\] " "Destination node dregister:ir8_reg\|dout\[5\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 81 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512124801526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dregister:ir8_reg\|dout\[6\] " "Destination node dregister:ir8_reg\|dout\[6\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 80 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512124801526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dregister:ir8_reg\|dout\[7\] " "Destination node dregister:ir8_reg\|dout\[7\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 79 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512124801526 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512124801526 ""}  } { { "../LM_SM_Block.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512124801526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LM_SM_logic:lsm_block\|LM_address\[2\]~0  " "Automatically promoted node LM_SM_logic:lsm_block\|LM_address\[2\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512124801526 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512124801526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LM_SM_logic:lsm_block\|SM_address\[2\]~0  " "Automatically promoted node LM_SM_logic:lsm_block\|SM_address\[2\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512124801526 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 0 { 0 ""} 0 106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512124801526 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512124801889 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512124801889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512124801889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512124801889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512124801889 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512124801889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512124801889 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512124801889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512124801889 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1512124801889 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512124801889 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 13 11 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 13 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1512124801889 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1512124801889 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512124801889 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512124801889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512124801889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512124801889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512124801889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512124801889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512124801889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512124801889 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512124801889 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1512124801889 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512124801889 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512124802175 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512124802189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512124803605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512124803689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512124803706 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512124805424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512124805424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512124805709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y11 X9_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y11 to location X9_Y22" {  } { { "loc" "" { Generic "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y11 to location X9_Y22"} { { 12 { 0 ""} 0 11 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512124807092 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512124807092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512124808177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512124808177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512124808199 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512124808415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512124808431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512124808647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512124808647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512124808832 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512124809317 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/output_files/test.fit.smsg " "Generated suppressed messages file C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512124809649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1146 " "Peak virtual memory: 1146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512124810104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 16:10:10 2017 " "Processing ended: Fri Dec 01 16:10:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512124810104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512124810104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512124810104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512124810104 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512124811494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512124811502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 16:10:11 2017 " "Processing started: Fri Dec 01 16:10:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512124811502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512124811502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512124811502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1512124812284 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512124813252 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512124813299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512124813600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 16:10:13 2017 " "Processing ended: Fri Dec 01 16:10:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512124813600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512124813600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512124813600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512124813600 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512124814340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512124815189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512124815189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 16:10:14 2017 " "Processing started: Fri Dec 01 16:10:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512124815189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124815189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124815189 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512124815357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124815651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124815652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124815762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124815762 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124816149 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124816368 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124816368 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512124816369 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name op_code\[1\] op_code\[1\] " "create_clock -period 1.000 -name op_code\[1\] op_code\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512124816369 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124816369 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124816371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124816372 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512124816373 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512124816392 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512124816619 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124816619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.214 " "Worst-case setup slack is -3.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124816633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124816633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.214             -38.979 op_code\[1\]  " "   -3.214             -38.979 op_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124816633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.395              -8.227 clk  " "   -1.395              -8.227 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124816633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124816633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124816681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124816681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 op_code\[1\]  " "    0.259               0.000 op_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124816681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk  " "    0.358               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124816681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124816681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124816762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124816856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124816872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124816872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 clk  " "   -3.000             -14.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124816872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 op_code\[1\]  " "   -3.000              -3.000 op_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124816872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124816872 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512124817289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124817333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512124818235 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.885 " "Worst-case setup slack is -2.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.885             -34.615 op_code\[1\]  " "   -2.885             -34.615 op_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -6.835 clk  " "   -1.213              -6.835 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 op_code\[1\]  " "    0.243               0.000 op_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 clk  " "   -3.000             -14.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 op_code\[1\]  " "   -3.000              -3.000 op_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818404 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512124818574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818773 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512124818775 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.306 " "Worst-case setup slack is -1.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.306             -14.764 op_code\[1\]  " "   -1.306             -14.764 op_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847              -5.074 clk  " "   -0.847              -5.074 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.135 " "Worst-case hold slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 op_code\[1\]  " "    0.135               0.000 op_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.426 clk  " "   -3.000             -14.426 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.367 op_code\[1\]  " "   -3.000              -5.367 op_code\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512124818899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124818899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124820190 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124820190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512124820485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 16:10:20 2017 " "Processing ended: Fri Dec 01 16:10:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512124820485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512124820485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512124820485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124820485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512124822714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512124822733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 16:10:22 2017 " "Processing started: Fri Dec 01 16:10:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512124822733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512124822733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512124822733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1512124824119 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_6_1200mv_85c_slow.vo C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/ simulation " "Generated file test_6_1200mv_85c_slow.vo in folder \"C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512124824758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_6_1200mv_0c_slow.vo C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/ simulation " "Generated file test_6_1200mv_0c_slow.vo in folder \"C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512124824861 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_0c_fast.vo C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/ simulation " "Generated file test_min_1200mv_0c_fast.vo in folder \"C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512124825003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/ simulation " "Generated file test.vo in folder \"C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512124825132 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_6_1200mv_85c_v_slow.sdo C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/ simulation " "Generated file test_6_1200mv_85c_v_slow.sdo in folder \"C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512124825225 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_6_1200mv_0c_v_slow.sdo C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/ simulation " "Generated file test_6_1200mv_0c_v_slow.sdo in folder \"C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512124825327 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_0c_v_fast.sdo C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/ simulation " "Generated file test_min_1200mv_0c_v_fast.sdo in folder \"C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512124825409 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_v.sdo C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/ simulation " "Generated file test_v.sdo in folder \"C:/Github/Microprocessor-EE337/Project-2/VHDL Files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512124825492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512124825651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 16:10:25 2017 " "Processing ended: Fri Dec 01 16:10:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512124825651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512124825652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512124825652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512124825651 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Quartus Prime Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512124826454 ""}
