$date
	Fri Sep 19 22:38:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module wireTest2_tb $end
$var wire 1 ! Z $end
$var wire 1 " Y $end
$var reg 1 # W $end
$var reg 1 $ X $end
$scope module uut $end
$var wire 1 # W $end
$var wire 1 $ X $end
$var wire 1 ! Z $end
$var wire 1 " Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
0!
$end
#20
1!
0"
1$
#40
0!
1"
0$
1#
#60
1!
0"
1$
#80
