# Copyright (c) Huawei Technologies Co., Ltd. 2025. All rights reserved.
# Copyright 2018-2020 Philippe Tillet
# Copyright 2020-2022 OpenAI
#
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
#
# The above copyright notice and this permission notice shall be included in
# all copies or substantial portions of the Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
# THE SOFTWARE.

__all__ = [
    "fixpipe",
    "create_address_space",
]

import enum
from typing import (
    TypeVar, List, Union
)

from triton._C.libtriton import ir
from triton._C.libtriton.ascend import ir as ascend_ir
import triton.language.core as tl
import triton.language.extra.cann.extension as al
import triton.extension.buffer.language as bl

from triton.language import semantic as real_semantic

T = TypeVar('T')


def create_address_space(
    address_space: ascend_ir.AddressSpace,
    builder: ascend_ir.ascendnpu_ir_builder
) -> ir.attribute:
    return builder.get_target_attribute(address_space)


class PIPE(enum.Enum):
    PIPE_S = ascend_ir.PIPE.PIPE_S
    PIPE_V = ascend_ir.PIPE.PIPE_V
    PIPE_M = ascend_ir.PIPE.PIPE_M
    PIPE_MTE1 = ascend_ir.PIPE.PIPE_MTE1
    PIPE_MTE2 = ascend_ir.PIPE.PIPE_MTE2
    PIPE_MTE3 = ascend_ir.PIPE.PIPE_MTE3
    PIPE_ALL = ascend_ir.PIPE.PIPE_ALL
    PIPE_FIX = ascend_ir.PIPE.PIPE_FIX


class SYNC_HINT(enum.Enum):
    WAIT = ascend_ir.SYNC_HINT.wait
    SET = ascend_ir.SYNC_HINT.set
    INTERNAL = ascend_ir.SYNC_HINT.internal


class EVENT_ID(enum.Enum):
    EVENT_ID0 = ascend_ir.EVENT.EVENT_ID0
    EVENT_ID1 = ascend_ir.EVENT.EVENT_ID1
    EVENT_ID2 = ascend_ir.EVENT.EVENT_ID2
    EVENT_ID3 = ascend_ir.EVENT.EVENT_ID3
    EVENT_ID4 = ascend_ir.EVENT.EVENT_ID4
    EVENT_ID5 = ascend_ir.EVENT.EVENT_ID5
    EVENT_ID6 = ascend_ir.EVENT.EVENT_ID6
    EVENT_ID7 = ascend_ir.EVENT.EVENT_ID7


def create_sync_block_set(sender, receiver, event_id, sender_pipe: PIPE, receiver_pipe: PIPE, _builder=None):
    if isinstance(event_id, int):
        _builder.sync_block_set(sender, receiver,
                                real_semantic.to_tensor(tl.constexpr(event_id), _builder).handle,
                                sender_pipe.value, receiver_pipe.value)
    elif isinstance(event_id, tl.constexpr):
        _builder.sync_block_set(sender, receiver,
                                real_semantic.to_tensor(event_id, _builder).handle,
                                sender_pipe.value, receiver_pipe.value)
    else:
        _builder.sync_block_set(sender, receiver,
                                event_id.handle, sender_pipe.value, receiver_pipe.value)


def create_sync_block_wait(sender, receiver, event_id, sender_pipe: PIPE, receiver_pipe: PIPE, _builder=None):
    if isinstance(event_id, int):
        _builder.sync_block_wait(sender, receiver,
                                 real_semantic.to_tensor(tl.constexpr(event_id), _builder).handle,
                                 sender_pipe.value, receiver_pipe.value)
    elif isinstance(event_id, tl.constexpr):
        _builder.sync_block_wait(sender, receiver,
                                 real_semantic.to_tensor(event_id, _builder).handle,
                                 sender_pipe.value, receiver_pipe.value)
    else:
        _builder.sync_block_wait(sender, receiver,
                                 event_id.handle, sender_pipe.value, receiver_pipe.value)


def sub_vec_id(builder: ascend_ir.ascendnpu_ir_builder) -> tl.tensor:
    return tl.tensor(builder.create_get_sub_vec_id(), tl.int64)


def copy_from_ub_to_l1(src: Union[tl.tensor, bl.buffer], dst: Union[tl.tensor, bl.buffer], builder):
    if not builder.is_910_95():
        raise RuntimeError("this feature is only supported on Ascend910_95")
    if isinstance(src, tl.tensor) or isinstance(dst, tl.tensor):
        raise TypeError("tensor not support yet")
    if src.shape != dst.shape:
        raise TypeError("src and dst must have same shape")
    if src.dtype != dst.dtype:
        raise TypeError("src and dst need to have the same type")
    if isinstance(src, bl.buffer) and isinstance(dst, bl.buffer):
        if src.space != al.ascend_address_space.UB:
            raise TypeError("src's AddressSpace must be UB")
        if dst.space != al.ascend_address_space.L1:
            raise TypeError("dst's AddressSpace must be L1")
        builder.create_copy_buffer(src.handle, dst.handle)
    else:
        raise TypeError("src and dst must be tl.tensor or bl.buffer")


def copy(src: Union[tl.tensor, bl.buffer], dst: Union[tl.tensor, bl.buffer], builder):
    if not builder.is_910_95():
        raise RuntimeError("this feature is only supported on Ascend910_95")
    if isinstance(src, tl.tensor) or isinstance(dst, tl.tensor):
        raise TypeError("tensor not support yet")
    if src.shape != dst.shape:
        raise TypeError("src and dst must have same shape")
    if src.dtype != dst.dtype:
        raise TypeError("src and dst need to have the same type")
    if isinstance(src, bl.buffer) and isinstance(dst, bl.buffer):
        if src.space != al.ascend_address_space.UB:
            raise TypeError("src's AddressSpace must be UB")
        if dst.space not in (al.ascend_address_space.L1, al.ascend_address_space.UB):
            raise TypeError("dst's AddressSpace must be UB or L1")
        builder.create_copy_buffer(src.handle, dst.handle)
    else:
        raise TypeError("src and dst must be tl.tensor or bl.buffer")


def fixpipe(
    src: tl.tensor,
    dst,
    dma_mode,
    dual_dst_mode,
    pre_quant_mode,
    pre_relu_mode,
    builder: ascend_ir.ascendnpu_ir_builder,
) -> None:
    builder.create_fixpipe(
        src.handle,
        dst.handle,
        dma_mode.value,
        dual_dst_mode.value,
        pre_quant_mode.value,
        pre_relu_mode.value,
    )


def debug_barrier(sync_mode: str, builder) -> None:
    target = tl.tensor(builder.get_int64(0), tl.int64)
    attr = builder.get_str_attr(sync_mode)
    builder.create_debug_barrier(target.handle, "SYNC_IN_VF", attr)