{
  "module_name": "fcoe_common.h",
  "hash_id": "28eb6239d0ce9aa8b9ff5571f84e6c277a7e7402c983edc7e2ab5bfd37e4d46f",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/qed/fcoe_common.h",
  "human_readable_source": " \n \n\n#ifndef __FCOE_COMMON__\n#define __FCOE_COMMON__\n\n \n \n \n\n#define FC_ABTS_REPLY_MAX_PAYLOAD_LEN\t12\n\n \nstruct protection_info_ctx {\n\t__le16 flags;\n#define PROTECTION_INFO_CTX_HOST_INTERFACE_MASK\t\t0x3\n#define PROTECTION_INFO_CTX_HOST_INTERFACE_SHIFT\t0\n#define PROTECTION_INFO_CTX_DIF_TO_PEER_MASK\t\t0x1\n#define PROTECTION_INFO_CTX_DIF_TO_PEER_SHIFT\t\t2\n#define PROTECTION_INFO_CTX_VALIDATE_DIX_APP_TAG_MASK\t0x1\n#define PROTECTION_INFO_CTX_VALIDATE_DIX_APP_TAG_SHIFT\t3\n#define PROTECTION_INFO_CTX_INTERVAL_SIZE_LOG_MASK\t0xF\n#define PROTECTION_INFO_CTX_INTERVAL_SIZE_LOG_SHIFT\t4\n#define PROTECTION_INFO_CTX_VALIDATE_DIX_REF_TAG_MASK\t0x1\n#define PROTECTION_INFO_CTX_VALIDATE_DIX_REF_TAG_SHIFT\t8\n#define PROTECTION_INFO_CTX_RESERVED0_MASK\t\t0x7F\n#define PROTECTION_INFO_CTX_RESERVED0_SHIFT\t\t9\n\tu8 dix_block_size;\n\tu8 dst_size;\n};\n\n \nunion protection_info_union_ctx {\n\tstruct protection_info_ctx info;\n\t__le32 value;\n};\n\n \nstruct fcoe_fcp_cmd_payload {\n\t__le32 opaque[8];\n};\n\n \nstruct fcoe_fcp_rsp_payload {\n\t__le32 opaque[6];\n};\n\n \nstruct fcp_rsp_payload_padded {\n\tstruct fcoe_fcp_rsp_payload rsp_payload;\n\t__le32 reserved[2];\n};\n\n \nstruct fcoe_fcp_xfer_payload {\n\t__le32 opaque[3];\n};\n\n \nstruct fcp_xfer_payload_padded {\n\tstruct fcoe_fcp_xfer_payload xfer_payload;\n\t__le32 reserved[5];\n};\n\n \nstruct fcoe_tx_data_params {\n\t__le32 data_offset;\n\t__le32 offset_in_io;\n\tu8 flags;\n#define FCOE_TX_DATA_PARAMS_OFFSET_IN_IO_VALID_MASK\t0x1\n#define FCOE_TX_DATA_PARAMS_OFFSET_IN_IO_VALID_SHIFT\t0\n#define FCOE_TX_DATA_PARAMS_DROP_DATA_MASK\t\t0x1\n#define FCOE_TX_DATA_PARAMS_DROP_DATA_SHIFT\t\t1\n#define FCOE_TX_DATA_PARAMS_AFTER_SEQ_REC_MASK\t\t0x1\n#define FCOE_TX_DATA_PARAMS_AFTER_SEQ_REC_SHIFT\t\t2\n#define FCOE_TX_DATA_PARAMS_RESERVED0_MASK\t\t0x1F\n#define FCOE_TX_DATA_PARAMS_RESERVED0_SHIFT\t\t3\n\tu8 dif_residual;\n\t__le16 seq_cnt;\n\t__le16 single_sge_saved_offset;\n\t__le16 next_dif_offset;\n\t__le16 seq_id;\n\t__le16 reserved3;\n};\n\n \nstruct fcoe_tx_mid_path_params {\n\t__le32 parameter;\n\tu8 r_ctl;\n\tu8 type;\n\tu8 cs_ctl;\n\tu8 df_ctl;\n\t__le16 rx_id;\n\t__le16 ox_id;\n};\n\n \nstruct fcoe_tx_params {\n\tstruct fcoe_tx_data_params data;\n\tstruct fcoe_tx_mid_path_params mid_path;\n};\n\n \nunion fcoe_tx_info_union_ctx {\n\tstruct fcoe_fcp_cmd_payload fcp_cmd_payload;\n\tstruct fcp_rsp_payload_padded fcp_rsp_payload;\n\tstruct fcp_xfer_payload_padded fcp_xfer_payload;\n\tstruct fcoe_tx_params tx_params;\n};\n\n \nstruct fcoe_slow_sgl_ctx {\n\tstruct regpair base_sgl_addr;\n\t__le16 curr_sge_off;\n\t__le16 remainder_num_sges;\n\t__le16 curr_sgl_index;\n\t__le16 reserved;\n};\n\n \nunion fcoe_dix_desc_ctx {\n\tstruct fcoe_slow_sgl_ctx dix_sgl;\n\tstruct scsi_sge cached_dix_sge;\n};\n\n \nstruct ystorm_fcoe_task_st_ctx {\n\tu8 task_type;\n\tu8 sgl_mode;\n#define YSTORM_FCOE_TASK_ST_CTX_TX_SGL_MODE_MASK\t0x1\n#define YSTORM_FCOE_TASK_ST_CTX_TX_SGL_MODE_SHIFT\t0\n#define YSTORM_FCOE_TASK_ST_CTX_RSRV_MASK\t\t0x7F\n#define YSTORM_FCOE_TASK_ST_CTX_RSRV_SHIFT\t\t1\n\tu8 cached_dix_sge;\n\tu8 expect_first_xfer;\n\t__le32 num_pbf_zero_write;\n\tunion protection_info_union_ctx protection_info_union;\n\t__le32 data_2_trns_rem;\n\tstruct scsi_sgl_params sgl_params;\n\tu8 reserved1[12];\n\tunion fcoe_tx_info_union_ctx tx_info_union;\n\tunion fcoe_dix_desc_ctx dix_desc;\n\tstruct scsi_cached_sges data_desc;\n\t__le16 ox_id;\n\t__le16 rx_id;\n\t__le32 task_rety_identifier;\n\tu8 reserved2[8];\n};\n\nstruct ystorm_fcoe_task_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\t__le16 word0;\n\tu8 flags0;\n#define YSTORM_FCOE_TASK_AG_CTX_NIBBLE0_MASK\t\t0xF\n#define YSTORM_FCOE_TASK_AG_CTX_NIBBLE0_SHIFT\t0\n#define YSTORM_FCOE_TASK_AG_CTX_BIT0_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_BIT0_SHIFT\t\t4\n#define YSTORM_FCOE_TASK_AG_CTX_BIT1_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_BIT1_SHIFT\t\t5\n#define YSTORM_FCOE_TASK_AG_CTX_BIT2_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_BIT2_SHIFT\t\t6\n#define YSTORM_FCOE_TASK_AG_CTX_BIT3_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_BIT3_SHIFT\t\t7\n\tu8 flags1;\n#define YSTORM_FCOE_TASK_AG_CTX_CF0_MASK\t\t0x3\n#define YSTORM_FCOE_TASK_AG_CTX_CF0_SHIFT\t\t0\n#define YSTORM_FCOE_TASK_AG_CTX_CF1_MASK\t\t0x3\n#define YSTORM_FCOE_TASK_AG_CTX_CF1_SHIFT\t\t2\n#define YSTORM_FCOE_TASK_AG_CTX_CF2SPECIAL_MASK\t0x3\n#define YSTORM_FCOE_TASK_AG_CTX_CF2SPECIAL_SHIFT\t4\n#define YSTORM_FCOE_TASK_AG_CTX_CF0EN_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_CF0EN_SHIFT\t\t6\n#define YSTORM_FCOE_TASK_AG_CTX_CF1EN_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_CF1EN_SHIFT\t\t7\n\tu8 flags2;\n#define YSTORM_FCOE_TASK_AG_CTX_BIT4_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_BIT4_SHIFT\t\t0\n#define YSTORM_FCOE_TASK_AG_CTX_RULE0EN_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_RULE0EN_SHIFT\t1\n#define YSTORM_FCOE_TASK_AG_CTX_RULE1EN_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_RULE1EN_SHIFT\t2\n#define YSTORM_FCOE_TASK_AG_CTX_RULE2EN_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_RULE2EN_SHIFT\t3\n#define YSTORM_FCOE_TASK_AG_CTX_RULE3EN_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_RULE3EN_SHIFT\t4\n#define YSTORM_FCOE_TASK_AG_CTX_RULE4EN_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_RULE4EN_SHIFT\t5\n#define YSTORM_FCOE_TASK_AG_CTX_RULE5EN_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_RULE5EN_SHIFT\t6\n#define YSTORM_FCOE_TASK_AG_CTX_RULE6EN_MASK\t\t0x1\n#define YSTORM_FCOE_TASK_AG_CTX_RULE6EN_SHIFT\t7\n\tu8 byte2;\n\t__le32 reg0;\n\tu8 byte3;\n\tu8 byte4;\n\t__le16 rx_id;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le16 word5;\n\t__le32 reg1;\n\t__le32 reg2;\n};\n\nstruct tstorm_fcoe_task_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\t__le16 icid;\n\tu8 flags0;\n#define TSTORM_FCOE_TASK_AG_CTX_CONNECTION_TYPE_MASK\t\t0xF\n#define TSTORM_FCOE_TASK_AG_CTX_CONNECTION_TYPE_SHIFT\t0\n#define TSTORM_FCOE_TASK_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_EXIST_IN_QM0_SHIFT\t\t4\n#define TSTORM_FCOE_TASK_AG_CTX_BIT1_MASK\t\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_BIT1_SHIFT\t\t\t5\n#define TSTORM_FCOE_TASK_AG_CTX_WAIT_ABTS_RSP_F_MASK\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_WAIT_ABTS_RSP_F_SHIFT\t6\n#define TSTORM_FCOE_TASK_AG_CTX_VALID_MASK\t\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_VALID_SHIFT\t\t\t7\n\tu8 flags1;\n#define TSTORM_FCOE_TASK_AG_CTX_FALSE_RR_TOV_MASK\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_FALSE_RR_TOV_SHIFT\t0\n#define TSTORM_FCOE_TASK_AG_CTX_BIT5_MASK\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_BIT5_SHIFT\t\t1\n#define TSTORM_FCOE_TASK_AG_CTX_REC_RR_TOV_CF_MASK\t0x3\n#define TSTORM_FCOE_TASK_AG_CTX_REC_RR_TOV_CF_SHIFT\t2\n#define TSTORM_FCOE_TASK_AG_CTX_ED_TOV_CF_MASK\t0x3\n#define TSTORM_FCOE_TASK_AG_CTX_ED_TOV_CF_SHIFT\t4\n#define TSTORM_FCOE_TASK_AG_CTX_CF2_MASK\t\t0x3\n#define TSTORM_FCOE_TASK_AG_CTX_CF2_SHIFT\t\t6\n\tu8 flags2;\n#define TSTORM_FCOE_TASK_AG_CTX_TIMER_STOP_ALL_MASK\t\t0x3\n#define TSTORM_FCOE_TASK_AG_CTX_TIMER_STOP_ALL_SHIFT\t\t0\n#define TSTORM_FCOE_TASK_AG_CTX_EX_CLEANUP_CF_MASK\t\t0x3\n#define TSTORM_FCOE_TASK_AG_CTX_EX_CLEANUP_CF_SHIFT\t\t2\n#define TSTORM_FCOE_TASK_AG_CTX_SEQ_INIT_CF_MASK\t\t0x3\n#define TSTORM_FCOE_TASK_AG_CTX_SEQ_INIT_CF_SHIFT\t\t4\n#define TSTORM_FCOE_TASK_AG_CTX_SEQ_RECOVERY_CF_MASK\t\t0x3\n#define TSTORM_FCOE_TASK_AG_CTX_SEQ_RECOVERY_CF_SHIFT\t6\n\tu8 flags3;\n#define TSTORM_FCOE_TASK_AG_CTX_UNSOL_COMP_CF_MASK\t\t0x3\n#define TSTORM_FCOE_TASK_AG_CTX_UNSOL_COMP_CF_SHIFT\t\t0\n#define TSTORM_FCOE_TASK_AG_CTX_REC_RR_TOV_CF_EN_MASK\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_REC_RR_TOV_CF_EN_SHIFT\t2\n#define TSTORM_FCOE_TASK_AG_CTX_ED_TOV_CF_EN_MASK\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_ED_TOV_CF_EN_SHIFT\t\t3\n#define TSTORM_FCOE_TASK_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_CF2EN_SHIFT\t\t\t4\n#define TSTORM_FCOE_TASK_AG_CTX_TIMER_STOP_ALL_EN_MASK\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_TIMER_STOP_ALL_EN_SHIFT\t5\n#define TSTORM_FCOE_TASK_AG_CTX_EX_CLEANUP_CF_EN_MASK\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_EX_CLEANUP_CF_EN_SHIFT\t6\n#define TSTORM_FCOE_TASK_AG_CTX_SEQ_INIT_CF_EN_MASK\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_SEQ_INIT_CF_EN_SHIFT\t\t7\n\tu8 flags4;\n#define TSTORM_FCOE_TASK_AG_CTX_SEQ_RECOVERY_CF_EN_MASK\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_SEQ_RECOVERY_CF_EN_SHIFT\t0\n#define TSTORM_FCOE_TASK_AG_CTX_UNSOL_COMP_CF_EN_MASK\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_UNSOL_COMP_CF_EN_SHIFT\t1\n#define TSTORM_FCOE_TASK_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_RULE0EN_SHIFT\t\t2\n#define TSTORM_FCOE_TASK_AG_CTX_RULE1EN_MASK\t\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_RULE1EN_SHIFT\t\t3\n#define TSTORM_FCOE_TASK_AG_CTX_RULE2EN_MASK\t\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_RULE2EN_SHIFT\t\t4\n#define TSTORM_FCOE_TASK_AG_CTX_RULE3EN_MASK\t\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_RULE3EN_SHIFT\t\t5\n#define TSTORM_FCOE_TASK_AG_CTX_RULE4EN_MASK\t\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_RULE4EN_SHIFT\t\t6\n#define TSTORM_FCOE_TASK_AG_CTX_RULE5EN_MASK\t\t\t0x1\n#define TSTORM_FCOE_TASK_AG_CTX_RULE5EN_SHIFT\t\t7\n\tu8 cleanup_state;\n\t__le16 last_sent_tid;\n\t__le32 rec_rr_tov_exp_timeout;\n\tu8 byte3;\n\tu8 byte4;\n\t__le16 word2;\n\t__le16 word3;\n\t__le16 word4;\n\t__le32 data_offset_end_of_seq;\n\t__le32 data_offset_next;\n};\n\n \nstruct fcoe_exp_ro {\n\t__le32 data_offset;\n\t__le32 reserved;\n};\n\n \nunion fcoe_cleanup_addr_exp_ro_union {\n\tstruct regpair abts_rsp_fc_payload_hi;\n\tstruct fcoe_exp_ro exp_ro;\n};\n\n \nstruct fcoe_abts_pkt {\n\t__le32 abts_rsp_fc_payload_lo;\n\t__le16 abts_rsp_rx_id;\n\tu8 abts_rsp_rctl;\n\tu8 reserved2;\n};\n\n \nstruct fcoe_tstorm_fcoe_task_st_ctx_read_write {\n\tunion fcoe_cleanup_addr_exp_ro_union cleanup_addr_exp_ro_union;\n\t__le16 flags;\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_RX_SGL_MODE_MASK\t0x1\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_RX_SGL_MODE_SHIFT\t0\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_EXP_FIRST_FRAME_MASK\t0x1\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_EXP_FIRST_FRAME_SHIFT\t1\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_SEQ_ACTIVE_MASK\t\t0x1\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_SEQ_ACTIVE_SHIFT\t2\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_SEQ_TIMEOUT_MASK\t0x1\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_SEQ_TIMEOUT_SHIFT\t3\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_SINGLE_PKT_IN_EX_MASK\t0x1\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_SINGLE_PKT_IN_EX_SHIFT\t4\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_OOO_RX_SEQ_STAT_MASK\t0x1\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_OOO_RX_SEQ_STAT_SHIFT\t5\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_CQ_ADD_ADV_MASK\t\t0x3\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_CQ_ADD_ADV_SHIFT\t6\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_RSRV1_MASK\t\t0xFF\n#define FCOE_TSTORM_FCOE_TASK_ST_CTX_READ_WRITE_RSRV1_SHIFT\t\t8\n\t__le16 seq_cnt;\n\tu8 seq_id;\n\tu8 ooo_rx_seq_id;\n\t__le16 rx_id;\n\tstruct fcoe_abts_pkt abts_data;\n\t__le32 e_d_tov_exp_timeout_val;\n\t__le16 ooo_rx_seq_cnt;\n\t__le16 reserved1;\n};\n\n \nstruct fcoe_tstorm_fcoe_task_st_ctx_read_only {\n\tu8 task_type;\n\tu8 dev_type;\n\tu8 conf_supported;\n\tu8 glbl_q_num;\n\t__le32 cid;\n\t__le32 fcp_cmd_trns_size;\n\t__le32 rsrv;\n};\n\n \nstruct tstorm_fcoe_task_st_ctx {\n\tstruct fcoe_tstorm_fcoe_task_st_ctx_read_write read_write;\n\tstruct fcoe_tstorm_fcoe_task_st_ctx_read_only read_only;\n};\n\nstruct mstorm_fcoe_task_ag_ctx {\n\tu8 byte0;\n\tu8 byte1;\n\t__le16 icid;\n\tu8 flags0;\n#define MSTORM_FCOE_TASK_AG_CTX_CONNECTION_TYPE_MASK\t\t0xF\n#define MSTORM_FCOE_TASK_AG_CTX_CONNECTION_TYPE_SHIFT\t0\n#define MSTORM_FCOE_TASK_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_EXIST_IN_QM0_SHIFT\t\t4\n#define MSTORM_FCOE_TASK_AG_CTX_CQE_PLACED_MASK\t\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_CQE_PLACED_SHIFT\t\t5\n#define MSTORM_FCOE_TASK_AG_CTX_BIT2_MASK\t\t\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_BIT2_SHIFT\t\t\t6\n#define MSTORM_FCOE_TASK_AG_CTX_BIT3_MASK\t\t\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_BIT3_SHIFT\t\t\t7\n\tu8 flags1;\n#define MSTORM_FCOE_TASK_AG_CTX_EX_CLEANUP_CF_MASK\t\t0x3\n#define MSTORM_FCOE_TASK_AG_CTX_EX_CLEANUP_CF_SHIFT\t\t0\n#define MSTORM_FCOE_TASK_AG_CTX_CF1_MASK\t\t\t0x3\n#define MSTORM_FCOE_TASK_AG_CTX_CF1_SHIFT\t\t\t2\n#define MSTORM_FCOE_TASK_AG_CTX_CF2_MASK\t\t\t0x3\n#define MSTORM_FCOE_TASK_AG_CTX_CF2_SHIFT\t\t\t4\n#define MSTORM_FCOE_TASK_AG_CTX_EX_CLEANUP_CF_EN_MASK\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_EX_CLEANUP_CF_EN_SHIFT\t6\n#define MSTORM_FCOE_TASK_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_CF1EN_SHIFT\t\t\t7\n\tu8 flags2;\n#define MSTORM_FCOE_TASK_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_CF2EN_SHIFT\t\t\t0\n#define MSTORM_FCOE_TASK_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_RULE0EN_SHIFT\t\t1\n#define MSTORM_FCOE_TASK_AG_CTX_RULE1EN_MASK\t\t\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_RULE1EN_SHIFT\t\t2\n#define MSTORM_FCOE_TASK_AG_CTX_RULE2EN_MASK\t\t\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_RULE2EN_SHIFT\t\t3\n#define MSTORM_FCOE_TASK_AG_CTX_RULE3EN_MASK\t\t\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_RULE3EN_SHIFT\t\t4\n#define MSTORM_FCOE_TASK_AG_CTX_RULE4EN_MASK\t\t\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_RULE4EN_SHIFT\t\t5\n#define MSTORM_FCOE_TASK_AG_CTX_XFER_PLACEMENT_EN_MASK\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_XFER_PLACEMENT_EN_SHIFT\t6\n#define MSTORM_FCOE_TASK_AG_CTX_RULE6EN_MASK\t\t\t0x1\n#define MSTORM_FCOE_TASK_AG_CTX_RULE6EN_SHIFT\t\t7\n\tu8 cleanup_state;\n\t__le32 received_bytes;\n\tu8 byte3;\n\tu8 glbl_q_num;\n\t__le16 word1;\n\t__le16 tid_to_xfer;\n\t__le16 word3;\n\t__le16 word4;\n\t__le16 word5;\n\t__le32 expected_bytes;\n\t__le32 reg2;\n};\n\n \nstruct mstorm_fcoe_task_st_ctx {\n\tstruct regpair rsp_buf_addr;\n\t__le32 rsrv[2];\n\tstruct scsi_sgl_params sgl_params;\n\t__le32 data_2_trns_rem;\n\t__le32 data_buffer_offset;\n\t__le16 parent_id;\n\t__le16 flags;\n#define MSTORM_FCOE_TASK_ST_CTX_INTERVAL_SIZE_LOG_MASK\t\t0xF\n#define MSTORM_FCOE_TASK_ST_CTX_INTERVAL_SIZE_LOG_SHIFT\t\t0\n#define MSTORM_FCOE_TASK_ST_CTX_HOST_INTERFACE_MASK\t\t0x3\n#define MSTORM_FCOE_TASK_ST_CTX_HOST_INTERFACE_SHIFT\t\t4\n#define MSTORM_FCOE_TASK_ST_CTX_DIF_TO_PEER_MASK\t\t0x1\n#define MSTORM_FCOE_TASK_ST_CTX_DIF_TO_PEER_SHIFT\t\t6\n#define MSTORM_FCOE_TASK_ST_CTX_MP_INCLUDE_FC_HEADER_MASK\t0x1\n#define MSTORM_FCOE_TASK_ST_CTX_MP_INCLUDE_FC_HEADER_SHIFT\t7\n#define MSTORM_FCOE_TASK_ST_CTX_DIX_BLOCK_SIZE_MASK\t\t0x3\n#define MSTORM_FCOE_TASK_ST_CTX_DIX_BLOCK_SIZE_SHIFT\t\t8\n#define MSTORM_FCOE_TASK_ST_CTX_VALIDATE_DIX_REF_TAG_MASK\t0x1\n#define MSTORM_FCOE_TASK_ST_CTX_VALIDATE_DIX_REF_TAG_SHIFT\t10\n#define MSTORM_FCOE_TASK_ST_CTX_DIX_CACHED_SGE_FLG_MASK\t\t0x1\n#define MSTORM_FCOE_TASK_ST_CTX_DIX_CACHED_SGE_FLG_SHIFT\t11\n#define MSTORM_FCOE_TASK_ST_CTX_DIF_SUPPORTED_MASK\t\t0x1\n#define MSTORM_FCOE_TASK_ST_CTX_DIF_SUPPORTED_SHIFT\t\t12\n#define MSTORM_FCOE_TASK_ST_CTX_TX_SGL_MODE_MASK\t\t0x1\n#define MSTORM_FCOE_TASK_ST_CTX_TX_SGL_MODE_SHIFT\t\t13\n#define MSTORM_FCOE_TASK_ST_CTX_RESERVED_MASK\t\t\t0x3\n#define MSTORM_FCOE_TASK_ST_CTX_RESERVED_SHIFT\t\t\t14\n\tstruct scsi_cached_sges data_desc;\n};\n\nstruct ustorm_fcoe_task_ag_ctx {\n\tu8 reserved;\n\tu8 byte1;\n\t__le16 icid;\n\tu8 flags0;\n#define USTORM_FCOE_TASK_AG_CTX_CONNECTION_TYPE_MASK\t\t0xF\n#define USTORM_FCOE_TASK_AG_CTX_CONNECTION_TYPE_SHIFT\t0\n#define USTORM_FCOE_TASK_AG_CTX_EXIST_IN_QM0_MASK\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_EXIST_IN_QM0_SHIFT\t\t4\n#define USTORM_FCOE_TASK_AG_CTX_BIT1_MASK\t\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_BIT1_SHIFT\t\t\t5\n#define USTORM_FCOE_TASK_AG_CTX_CF0_MASK\t\t\t0x3\n#define USTORM_FCOE_TASK_AG_CTX_CF0_SHIFT\t\t\t6\n\tu8 flags1;\n#define USTORM_FCOE_TASK_AG_CTX_CF1_MASK\t\t0x3\n#define USTORM_FCOE_TASK_AG_CTX_CF1_SHIFT\t\t0\n#define USTORM_FCOE_TASK_AG_CTX_CF2_MASK\t\t0x3\n#define USTORM_FCOE_TASK_AG_CTX_CF2_SHIFT\t\t2\n#define USTORM_FCOE_TASK_AG_CTX_CF3_MASK\t\t0x3\n#define USTORM_FCOE_TASK_AG_CTX_CF3_SHIFT\t\t4\n#define USTORM_FCOE_TASK_AG_CTX_DIF_ERROR_CF_MASK\t0x3\n#define USTORM_FCOE_TASK_AG_CTX_DIF_ERROR_CF_SHIFT\t6\n\tu8 flags2;\n#define USTORM_FCOE_TASK_AG_CTX_CF0EN_MASK\t\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_CF0EN_SHIFT\t\t\t0\n#define USTORM_FCOE_TASK_AG_CTX_CF1EN_MASK\t\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_CF1EN_SHIFT\t\t\t1\n#define USTORM_FCOE_TASK_AG_CTX_CF2EN_MASK\t\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_CF2EN_SHIFT\t\t\t2\n#define USTORM_FCOE_TASK_AG_CTX_CF3EN_MASK\t\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_CF3EN_SHIFT\t\t\t3\n#define USTORM_FCOE_TASK_AG_CTX_DIF_ERROR_CF_EN_MASK\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_DIF_ERROR_CF_EN_SHIFT\t4\n#define USTORM_FCOE_TASK_AG_CTX_RULE0EN_MASK\t\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_RULE0EN_SHIFT\t\t5\n#define USTORM_FCOE_TASK_AG_CTX_RULE1EN_MASK\t\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_RULE1EN_SHIFT\t\t6\n#define USTORM_FCOE_TASK_AG_CTX_RULE2EN_MASK\t\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_RULE2EN_SHIFT\t\t7\n\tu8 flags3;\n#define USTORM_FCOE_TASK_AG_CTX_RULE3EN_MASK\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_RULE3EN_SHIFT\t0\n#define USTORM_FCOE_TASK_AG_CTX_RULE4EN_MASK\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_RULE4EN_SHIFT\t1\n#define USTORM_FCOE_TASK_AG_CTX_RULE5EN_MASK\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_RULE5EN_SHIFT\t2\n#define USTORM_FCOE_TASK_AG_CTX_RULE6EN_MASK\t\t0x1\n#define USTORM_FCOE_TASK_AG_CTX_RULE6EN_SHIFT\t3\n#define USTORM_FCOE_TASK_AG_CTX_DIF_ERROR_TYPE_MASK\t0xF\n#define USTORM_FCOE_TASK_AG_CTX_DIF_ERROR_TYPE_SHIFT\t4\n\t__le32 dif_err_intervals;\n\t__le32 dif_error_1st_interval;\n\t__le32 global_cq_num;\n\t__le32 reg3;\n\t__le32 reg4;\n\t__le32 reg5;\n};\n\n \nstruct fcoe_task_context {\n\tstruct ystorm_fcoe_task_st_ctx ystorm_st_context;\n\tstruct regpair ystorm_st_padding[2];\n\tstruct tdif_task_context tdif_context;\n\tstruct ystorm_fcoe_task_ag_ctx ystorm_ag_context;\n\tstruct tstorm_fcoe_task_ag_ctx tstorm_ag_context;\n\tstruct timers_context timer_context;\n\tstruct tstorm_fcoe_task_st_ctx tstorm_st_context;\n\tstruct regpair tstorm_st_padding[2];\n\tstruct mstorm_fcoe_task_ag_ctx mstorm_ag_context;\n\tstruct mstorm_fcoe_task_st_ctx mstorm_st_context;\n\tstruct ustorm_fcoe_task_ag_ctx ustorm_ag_context;\n\tstruct rdif_task_context rdif_context;\n};\n\n \nunion fcoe_additional_info_union {\n\t__le32 previous_tid;\n\t__le32 parent_tid;\n\t__le32 burst_length;\n\t__le32 seq_rec_updated_offset;\n};\n\n \nenum fcoe_completion_status {\n\tFCOE_COMPLETION_STATUS_SUCCESS,\n\tFCOE_COMPLETION_STATUS_FCOE_VER_ERR,\n\tFCOE_COMPLETION_STATUS_SRC_MAC_ADD_ARR_ERR,\n\tMAX_FCOE_COMPLETION_STATUS\n};\n\n \nstruct fc_addr_nw {\n\tu8 addr_lo;\n\tu8 addr_mid;\n\tu8 addr_hi;\n};\n\n \nstruct fcoe_conn_offload_ramrod_data {\n\tstruct regpair sq_pbl_addr;\n\tstruct regpair sq_curr_page_addr;\n\tstruct regpair sq_next_page_addr;\n\tstruct regpair xferq_pbl_addr;\n\tstruct regpair xferq_curr_page_addr;\n\tstruct regpair xferq_next_page_addr;\n\tstruct regpair respq_pbl_addr;\n\tstruct regpair respq_curr_page_addr;\n\tstruct regpair respq_next_page_addr;\n\t__le16 dst_mac_addr_lo;\n\t__le16 dst_mac_addr_mid;\n\t__le16 dst_mac_addr_hi;\n\t__le16 src_mac_addr_lo;\n\t__le16 src_mac_addr_mid;\n\t__le16 src_mac_addr_hi;\n\t__le16 tx_max_fc_pay_len;\n\t__le16 e_d_tov_timer_val;\n\t__le16 rx_max_fc_pay_len;\n\t__le16 vlan_tag;\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_VLAN_ID_MASK\t0xFFF\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_VLAN_ID_SHIFT\t0\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_CFI_MASK\t\t0x1\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_CFI_SHIFT\t\t12\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_PRIORITY_MASK\t0x7\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_PRIORITY_SHIFT\t13\n\t__le16 physical_q0;\n\t__le16 rec_rr_tov_timer_val;\n\tstruct fc_addr_nw s_id;\n\tu8 max_conc_seqs_c3;\n\tstruct fc_addr_nw d_id;\n\tu8 flags;\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_B_CONT_INCR_SEQ_CNT_MASK\t0x1\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_B_CONT_INCR_SEQ_CNT_SHIFT\t0\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_B_CONF_REQ_MASK\t\t0x1\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_B_CONF_REQ_SHIFT\t\t1\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_B_REC_VALID_MASK\t\t0x1\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_B_REC_VALID_SHIFT\t\t2\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_B_VLAN_FLAG_MASK\t\t0x1\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_B_VLAN_FLAG_SHIFT\t\t3\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_B_SINGLE_VLAN_MASK\t0x1\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_B_SINGLE_VLAN_SHIFT\t4\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_MODE_MASK\t\t\t0x3\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_MODE_SHIFT\t\t5\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_RESERVED0_MASK\t\t0x1\n#define FCOE_CONN_OFFLOAD_RAMROD_DATA_RESERVED0_SHIFT\t\t7\n\t__le16 conn_id;\n\tu8 def_q_idx;\n\tu8 reserved[5];\n};\n\n \nstruct fcoe_conn_terminate_ramrod_data {\n\tstruct regpair terminate_params_addr;\n};\n\n \nenum fcoe_device_type {\n\tFCOE_TASK_DEV_TYPE_DISK,\n\tFCOE_TASK_DEV_TYPE_TAPE,\n\tMAX_FCOE_DEVICE_TYPE\n};\n\n \nstruct fcoe_fast_sgl_ctx {\n\tstruct regpair sgl_start_addr;\n\t__le32 sgl_byte_offset;\n\t__le16 task_reuse_cnt;\n\t__le16 init_offset_in_first_sge;\n};\n\n \nstruct fcoe_init_func_ramrod_data {\n\tstruct scsi_init_func_params func_params;\n\tstruct scsi_init_func_queues q_params;\n\t__le16 mtu;\n\t__le16 sq_num_pages_in_pbl;\n\t__le32 reserved[3];\n};\n\n \nenum fcoe_mode_type {\n\tFCOE_INITIATOR_MODE = 0x0,\n\tFCOE_TARGET_MODE = 0x1,\n\tFCOE_BOTH_OR_NOT_CHOSEN = 0x3,\n\tMAX_FCOE_MODE_TYPE\n};\n\n \nstruct fcoe_rx_stat {\n\tstruct regpair fcoe_rx_byte_cnt;\n\tstruct regpair fcoe_rx_data_pkt_cnt;\n\tstruct regpair fcoe_rx_xfer_pkt_cnt;\n\tstruct regpair fcoe_rx_other_pkt_cnt;\n\t__le32 fcoe_silent_drop_pkt_cmdq_full_cnt;\n\t__le32 fcoe_silent_drop_pkt_rq_full_cnt;\n\t__le32 fcoe_silent_drop_pkt_crc_error_cnt;\n\t__le32 fcoe_silent_drop_pkt_task_invalid_cnt;\n\t__le32 fcoe_silent_drop_total_pkt_cnt;\n\t__le32 rsrv;\n};\n\n \nenum fcoe_sqe_request_type {\n\tSEND_FCOE_CMD,\n\tSEND_FCOE_MIDPATH,\n\tSEND_FCOE_ABTS_REQUEST,\n\tFCOE_EXCHANGE_CLEANUP,\n\tFCOE_SEQUENCE_RECOVERY,\n\tSEND_FCOE_XFER_RDY,\n\tSEND_FCOE_RSP,\n\tSEND_FCOE_RSP_WITH_SENSE_DATA,\n\tSEND_FCOE_TARGET_DATA,\n\tSEND_FCOE_INITIATOR_DATA,\n\tSEND_FCOE_XFER_CONTINUATION_RDY,\n\tSEND_FCOE_TARGET_ABTS_RSP,\n\tMAX_FCOE_SQE_REQUEST_TYPE\n};\n\n \nstruct fcoe_stat_ramrod_data {\n\tstruct regpair stat_params_addr;\n};\n\n \nenum fcoe_task_type {\n\tFCOE_TASK_TYPE_WRITE_INITIATOR,\n\tFCOE_TASK_TYPE_READ_INITIATOR,\n\tFCOE_TASK_TYPE_MIDPATH,\n\tFCOE_TASK_TYPE_UNSOLICITED,\n\tFCOE_TASK_TYPE_ABTS,\n\tFCOE_TASK_TYPE_EXCHANGE_CLEANUP,\n\tFCOE_TASK_TYPE_SEQUENCE_CLEANUP,\n\tFCOE_TASK_TYPE_WRITE_TARGET,\n\tFCOE_TASK_TYPE_READ_TARGET,\n\tFCOE_TASK_TYPE_RSP,\n\tFCOE_TASK_TYPE_RSP_SENSE_DATA,\n\tFCOE_TASK_TYPE_ABTS_TARGET,\n\tFCOE_TASK_TYPE_ENUM_SIZE,\n\tMAX_FCOE_TASK_TYPE\n};\n\n \nstruct fcoe_tx_stat {\n\tstruct regpair fcoe_tx_byte_cnt;\n\tstruct regpair fcoe_tx_data_pkt_cnt;\n\tstruct regpair fcoe_tx_xfer_pkt_cnt;\n\tstruct regpair fcoe_tx_other_pkt_cnt;\n};\n\n \nstruct fcoe_wqe {\n\t__le16 task_id;\n\t__le16 flags;\n#define FCOE_WQE_REQ_TYPE_MASK\t\t0xF\n#define FCOE_WQE_REQ_TYPE_SHIFT\t\t0\n#define FCOE_WQE_SGL_MODE_MASK\t\t0x1\n#define FCOE_WQE_SGL_MODE_SHIFT\t\t4\n#define FCOE_WQE_CONTINUATION_MASK\t0x1\n#define FCOE_WQE_CONTINUATION_SHIFT\t5\n#define FCOE_WQE_SEND_AUTO_RSP_MASK\t0x1\n#define FCOE_WQE_SEND_AUTO_RSP_SHIFT\t6\n#define FCOE_WQE_RESERVED_MASK\t\t0x1\n#define FCOE_WQE_RESERVED_SHIFT\t\t7\n#define FCOE_WQE_NUM_SGES_MASK\t\t0xF\n#define FCOE_WQE_NUM_SGES_SHIFT\t\t8\n#define FCOE_WQE_RESERVED1_MASK\t\t0xF\n#define FCOE_WQE_RESERVED1_SHIFT\t12\n\tunion fcoe_additional_info_union additional_info_union;\n};\n\n \nstruct xfrqe_prot_flags {\n\tu8 flags;\n#define XFRQE_PROT_FLAGS_PROT_INTERVAL_SIZE_LOG_MASK\t0xF\n#define XFRQE_PROT_FLAGS_PROT_INTERVAL_SIZE_LOG_SHIFT\t0\n#define XFRQE_PROT_FLAGS_DIF_TO_PEER_MASK\t\t0x1\n#define XFRQE_PROT_FLAGS_DIF_TO_PEER_SHIFT\t\t4\n#define XFRQE_PROT_FLAGS_HOST_INTERFACE_MASK\t\t0x3\n#define XFRQE_PROT_FLAGS_HOST_INTERFACE_SHIFT\t\t5\n#define XFRQE_PROT_FLAGS_RESERVED_MASK\t\t\t0x1\n#define XFRQE_PROT_FLAGS_RESERVED_SHIFT\t\t\t7\n};\n\n \nstruct fcoe_db_data {\n\tu8 params;\n#define FCOE_DB_DATA_DEST_MASK\t\t0x3\n#define FCOE_DB_DATA_DEST_SHIFT\t\t0\n#define FCOE_DB_DATA_AGG_CMD_MASK\t0x3\n#define FCOE_DB_DATA_AGG_CMD_SHIFT\t2\n#define FCOE_DB_DATA_BYPASS_EN_MASK\t0x1\n#define FCOE_DB_DATA_BYPASS_EN_SHIFT\t4\n#define FCOE_DB_DATA_RESERVED_MASK\t0x1\n#define FCOE_DB_DATA_RESERVED_SHIFT\t5\n#define FCOE_DB_DATA_AGG_VAL_SEL_MASK\t0x3\n#define FCOE_DB_DATA_AGG_VAL_SEL_SHIFT\t6\n\tu8 agg_flags;\n\t__le16 sq_prod;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}