m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/opt/altera/modelsim/modelsim_ase
vsdram_a_fifo
!s110 1626203346
!i10b 1
!s100 QdGKZ7_Glhc<d:NeAL@_b2
IY3Tg3m?8cEOEGh;@4:UY`3
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 d/home/jacky/fpga/logic_analyzer/modelsim
w1626040329
8/home/jacky/fpga/logic_analyzer/src/sdram_a_fifo/sdram_a_fifo.v
F/home/jacky/fpga/logic_analyzer/src/sdram_a_fifo/sdram_a_fifo.v
Z2 L0 39
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1626203346.000000
!s107 /home/jacky/fpga/logic_analyzer/src/sdram_a_fifo/sdram_a_fifo.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jacky/fpga/logic_analyzer/src/sdram_a_fifo/sdram_a_fifo.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vsdram_d_fifo
!s110 1626203001
!i10b 1
!s100 Bo^NXTTgDZKPaID=Una<D2
IN^@dT]HOX6JCi84PGD9<50
R0
R1
w1626040066
8/home/jacky/fpga/logic_analyzer/src/sdram_d_fifo/sdram_d_fifo.v
F/home/jacky/fpga/logic_analyzer/src/sdram_d_fifo/sdram_d_fifo.v
R2
R3
r1
!s85 0
31
!s108 1626203001.000000
!s107 /home/jacky/fpga/logic_analyzer/src/sdram_d_fifo/sdram_d_fifo.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/jacky/fpga/logic_analyzer/src/sdram_d_fifo/sdram_d_fifo.v|
!i113 1
R4
R5
vsdram_interface
Z6 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1626204827
!i10b 1
!s100 EVnL05bOEn20PGzl92]Ao0
IFBciTKF0_Gz0l@j^1Q^6A0
R0
!s105 sdram_interface_sv_unit
S1
R1
w1626204800
8/home/jacky/fpga/logic_analyzer/src/sdram_interface.sv
F/home/jacky/fpga/logic_analyzer/src/sdram_interface.sv
L0 1
R3
r1
!s85 0
31
!s108 1626204827.000000
!s107 /home/jacky/fpga/logic_analyzer/src/sdram_interface.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/jacky/fpga/logic_analyzer/src/sdram_interface.sv|
!i113 1
Z7 o-work work -sv
R5
vsdram_interface_tb
R6
!s110 1626206680
!i10b 1
!s100 3UIzGkiiO<JWKmU^d=<Ga3
I?AoYUz24?5_`aImRnL_7m2
R0
!s105 sdram_interface_tb_sv_unit
S1
R1
w1626206676
8/home/jacky/fpga/logic_analyzer/testbench/sdram_interface_tb.sv
F/home/jacky/fpga/logic_analyzer/testbench/sdram_interface_tb.sv
L0 3
R3
r1
!s85 0
31
!s108 1626206680.000000
!s107 /home/jacky/fpga/logic_analyzer/testbench/sdram_interface_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/jacky/fpga/logic_analyzer/testbench/sdram_interface_tb.sv|
!i113 1
R7
R5
