T_1 F_1 ( void )\r\n{\r\nstatic T_1 V_1 ;\r\nstatic bool V_2 ;\r\nif ( ! V_2 ) {\r\nvoid T_2 * V_3 = F_2 ( V_4 , 4 ) ;\r\nF_3 ( ! V_3 ) ;\r\nV_1 = F_4 ( V_3 ) ;\r\nF_5 ( V_3 ) ;\r\nV_2 = true ;\r\n}\r\nreturn V_1 ;\r\n}\r\nvoid T_3 F_6 ( void )\r\n{\r\nT_1 V_1 = F_1 () ;\r\n#ifdef F_7\r\nvoid T_2 * V_5 ;\r\nint V_6 = 0 ;\r\nT_1 V_7 ;\r\nif ( F_8 ( L_1 ) ) {\r\nV_7 = 260000000 / 8 ;\r\nasm volatile(\r\n" cps 0x16\n"\r\n" mrc p15, 0, r1, c1, c1, 0\n"\r\n" orr r0, r1, #1\n"\r\n" mcr p15, 0, r0, c1, c1, 0\n"\r\n" isb\n"\r\n" mov r0, #0\n"\r\n" mcrr p15, 4, r0, r0, c14\n"\r\n" isb\n"\r\n" mcr p15, 0, r1, c1, c1, 0\n"\r\n" isb\n"\r\n" cps 0x13\n"\r\n: : : "r0", "r1");\r\n} else {\r\nswitch ( V_1 & ( F_9 ( 14 ) | F_9 ( 13 ) ) ) {\r\ncase 0 :\r\nV_6 = 15 ;\r\nbreak;\r\ncase F_9 ( 13 ) :\r\nV_6 = 20 ;\r\nbreak;\r\ncase F_9 ( 14 ) :\r\nV_6 = 26 ;\r\nbreak;\r\ncase F_9 ( 13 ) | F_9 ( 14 ) :\r\nV_6 = 30 ;\r\nbreak;\r\n}\r\nV_7 = V_6 * ( 1000000 / 2 ) ;\r\n}\r\nV_5 = F_10 ( 0xe6080000 , V_8 ) ;\r\nif ( ( F_4 ( V_5 + V_9 ) & 1 ) == 0 ||\r\nF_4 ( V_5 + V_10 ) != V_7 ) {\r\nF_11 ( V_7 , V_5 + V_10 ) ;\r\nasm volatile("mcr p15, 0, %0, c14, c0, 0" : : "r" (freq));\r\nF_11 ( 1 , V_5 + V_9 ) ;\r\n}\r\nF_5 ( V_5 ) ;\r\n#endif\r\nF_12 ( V_1 ) ;\r\nF_13 () ;\r\n}\r\nstatic int T_3 F_14 ( unsigned long V_11 , const char * V_12 ,\r\nint V_13 , void * V_14 )\r\n{\r\nconst char * type = F_15 ( V_11 , L_2 , NULL ) ;\r\nconst T_4 * V_15 , * V_16 ;\r\nint V_17 ;\r\nstruct V_18 * V_19 = V_14 ;\r\nT_5 V_20 = 1ULL << 32 ;\r\nif ( type == NULL || strcmp ( type , L_3 ) )\r\nreturn 0 ;\r\nV_15 = F_15 ( V_11 , L_4 , & V_17 ) ;\r\nif ( V_15 == NULL )\r\nV_15 = F_15 ( V_11 , L_5 , & V_17 ) ;\r\nif ( V_15 == NULL )\r\nreturn 0 ;\r\nV_16 = V_15 + ( V_17 / sizeof( T_4 ) ) ;\r\nwhile ( ( V_16 - V_15 ) >= ( V_21 + V_22 ) ) {\r\nT_5 V_5 , V_23 ;\r\nV_5 = F_16 ( V_21 , & V_15 ) ;\r\nV_23 = F_16 ( V_22 , & V_15 ) ;\r\nif ( V_5 >= V_20 )\r\ncontinue;\r\nif ( ( V_5 + V_23 ) >= V_20 )\r\nV_23 = V_20 - V_5 ;\r\nif ( V_23 < V_19 -> V_24 )\r\ncontinue;\r\nif ( V_5 < V_19 -> V_5 )\r\ncontinue;\r\nV_19 -> V_5 = V_5 + V_23 - V_19 -> V_24 ;\r\nV_19 -> V_23 = V_19 -> V_24 ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid T_3 F_17 ( void )\r\n{\r\nstruct V_18 V_19 ;\r\nmemset ( & V_19 , 0 , sizeof( V_19 ) ) ;\r\nV_19 . V_24 = V_25 ;\r\nF_18 ( F_14 , & V_19 ) ;\r\n#ifdef F_19\r\nif ( V_19 . V_23 && F_20 ( V_19 . V_5 , V_19 . V_23 ) )\r\nF_21 ( V_19 . V_23 , V_19 . V_5 , 0 ,\r\n& V_26 , true ) ;\r\n#endif\r\n}
