## Enlace a la documentación
[https://cirofabianbermudez.com/curso_fpga/](https://cirofabianbermudez.com/curso_fpga/)


## Colaboradores: 
- Julisa Verdejo Palacios
- Alonso Contreras Guadalupe
- Bermudez Marquez Ciro Fabian

## Introducción
## Referencias
- [DigitalWiki](http://digital.unex.es/wiki/doku.php?id=pub:vlog#sintaxis_verilog)
- [VerilogGuide](https://verilogguide.readthedocs.io/en/latest/index.html)

## Revisiones
- [x] 00_luts
  - [x] `lut1.v`
  - [x] `lut2.v`
  - [x] `lut3.v`
  - [x] `lut4.v`
  - [x] `lut_tb.v`

- [ ] 01_mux

  - [ ] `mux2_1.v`
  - [ ] `mux4_1.v`
  - [ ] `mux4_1_v2.v`
  - [ ] `mux4_1_v3.v`
  - [ ] `mux256_to_1.v`
  - [ ] `mux4_1_tb.v`

- [ ] 02_dec7seg

  - [ ] `dec7seg.v`
  - [ ] `dec7seg_v2.v`
  - [ ] `dec7seg_v3.v`
  - [ ] `dec7seg_tb.v`

  

