Analysis & Synthesis report for Project2
Sat Nov 21 15:26:10 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_gq61:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |Project2
 16. Parameter Settings for User Entity Instance: Mux3to1:pcMux
 17. Parameter Settings for User Entity Instance: Register:pc
 18. Parameter Settings for User Entity Instance: InstMemory:instMemory
 19. Parameter Settings for User Entity Instance: SignExtension:signExtension
 20. Parameter Settings for User Entity Instance: RegisterFile:dprf
 21. Parameter Settings for User Entity Instance: Mux2to1:aluMux
 22. Parameter Settings for User Entity Instance: ALU:alu
 23. Parameter Settings for User Entity Instance: Timer:timer
 24. Parameter Settings for User Entity Instance: DataMemory:dataMemory
 25. Parameter Settings for User Entity Instance: Mux3to1:dataMux
 26. Parameter Settings for Inferred Entity Instance: DataMemory:dataMemory|altsyncram:data_rtl_0
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "Register:pc"
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 21 15:26:10 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Project2                                        ;
; Top-level Entity Name              ; Project2                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,837                                           ;
;     Total combinational functions  ; 2,327                                           ;
;     Dedicated logic registers      ; 808                                             ;
; Total registers                    ; 808                                             ;
; Total pins                         ; 63                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; Project2           ; Project2           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; Off                ; On                 ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Auto RAM to Logic Cell Conversion                                          ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; ForwardingUnit.v                 ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/ForwardingUnit.v       ;         ;
; Project2.v                       ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.v             ;         ;
; SevenSeg.v                       ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/SevenSeg.v             ;         ;
; SignExtension.v                  ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/SignExtension.v        ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/ALU.v                  ;         ;
; DataMemory.v                     ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/DataMemory.v           ;         ;
; InstMemory.v                     ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/InstMemory.v           ;         ;
; Mux2to1.v                        ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Mux2to1.v              ;         ;
; Mux3to1.v                        ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Mux3to1.v              ;         ;
; PCAdder.v                        ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/PCAdder.v              ;         ;
; PCIncrement.v                    ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/PCIncrement.v          ;         ;
; Register.v                       ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Register.v             ;         ;
; RegisterFile.v                   ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/RegisterFile.v         ;         ;
; SCProcController.v               ; yes             ; User Verilog HDL File                  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/SCProcController.v     ;         ;
; timer.v                          ; yes             ; Auto-Found Verilog HDL File            ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/timer.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                              ;         ;
; db/altsyncram_gq61.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/db/altsyncram_gq61.tdf ;         ;
; stopwatch.mif                    ; yes             ; Auto-Found Memory Initialization File  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/stopwatch.mif          ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,837 ;
;                                             ;       ;
; Total combinational functions               ; 2327  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1758  ;
;     -- 3 input functions                    ; 314   ;
;     -- <=2 input functions                  ; 255   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2021  ;
;     -- arithmetic mode                      ; 306   ;
;                                             ;       ;
; Total registers                             ; 808   ;
;     -- Dedicated logic registers            ; 808   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 63    ;
; Total memory bits                           ; 65536 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 840   ;
; Total fan-out                               ; 11342 ;
; Average fan-out                             ; 3.51  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
; |Project2                                 ; 2327 (239)        ; 808 (118)    ; 65536       ; 0            ; 0       ; 0         ; 63   ; 0            ; |Project2                                                                            ; work         ;
;    |ALU:alu|                              ; 442 (442)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|ALU:alu                                                                    ; work         ;
;    |DataMemory:dataMemory|                ; 24 (24)           ; 48 (48)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|DataMemory:dataMemory                                                      ; work         ;
;       |altsyncram:data_rtl_0|             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|DataMemory:dataMemory|altsyncram:data_rtl_0                                ; work         ;
;          |altsyncram_gq61:auto_generated| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_gq61:auto_generated ; work         ;
;    |ForwardingUnit:raw|                   ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|ForwardingUnit:raw                                                         ; work         ;
;    |InstMemory:instMemory|                ; 379 (379)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|InstMemory:instMemory                                                      ; work         ;
;    |Mux2to1:aluMux|                       ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|Mux2to1:aluMux                                                             ; work         ;
;    |Mux3to1:dataMux|                      ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|Mux3to1:dataMux                                                            ; work         ;
;    |PCAdder:pcAdder|                      ; 90 (90)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|PCAdder:pcAdder                                                            ; work         ;
;    |PCIncrement:pcIncrement|              ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|PCIncrement:pcIncrement                                                    ; work         ;
;    |Register:pc|                          ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|Register:pc                                                                ; work         ;
;    |RegisterFile:dprf|                    ; 672 (672)         ; 512 (512)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|RegisterFile:dprf                                                          ; work         ;
;    |SCProcController:controller|          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SCProcController:controller                                                ; work         ;
;    |SevenSeg:sevenSeg0|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SevenSeg:sevenSeg0                                                         ; work         ;
;    |SevenSeg:sevenSeg1|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SevenSeg:sevenSeg1                                                         ; work         ;
;    |SevenSeg:sevenSeg2|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SevenSeg:sevenSeg2                                                         ; work         ;
;    |SevenSeg:sevenSeg3|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SevenSeg:sevenSeg3                                                         ; work         ;
;    |Timer:timer|                          ; 242 (242)         ; 98 (98)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|Timer:timer                                                                ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+
; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_gq61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 32           ; --           ; --           ; 65536 ; stopwatch.mif ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; DataMemory:dataMemory|key_reg[4..31]   ; Stuck at GND due to stuck port data_in ;
; DataMemory:dataMemory|sw_reg[10..31]   ; Stuck at GND due to stuck port data_in ;
; Timer:timer|tctl[1,3..8,10..31]        ; Merged with Timer:timer|tctl[9]        ;
; Timer:timer|tctl[9]                    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 80 ;                                        ;
+----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                           ;
+----------------------------------+---------------------------+----------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------------+---------------------------+----------------------------------------+
; DataMemory:dataMemory|key_reg[4] ; Stuck at GND              ; Timer:timer|tctl[9]                    ;
;                                  ; due to stuck port data_in ;                                        ;
+----------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 808   ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 626   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                    ;
+---------------------------------------+----------------------------------+------+
; Register Name                         ; Megafunction                     ; Type ;
+---------------------------------------+----------------------------------+------+
; DataMemory:dataMemory|addr_reg[0..10] ; DataMemory:dataMemory|data_rtl_0 ; RAM  ;
+---------------------------------------+----------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Project2|Timer:timer|count1000Hz[0]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Project2|Timer:timer|tlim[30]               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project2|Register:pc|dataOut[1]             ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Project2|Register:pc|dataOut[5]             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Project2|Timer:timer|tcnt[4]                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; No         ; |Project2|DataMemory:dataMemory|dbus_out[23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Project2|Mux3to1:dataMux|dOut[19]           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Project2|DataMemory:dataMemory|dbus_out[9]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Project2|DataMemory:dataMemory|dbus_out[2]  ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; No         ; |Project2|Timer:timer|dbus_out[10]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Project2|Timer:timer|dbus_out[2]            ;
; 11:1               ; 15 bits   ; 105 LEs       ; 90 LEs               ; 15 LEs                 ; No         ; |Project2|ALU:alu|dOut[9]                    ;
; 11:1               ; 16 bits   ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; No         ; |Project2|ALU:alu|dOut[30]                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_gq61:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project2      ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; ADDR_KEY                 ; 11110000000000000000000000010000 ; Unsigned Binary ;
; ADDR_SW                  ; 11110000000000000000000000010100 ; Unsigned Binary ;
; ADDR_HEX                 ; 11110000000000000000000000000000 ; Unsigned Binary ;
; ADDR_LEDR                ; 11110000000000000000000000000100 ; Unsigned Binary ;
; ADDR_LEDG                ; 11110000000000000000000000001000 ; Unsigned Binary ;
; DBITS                    ; 32                               ; Signed Integer  ;
; INST_BIT_WIDTH           ; 32                               ; Signed Integer  ;
; START_PC                 ; 00000000000000000000000001000000 ; Unsigned Binary ;
; REG_INDEX_BIT_WIDTH      ; 4                                ; Signed Integer  ;
; IMEM_INIT_FILE           ; stopwatch.mif                    ; String          ;
; IMEM_ADDR_BIT_WIDTH      ; 11                               ; Signed Integer  ;
; IMEM_DATA_BIT_WIDTH      ; 32                               ; Signed Integer  ;
; TRUE_DMEM_ADDR_BIT_WIDTH ; 11                               ; Signed Integer  ;
; DMEM_ADDR_BIT_WIDTH      ; 30                               ; Signed Integer  ;
; DMEM_DATA_BIT_WIDTH      ; 32                               ; Signed Integer  ;
; IMEM_PC_BITS_HI          ; 13                               ; Signed Integer  ;
; IMEM_PC_BITS_LO          ; 2                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux3to1:pcMux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:pc            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BIT_WIDTH      ; 32                               ; Signed Integer  ;
; RESET_VALUE    ; 00000000000000000000000001000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstMemory:instMemory ;
+----------------+---------------+-----------------------------------+
; Parameter Name ; Value         ; Type                              ;
+----------------+---------------+-----------------------------------+
; MEM_INIT_FILE  ; stopwatch.mif ; String                            ;
; ADDR_BIT_WIDTH ; 11            ; Signed Integer                    ;
; DATA_BIT_WIDTH ; 32            ; Signed Integer                    ;
; N_WORDS        ; 2048          ; Signed Integer                    ;
+----------------+---------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignExtension:signExtension ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; IN_BIT_WIDTH   ; 16    ; Signed Integer                                  ;
; OUT_BIT_WIDTH  ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:dprf ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                        ;
; REG_WIDTH      ; 4     ; Signed Integer                        ;
; REG_SIZE       ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2to1:aluMux ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Timer:timer            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; TCNT           ; 11110000000000000000000000100000 ; Unsigned Binary ;
; TLIM           ; 11110000000000000000000000100100 ; Unsigned Binary ;
; TCTL           ; 11110000000000000000000100100000 ; Unsigned Binary ;
; READY          ; 0                                ; Signed Integer  ;
; OVERRUN        ; 2                                ; Signed Integer  ;
; CLK_RATE       ; 00000000000000000000000000000101 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:dataMemory       ;
+---------------------+----------------------------------+-----------------+
; Parameter Name      ; Value                            ; Type            ;
+---------------------+----------------------------------+-----------------+
; MEM_INIT_FILE       ; stopwatch.mif                    ; String          ;
; ADDR_BIT_WIDTH      ; 30                               ; Signed Integer  ;
; DATA_BIT_WIDTH      ; 32                               ; Signed Integer  ;
; TRUE_ADDR_BIT_WIDTH ; 11                               ; Signed Integer  ;
; N_WORDS             ; 2048                             ; Signed Integer  ;
; HEX                 ; 11110000000000000000000000000000 ; Unsigned Binary ;
; LEDR                ; 11110000000000000000000000000100 ; Unsigned Binary ;
; LEDG                ; 11110000000000000000000000001000 ; Unsigned Binary ;
; KEY                 ; 11110000000000000000000000010000 ; Unsigned Binary ;
; SW                  ; 11110000000000000000000000010100 ; Unsigned Binary ;
; VALID               ; 00000000000000000000100000000000 ; Unsigned Binary ;
+---------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux3to1:dataMux ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataMemory:dataMemory|altsyncram:data_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Untyped                          ;
; WIDTHAD_A                          ; 11                   ; Untyped                          ;
; NUMWORDS_A                         ; 2048                 ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; stopwatch.mif        ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_gq61      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; DataMemory:dataMemory|altsyncram:data_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 2048                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "Register:pc" ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; wrtEn ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Nov 21 15:25:56 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file proctest.v
    Info (12023): Found entity 1: ProcTest
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.v
    Info (12023): Found entity 1: ForwardingUnit
Info (12021): Found 1 design units, including 1 entities, in source file project2.v
    Info (12023): Found entity 1: Project2
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file signextension.v
    Info (12023): Found entity 1: SignExtension
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory
Info (12021): Found 1 design units, including 1 entities, in source file instmemory.v
    Info (12023): Found entity 1: InstMemory
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: Mux2to1
Info (12021): Found 1 design units, including 1 entities, in source file mux3to1.v
    Info (12023): Found entity 1: Mux3to1
Info (12021): Found 1 design units, including 1 entities, in source file pcadder.v
    Info (12023): Found entity 1: PCAdder
Info (12021): Found 1 design units, including 1 entities, in source file pcincrement.v
    Info (12023): Found entity 1: PCIncrement
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file scproccontroller.v
    Info (12023): Found entity 1: SCProcController
Info (12127): Elaborating entity "Project2" for the top level hierarchy
Info (12128): Elaborating entity "Mux3to1" for hierarchy "Mux3to1:pcMux"
Info (12128): Elaborating entity "Register" for hierarchy "Register:pc"
Info (12128): Elaborating entity "PCIncrement" for hierarchy "PCIncrement:pcIncrement"
Info (12128): Elaborating entity "InstMemory" for hierarchy "InstMemory:instMemory"
Warning (10858): Verilog HDL warning at InstMemory.v(11): object data used but never assigned
Info (12128): Elaborating entity "SCProcController" for hierarchy "SCProcController:controller"
Info (12128): Elaborating entity "SignExtension" for hierarchy "SignExtension:signExtension"
Info (12128): Elaborating entity "PCAdder" for hierarchy "PCAdder:pcAdder"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:dprf"
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:raw"
Info (12128): Elaborating entity "Mux2to1" for hierarchy "Mux2to1:aluMux"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu"
Warning (10764): Verilog HDL warning at ALU.v(61): converting signed shift amount to unsigned
Warning (12125): Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Timer
Info (12128): Elaborating entity "Timer" for hierarchy "Timer:timer"
Warning (10762): Verilog HDL Case Statement warning at timer.v(22): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:dataMemory"
Warning (10230): Verilog HDL assignment warning at DataMemory.v(49): truncated value with size 12 to match size of target (11)
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SevenSeg:sevenSeg3"
Warning (276021): Created node "DataMemory:dataMemory|data" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "RegisterFile:dprf|regs" is uninferred due to asynchronous read logic
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DataMemory:dataMemory|data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to stopwatch.mif
Info (12130): Elaborated megafunction instantiation "DataMemory:dataMemory|altsyncram:data_rtl_0"
Info (12133): Instantiated megafunction "DataMemory:dataMemory|altsyncram:data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "stopwatch.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gq61.tdf
    Info (12023): Found entity 1: altsyncram_gq61
Info (144001): Generated suppressed messages file E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50"
Info (21057): Implemented 2982 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 2887 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 523 megabytes
    Info: Processing ended: Sat Nov 21 15:26:10 2015
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 4 - Bussing/Project3/Project2.map.smsg.


