##############################################################
#
# Generated by Orcc
#
##############################################################
#

SET designentry = VHDL
SET BusFormat = BusFormatAngleBracketNotRipped
SET devicefamily = virtex6
SET device = xc6vlx240t
SET package = ff1156
SET speedgrade = -1
SET FlowVendor = Foundation_ISE
SET VerilogSim = False
SET VHDLSim = True

