# Reading D:/environment/IDE/Quartus_18.1.0.625/modelsim_ase/tcl/vsim/pref.tcl
# do FSM_LED_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/environment/IDE/Quartus_18.1.0.625/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/code-file/FPGA/FSM/RTL {D:/code-file/FPGA/FSM/RTL/FSM_LED.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:29 on Nov 15,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/code-file/FPGA/FSM/RTL" D:/code-file/FPGA/FSM/RTL/FSM_LED.v 
# -- Compiling module FSM_LED
# 
# Top level modules:
# 	FSM_LED
# End time: 11:41:29 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/code-file/FPGA/FSM/PRJ/../TB {D:/code-file/FPGA/FSM/PRJ/../TB/TB_FSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:29 on Nov 15,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/code-file/FPGA/FSM/PRJ/../TB" D:/code-file/FPGA/FSM/PRJ/../TB/TB_FSM.v 
# -- Compiling module TB_FSM
# 
# Top level modules:
# 	TB_FSM
# End time: 11:41:29 on Nov 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_FSM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_FSM 
# Start time: 11:41:29 on Nov 15,2022
# Loading work.TB_FSM
# Loading work.FSM_LED
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/code-file/FPGA/FSM/PRJ/../TB/TB_FSM.v(23)
#    Time: 10060 ns  Iteration: 0  Instance: /TB_FSM
# Break in Module TB_FSM at D:/code-file/FPGA/FSM/PRJ/../TB/TB_FSM.v line 23
add wave -position insertpoint sim:/TB_FSM/U_FSM_LED/*
# Group insertion failed: 
# (vish-4014) No objects found matching '{sim:/TB_FSM/tb_led[3]'.
# (vish-4014) No objects found matching '{sim:/TB_FSM/tb_led[2]'.
# (vish-4014) No objects found matching '{sim:/TB_FSM/tb_led[1]'.
# (vish-4014) No objects found matching '{sim:/TB_FSM/tb_led[0]'.
run -all
# End time: 11:52:08 on Nov 15,2022, Elapsed time: 0:10:39
# Errors: 2, Warnings: 0
