

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Tue Jan 18 00:19:32 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.489 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       63| 10.000 ns | 0.630 us |    1|   63|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_INPUT_ROW  |       61|       61|         8|          1|          1|    55|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|    16|        -|        -|    -|
|Expression           |        -|     -|        0|      878|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       20|    -|
|Memory               |        8|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      201|    -|
|Register             |        -|     -|     1929|      224|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|    19|     1929|     1323|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U97  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_32ns_32_4_1_U98   |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U99   |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U100  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U101  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U102  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U103  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U104  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U105  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U106  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U107  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U108  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U109  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U110  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U111  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U112  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U113  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    +---------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |output_l1_local_3_U  |runSysArr_output_l1_local_3  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |output_l1_local_2_U  |runSysArr_output_l1_local_3  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |output_l1_local_1_U  |runSysArr_output_l1_local_3  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |output_l1_local_0_U  |runSysArr_output_l1_local_3  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +---------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                             |        8|  0|   0|    0|  4096|  128|     4|       131072|
    +---------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln129_fu_821_p2        |     +    |   0|  0|  39|          32|           1|
    |add_ln141_1_fu_1033_p2     |     +    |   0|  0|  40|           3|          33|
    |add_ln141_2_fu_930_p2      |     +    |   0|  0|  17|           3|          10|
    |add_ln141_3_fu_1054_p2     |     +    |   0|  0|  40|           3|          33|
    |add_ln141_4_fu_941_p2      |     +    |   0|  0|  39|           3|          32|
    |add_ln141_fu_858_p2        |     +    |   0|  0|  17|           2|          10|
    |add_ln151_fu_1115_p2       |     +    |   0|  0|  40|           2|          33|
    |add_ln188_1_fu_1275_p2     |     +    |   0|  0|  40|          33|           4|
    |add_ln188_2_fu_1305_p2     |     +    |   0|  0|  40|          33|           4|
    |add_ln188_fu_1245_p2       |     +    |   0|  0|  40|           4|          33|
    |add_ln189_1_fu_968_p2      |     +    |   0|  0|  39|          32|           4|
    |add_ln189_2_fu_979_p2      |     +    |   0|  0|  39|          32|           4|
    |add_ln189_fu_952_p2        |     +    |   0|  0|  39|           4|          32|
    |add_ln289_fu_728_p2        |     +    |   0|  0|  39|          32|           3|
    |and_ln189_1_fu_1300_p2     |    and   |   0|  0|   2|           1|           1|
    |and_ln189_2_fu_1330_p2     |    and   |   0|  0|   2|           1|           1|
    |and_ln189_3_fu_1153_p2     |    and   |   0|  0|   2|           1|           1|
    |and_ln189_fu_1270_p2       |    and   |   0|  0|   2|           1|           1|
    |icmp_ln129_1_fu_816_p2     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln129_fu_746_p2       |   icmp   |   0|  0|  20|          32|           1|
    |icmp_ln143_fu_916_p2       |   icmp   |   0|  0|  20|          32|           1|
    |icmp_ln189_1_fu_974_p2     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln189_2_fu_985_p2     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln189_3_fu_990_p2     |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln189_fu_958_p2       |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln368_fu_740_p2       |   icmp   |   0|  0|  20|          32|           1|
    |ap_block_state1            |    or    |   0|  0|   2|           1|           1|
    |or_ln153_1_fu_1102_p2      |    or    |   0|  0|   2|           1|           1|
    |or_ln153_2_fu_1128_p2      |    or    |   0|  0|   2|           1|           1|
    |or_ln153_fu_1081_p2        |    or    |   0|  0|   2|           1|           1|
    |or_ln368_fu_734_p2         |    or    |   0|  0|  32|          32|          32|
    |grp_fu_1395_p2             |  select  |   0|  0|  32|           1|           1|
    |grp_fu_1402_p2             |  select  |   0|  0|  32|           1|           1|
    |grp_fu_1409_p2             |  select  |   0|  0|  32|           1|           1|
    |grp_fu_1416_p2             |  select  |   0|  0|  32|           1|           1|
    |select_ln143_1_fu_1046_p3  |  select  |   0|  0|   8|           1|           1|
    |select_ln143_2_fu_1196_p3  |  select  |   0|  0|   8|           1|           1|
    |select_ln143_fu_922_p3     |  select  |   0|  0|   8|           1|           1|
    |ap_enable_pp0              |    xor   |   0|  0|   2|           1|           2|
    |xor_ln143_fu_1067_p2       |    xor   |   0|  0|   2|           1|           2|
    |xor_ln188_1_fu_1294_p2     |    xor   |   0|  0|   2|           1|           2|
    |xor_ln188_2_fu_1324_p2     |    xor   |   0|  0|   2|           1|           2|
    |xor_ln188_fu_1264_p2       |    xor   |   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 878|         526|         456|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7           |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_570_p4        |   9|          2|   32|         64|
    |ap_phi_mux_psum_10_phi_fu_618_p4  |   9|          2|   32|         64|
    |ap_phi_mux_psum_12_phi_fu_606_p4  |   9|          2|   32|         64|
    |ap_phi_mux_psum_13_phi_fu_594_p4  |   9|          2|   32|         64|
    |ap_phi_mux_psum_14_phi_fu_582_p4  |   9|          2|   32|         64|
    |ap_phi_mux_psum_1_phi_fu_702_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_2_phi_fu_690_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_4_phi_fu_678_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_5_phi_fu_666_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_6_phi_fu_654_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_8_phi_fu_642_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_9_phi_fu_630_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_phi_fu_714_p4     |   9|          2|   32|         64|
    |empty_blk_n                       |   9|          2|    1|          2|
    |i_reg_566                         |   9|          2|   32|         64|
    |r_blk_n                           |   9|          2|    1|          2|
    |s_blk_n                           |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 201|         44|  455|        912|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln129_reg_1784                        |  32|   0|   32|          0|
    |add_ln141_3_reg_1914                      |  33|   0|   33|          0|
    |add_ln181_10_reg_2028                     |  32|   0|   32|          0|
    |add_ln181_11_reg_2008                     |  32|   0|   32|          0|
    |add_ln181_1_reg_2013                      |  32|   0|   32|          0|
    |add_ln181_2_reg_1993                      |  32|   0|   32|          0|
    |add_ln181_3_reg_2038                      |  32|   0|   32|          0|
    |add_ln181_4_reg_2018                      |  32|   0|   32|          0|
    |add_ln181_5_reg_1998                      |  32|   0|   32|          0|
    |add_ln181_6_reg_2043                      |  32|   0|   32|          0|
    |add_ln181_7_reg_2023                      |  32|   0|   32|          0|
    |add_ln181_8_reg_2003                      |  32|   0|   32|          0|
    |add_ln181_9_reg_2048                      |  32|   0|   32|          0|
    |add_ln181_reg_2033                        |  32|   0|   32|          0|
    |add_ln289_reg_1607                        |  32|   0|   32|          0|
    |and_ln189_3_reg_1949                      |   1|   0|    1|          0|
    |ap_CS_fsm                                 |   3|   0|    3|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |empty_27_fu_200                           |   8|   0|    8|          0|
    |empty_28_fu_204                           |   8|   0|    8|          0|
    |empty_29_fu_208                           |   8|   0|    8|          0|
    |empty_30_fu_212                           |   8|   0|    8|          0|
    |empty_31_fu_216                           |   8|   0|    8|          0|
    |empty_32_fu_220                           |   8|   0|    8|          0|
    |empty_33_fu_224                           |   8|   0|    8|          0|
    |empty_34_fu_228                           |   8|   0|    8|          0|
    |empty_35_fu_232                           |   8|   0|    8|          0|
    |empty_36_fu_236                           |   8|   0|    8|          0|
    |empty_37_fu_240                           |   8|   0|    8|          0|
    |empty_38_fu_244                           |   8|   0|    8|          0|
    |i_reg_566                                 |  32|   0|   32|          0|
    |i_reg_566_pp0_iter1_reg                   |  32|   0|   32|          0|
    |icmp_ln129_1_reg_1780                     |   1|   0|    1|          0|
    |icmp_ln189_1_reg_1879                     |   1|   0|    1|          0|
    |icmp_ln189_2_reg_1884                     |   1|   0|    1|          0|
    |icmp_ln189_3_reg_1889                     |   1|   0|    1|          0|
    |icmp_ln189_reg_1874                       |   1|   0|    1|          0|
    |icmp_ln368_reg_1612                       |   1|   0|    1|          0|
    |mul_ln289_reg_1599                        |  32|   0|   32|          0|
    |psum_10_reg_614                           |  32|   0|   32|          0|
    |psum_12_reg_602                           |  32|   0|   32|          0|
    |psum_13_reg_590                           |  32|   0|   32|          0|
    |psum_14_reg_578                           |  32|   0|   32|          0|
    |psum_1_reg_698                            |  32|   0|   32|          0|
    |psum_2_reg_686                            |  32|   0|   32|          0|
    |psum_4_reg_674                            |  32|   0|   32|          0|
    |psum_5_reg_662                            |  32|   0|   32|          0|
    |psum_6_reg_650                            |  32|   0|   32|          0|
    |psum_8_reg_638                            |  32|   0|   32|          0|
    |psum_9_reg_626                            |  32|   0|   32|          0|
    |psum_reg_710                              |  32|   0|   32|          0|
    |tmp_4_reg_1919                            |   1|   0|    1|          0|
    |trunc_ln144_reg_1799                      |  10|   0|   10|          0|
    |weight_regfile14_load_cast_i_i_reg_1755   |  16|   0|   16|          0|
    |weight_regfile15_load_cast_i_i_reg_1750   |  16|   0|   16|          0|
    |weight_regfile16_load_cast_i_i_reg_1745   |  16|   0|   16|          0|
    |weight_regfile17_load_cast_i_i_reg_1740   |  16|   0|   16|          0|
    |weight_regfile1_load_cast_i_i_reg_1770    |  16|   0|   16|          0|
    |weight_regfile210_load_cast_i_i_reg_1725  |  16|   0|   16|          0|
    |weight_regfile211_load_cast_i_i_reg_1720  |  16|   0|   16|          0|
    |weight_regfile28_load_cast_i_i_reg_1735   |  16|   0|   16|          0|
    |weight_regfile29_load_cast_i_i_reg_1730   |  16|   0|   16|          0|
    |weight_regfile2_load_cast_i_i_reg_1765    |  16|   0|   16|          0|
    |weight_regfile312_load_cast_i_i_reg_1715  |  16|   0|   16|          0|
    |weight_regfile313_load_cast_i_i_reg_1710  |  16|   0|   16|          0|
    |weight_regfile314_load_cast_i_i_reg_1705  |  16|   0|   16|          0|
    |weight_regfile315_load_cast_i_i_reg_1700  |  16|   0|   16|          0|
    |weight_regfile3_load_cast_i_i_reg_1760    |  16|   0|   16|          0|
    |weight_regfile_load_cast_i_i_reg_1775     |  16|   0|   16|          0|
    |zext_ln129_reg_1834                       |  32|   0|   33|          1|
    |zext_ln144_1_reg_1804                     |  10|   0|   64|         54|
    |zext_ln144_3_reg_1849                     |  32|   0|   64|         32|
    |zext_ln144_reg_1789                       |  32|   0|   64|         32|
    |zext_ln144_reg_1789_pp0_iter1_reg         |  32|   0|   64|         32|
    |add_ln141_3_reg_1914                      |  64|  32|   33|          0|
    |and_ln189_3_reg_1949                      |  64|  32|    1|          0|
    |icmp_ln129_1_reg_1780                     |  64|  32|    1|          0|
    |icmp_ln189_1_reg_1879                     |  64|  32|    1|          0|
    |icmp_ln189_2_reg_1884                     |  64|  32|    1|          0|
    |icmp_ln189_reg_1874                       |  64|  32|    1|          0|
    |zext_ln129_reg_1834                       |  64|  32|   33|          1|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1929| 224| 1703|        152|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     runSysArr    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     runSysArr    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     runSysArr    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     runSysArr    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     runSysArr    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     runSysArr    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     runSysArr    | return value |
|p_read                     |  in |    8|   ap_none  |      p_read      |    scalar    |
|p_read1                    |  in |    8|   ap_none  |      p_read1     |    scalar    |
|p_read2                    |  in |    8|   ap_none  |      p_read2     |    scalar    |
|p_read3                    |  in |    8|   ap_none  |      p_read3     |    scalar    |
|p_read4                    |  in |    8|   ap_none  |      p_read4     |    scalar    |
|p_read5                    |  in |    8|   ap_none  |      p_read5     |    scalar    |
|p_read6                    |  in |    8|   ap_none  |      p_read6     |    scalar    |
|p_read7                    |  in |    8|   ap_none  |      p_read7     |    scalar    |
|p_read8                    |  in |    8|   ap_none  |      p_read8     |    scalar    |
|p_read9                    |  in |    8|   ap_none  |      p_read9     |    scalar    |
|p_read10                   |  in |    8|   ap_none  |     p_read10     |    scalar    |
|p_read11                   |  in |    8|   ap_none  |     p_read11     |    scalar    |
|p_read12                   |  in |    8|   ap_none  |     p_read12     |    scalar    |
|p_read13                   |  in |    8|   ap_none  |     p_read13     |    scalar    |
|p_read14                   |  in |    8|   ap_none  |     p_read14     |    scalar    |
|p_read15                   |  in |    8|   ap_none  |     p_read15     |    scalar    |
|data_l1buf_018_address0    | out |    9|  ap_memory |  data_l1buf_018  |     array    |
|data_l1buf_018_ce0         | out |    1|  ap_memory |  data_l1buf_018  |     array    |
|data_l1buf_018_q0          |  in |    8|  ap_memory |  data_l1buf_018  |     array    |
|data_l1buf_119_address0    | out |    9|  ap_memory |  data_l1buf_119  |     array    |
|data_l1buf_119_ce0         | out |    1|  ap_memory |  data_l1buf_119  |     array    |
|data_l1buf_119_q0          |  in |    8|  ap_memory |  data_l1buf_119  |     array    |
|data_l1buf_220_address0    | out |    9|  ap_memory |  data_l1buf_220  |     array    |
|data_l1buf_220_ce0         | out |    1|  ap_memory |  data_l1buf_220  |     array    |
|data_l1buf_220_q0          |  in |    8|  ap_memory |  data_l1buf_220  |     array    |
|data_l1buf_321_address0    | out |    9|  ap_memory |  data_l1buf_321  |     array    |
|data_l1buf_321_ce0         | out |    1|  ap_memory |  data_l1buf_321  |     array    |
|data_l1buf_321_q0          |  in |    8|  ap_memory |  data_l1buf_321  |     array    |
|output_l1_pass_0_address0  | out |   10|  ap_memory | output_l1_pass_0 |     array    |
|output_l1_pass_0_ce0       | out |    1|  ap_memory | output_l1_pass_0 |     array    |
|output_l1_pass_0_we0       | out |    1|  ap_memory | output_l1_pass_0 |     array    |
|output_l1_pass_0_d0        | out |   32|  ap_memory | output_l1_pass_0 |     array    |
|output_l1_pass_1_address0  | out |   10|  ap_memory | output_l1_pass_1 |     array    |
|output_l1_pass_1_ce0       | out |    1|  ap_memory | output_l1_pass_1 |     array    |
|output_l1_pass_1_we0       | out |    1|  ap_memory | output_l1_pass_1 |     array    |
|output_l1_pass_1_d0        | out |   32|  ap_memory | output_l1_pass_1 |     array    |
|output_l1_pass_2_address0  | out |   10|  ap_memory | output_l1_pass_2 |     array    |
|output_l1_pass_2_ce0       | out |    1|  ap_memory | output_l1_pass_2 |     array    |
|output_l1_pass_2_we0       | out |    1|  ap_memory | output_l1_pass_2 |     array    |
|output_l1_pass_2_d0        | out |   32|  ap_memory | output_l1_pass_2 |     array    |
|output_l1_pass_3_address0  | out |   10|  ap_memory | output_l1_pass_3 |     array    |
|output_l1_pass_3_ce0       | out |    1|  ap_memory | output_l1_pass_3 |     array    |
|output_l1_pass_3_we0       | out |    1|  ap_memory | output_l1_pass_3 |     array    |
|output_l1_pass_3_d0        | out |   32|  ap_memory | output_l1_pass_3 |     array    |
|empty_dout                 |  in |   32|   ap_fifo  |       empty      |    pointer   |
|empty_empty_n              |  in |    1|   ap_fifo  |       empty      |    pointer   |
|empty_read                 | out |    1|   ap_fifo  |       empty      |    pointer   |
|s_dout                     |  in |   32|   ap_fifo  |         s        |    pointer   |
|s_empty_n                  |  in |    1|   ap_fifo  |         s        |    pointer   |
|s_read                     | out |    1|   ap_fifo  |         s        |    pointer   |
|r_dout                     |  in |   32|   ap_fifo  |         r        |    pointer   |
|r_empty_n                  |  in |    1|   ap_fifo  |         r        |    pointer   |
|r_read                     | out |    1|   ap_fifo  |         r        |    pointer   |
+---------------------------+-----+-----+------------+------------------+--------------+

