<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="G:/example/zybo_hdmi_in/vivado/zybo_hdmi_in.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="2254d71d198844829779252a8613a221"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="BoardPartRepoPaths" Val="$PPRDIR/../../../../../../../vivado-boards/new/board_files"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/zybo_hdmi_in.ipdefs/repo_0"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/zybo_hdmi_in.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/zybo_hdmi_in.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="1"/>
    <Option Name="WTModelSimExportSim" Val="1"/>
    <Option Name="WTQuestaExportSim" Val="1"/>
    <Option Name="WTIesExportSim" Val="1"/>
    <Option Name="WTVcsExportSim" Val="1"/>
    <Option Name="WTRivieraExportSim" Val="1"/>
    <Option Name="WTActivehdlExportSim" Val="1"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/zybo_hdmi_in/zybo_hdmi_in.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/zybo_hdmi_in.bd"/>
          <Attr Name="ImportTime" Val="1456287954"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_xlconstant_0_0/zybo_hdmi_in_xlconstant_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_xlslice_0_0/zybo_hdmi_in_xlslice_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_v_vid_in_axi4s_0_0/zybo_hdmi_in_v_vid_in_axi4s_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_xlconcat_0_0/zybo_hdmi_in_xlconcat_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_xlslice_blue_0/zybo_hdmi_in_xlslice_blue_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_rgb2vga_0_1/zybo_hdmi_in_rgb2vga_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_xlconcat_1_0/zybo_hdmi_in_xlconcat_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_xlslice_green_0/zybo_hdmi_in_xlslice_green_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_proc_sys_reset_1_0/zybo_hdmi_in_proc_sys_reset_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_proc_sys_reset_0_0/zybo_hdmi_in_proc_sys_reset_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_proc_sys_reset_3_0/zybo_hdmi_in_proc_sys_reset_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_axi_vdma_0_0/zybo_hdmi_in_axi_vdma_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_axi_gpio_video_0/zybo_hdmi_in_axi_gpio_video_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_axi_gpio_led_0/zybo_hdmi_in_axi_gpio_led_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_axi_dynclk_0_0/zybo_hdmi_in_axi_dynclk_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_v_tc_1_0/zybo_hdmi_in_v_tc_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_v_tc_0_0/zybo_hdmi_in_v_tc_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_v_axi4s_vid_out_0_0/zybo_hdmi_in_v_axi4s_vid_out_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_processing_system7_0_axi_periph_0/zybo_hdmi_in_processing_system7_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_processing_system7_0_0/zybo_hdmi_in_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_proc_sys_reset_hdmi_in_0/zybo_hdmi_in_proc_sys_reset_hdmi_in_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_dvi2rgb_0_0/zybo_hdmi_in_dvi2rgb_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_axi_mem_intercon_0/zybo_hdmi_in_axi_mem_intercon_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_axi_gpio_sw_0/zybo_hdmi_in_axi_gpio_sw_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_xbar_0/zybo_hdmi_in_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_xbar_1/zybo_hdmi_in_xbar_1.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_m00_regslice_0/zybo_hdmi_in_m00_regslice_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_s01_regslice_0/zybo_hdmi_in_s01_regslice_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_s00_regslice_0/zybo_hdmi_in_s00_regslice_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_auto_pc_0/zybo_hdmi_in_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="ip/zybo_hdmi_in_auto_pc_1/zybo_hdmi_in_auto_pc_1.xci"/>
        <CompFileExtendedInfo CompFileName="zybo_hdmi_in.bd" FileRelPathName="hdl/zybo_hdmi_in.vhd"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zybo_hdmi_in/hdl/zybo_hdmi_in_wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/hdl/zybo_hdmi_in_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1456287953"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zybo_hdmi_in/ip/zybo_hdmi_in_rgb2vga_0_1/zybo_hdmi_in_rgb2vga_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../zybo_hdmi_in.srcs/sources_1/bd/zybo_hdmi_in/ip/zybo_hdmi_in_rgb2vga_0_1/zybo_hdmi_in_rgb2vga_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1456284627"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/archive_project_summary.txt"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="zybo_hdmi_in_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/constraints/ZYBO_Master.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../src/constraints/ZYBO_Master.xdc"/>
          <Attr Name="ImportTime" Val="1456101084"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="zybo_hdmi_in_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Trades off Performance and Area for better Runtime." State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_RuntimeOptimized" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design">
          <Option Id="FlattenHierarchy">1</Option>
          <Option Id="Directive">0</Option>
          <Option Id="FsmExtraction">0</Option>
        </Step>
      </Strategy>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Each implementation step trades design performance for better runtime. Physical optimization (phys_opt_design) is disabled." State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_RuntimeOptimized" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">4</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">15</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design">
          <Option Id="Directive">5</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
