Warning (10268): Verilog HDL information at debounce.v(16): always construct contains both blocking and non-blocking assignments File: D:/home/wenyang/FPGA/pratice/work4/debounce.v Line: 16
