{
  "module_name": "hi3559av100-clock.h",
  "hash_id": "c3fbab6c4c83b14a01eee6fd8c0ef2a059dfa75b6fc70c3d79c68c5f5d02fb43",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/hi3559av100-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DTS_HI3559AV100_CLOCK_H\n#define __DTS_HI3559AV100_CLOCK_H\n\n \n#define HI3559AV100_FIXED_1188M     1\n#define HI3559AV100_FIXED_1000M     2\n#define HI3559AV100_FIXED_842M      3\n#define HI3559AV100_FIXED_792M      4\n#define HI3559AV100_FIXED_750M      5\n#define HI3559AV100_FIXED_710M      6\n#define HI3559AV100_FIXED_680M      7\n#define HI3559AV100_FIXED_667M      8\n#define HI3559AV100_FIXED_631M      9\n#define HI3559AV100_FIXED_600M      10\n#define HI3559AV100_FIXED_568M      11\n#define HI3559AV100_FIXED_500M      12\n#define HI3559AV100_FIXED_475M      13\n#define HI3559AV100_FIXED_428M      14\n#define HI3559AV100_FIXED_400M      15\n#define HI3559AV100_FIXED_396M      16\n#define HI3559AV100_FIXED_300M      17\n#define HI3559AV100_FIXED_250M      18\n#define HI3559AV100_FIXED_198M      19\n#define HI3559AV100_FIXED_187p5M    20\n#define HI3559AV100_FIXED_150M      21\n#define HI3559AV100_FIXED_148p5M    22\n#define HI3559AV100_FIXED_125M      23\n#define HI3559AV100_FIXED_107M      24\n#define HI3559AV100_FIXED_100M      25\n#define HI3559AV100_FIXED_99M       26\n#define HI3559AV100_FIXED_74p25M    27\n#define HI3559AV100_FIXED_72M       28\n#define HI3559AV100_FIXED_60M       29\n#define HI3559AV100_FIXED_54M       30\n#define HI3559AV100_FIXED_50M       31\n#define HI3559AV100_FIXED_49p5M     32\n#define HI3559AV100_FIXED_37p125M   33\n#define HI3559AV100_FIXED_36M       34\n#define HI3559AV100_FIXED_32p4M     35\n#define HI3559AV100_FIXED_27M       36\n#define HI3559AV100_FIXED_25M       37\n#define HI3559AV100_FIXED_24M       38\n#define HI3559AV100_FIXED_12M       39\n#define HI3559AV100_FIXED_3M        40\n#define HI3559AV100_FIXED_1p6M      41\n#define HI3559AV100_FIXED_400K      42\n#define HI3559AV100_FIXED_100K      43\n#define HI3559AV100_FIXED_200M      44\n#define HI3559AV100_FIXED_75M       75\n\n#define HI3559AV100_I2C0_CLK    50\n#define HI3559AV100_I2C1_CLK    51\n#define HI3559AV100_I2C2_CLK    52\n#define HI3559AV100_I2C3_CLK    53\n#define HI3559AV100_I2C4_CLK    54\n#define HI3559AV100_I2C5_CLK    55\n#define HI3559AV100_I2C6_CLK    56\n#define HI3559AV100_I2C7_CLK    57\n#define HI3559AV100_I2C8_CLK    58\n#define HI3559AV100_I2C9_CLK    59\n#define HI3559AV100_I2C10_CLK   60\n#define HI3559AV100_I2C11_CLK   61\n\n#define HI3559AV100_SPI0_CLK    62\n#define HI3559AV100_SPI1_CLK    63\n#define HI3559AV100_SPI2_CLK    64\n#define HI3559AV100_SPI3_CLK    65\n#define HI3559AV100_SPI4_CLK    66\n#define HI3559AV100_SPI5_CLK    67\n#define HI3559AV100_SPI6_CLK    68\n\n#define HI3559AV100_EDMAC_CLK     69\n#define HI3559AV100_EDMAC_AXICLK  70\n#define HI3559AV100_EDMAC1_CLK    71\n#define HI3559AV100_EDMAC1_AXICLK 72\n#define HI3559AV100_VDMAC_CLK     73\n\n \n#define HI3559AV100_FMC_MUX     80\n#define HI3559AV100_SYSAPB_MUX  81\n#define HI3559AV100_UART_MUX    82\n#define HI3559AV100_SYSBUS_MUX  83\n#define HI3559AV100_A73_MUX     84\n#define HI3559AV100_MMC0_MUX    85\n#define HI3559AV100_MMC1_MUX    86\n#define HI3559AV100_MMC2_MUX    87\n#define HI3559AV100_MMC3_MUX    88\n\n \n#define HI3559AV100_FMC_CLK     90\n#define HI3559AV100_UART0_CLK   91\n#define HI3559AV100_UART1_CLK   92\n#define HI3559AV100_UART2_CLK   93\n#define HI3559AV100_UART3_CLK   94\n#define HI3559AV100_UART4_CLK   95\n#define HI3559AV100_MMC0_CLK    96\n#define HI3559AV100_MMC1_CLK    97\n#define HI3559AV100_MMC2_CLK    98\n#define HI3559AV100_MMC3_CLK    99\n\n#define HI3559AV100_ETH_CLK         100\n#define HI3559AV100_ETH_MACIF_CLK   101\n#define HI3559AV100_ETH1_CLK        102\n#define HI3559AV100_ETH1_MACIF_CLK  103\n\n \n#define HI3559AV100_MAC0_CLK                110\n#define HI3559AV100_MAC1_CLK                111\n#define HI3559AV100_SATA_CLK                112\n#define HI3559AV100_USB_CLK                 113\n#define HI3559AV100_USB1_CLK                114\n\n \n#define HI3559AV100_APLL_CLK                250\n#define HI3559AV100_GPLL_CLK                251\n\n#define HI3559AV100_CRG_NR_CLKS\t            256\n\n#define HI3559AV100_SHUB_SOURCE_SOC_24M\t    0\n#define HI3559AV100_SHUB_SOURCE_SOC_200M    1\n#define HI3559AV100_SHUB_SOURCE_SOC_300M    2\n#define HI3559AV100_SHUB_SOURCE_PLL         3\n#define HI3559AV100_SHUB_SOURCE_CLK         4\n\n#define HI3559AV100_SHUB_I2C0_CLK           10\n#define HI3559AV100_SHUB_I2C1_CLK           11\n#define HI3559AV100_SHUB_I2C2_CLK           12\n#define HI3559AV100_SHUB_I2C3_CLK           13\n#define HI3559AV100_SHUB_I2C4_CLK           14\n#define HI3559AV100_SHUB_I2C5_CLK           15\n#define HI3559AV100_SHUB_I2C6_CLK           16\n#define HI3559AV100_SHUB_I2C7_CLK           17\n\n#define HI3559AV100_SHUB_SPI_SOURCE_CLK     20\n#define HI3559AV100_SHUB_SPI4_SOURCE_CLK    21\n#define HI3559AV100_SHUB_SPI0_CLK           22\n#define HI3559AV100_SHUB_SPI1_CLK           23\n#define HI3559AV100_SHUB_SPI2_CLK           24\n#define HI3559AV100_SHUB_SPI3_CLK           25\n#define HI3559AV100_SHUB_SPI4_CLK           26\n\n#define HI3559AV100_SHUB_UART_CLK_32K       30\n#define HI3559AV100_SHUB_UART_SOURCE_CLK    31\n#define HI3559AV100_SHUB_UART_DIV_CLK       32\n#define HI3559AV100_SHUB_UART0_CLK          33\n#define HI3559AV100_SHUB_UART1_CLK          34\n#define HI3559AV100_SHUB_UART2_CLK          35\n#define HI3559AV100_SHUB_UART3_CLK          36\n#define HI3559AV100_SHUB_UART4_CLK          37\n#define HI3559AV100_SHUB_UART5_CLK          38\n#define HI3559AV100_SHUB_UART6_CLK          39\n\n#define HI3559AV100_SHUB_EDMAC_CLK          40\n\n#define HI3559AV100_SHUB_NR_CLKS            50\n\n#endif   \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}