ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"Clock_1.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.Clock_1_Start,"ax",%progbits
  20              		.align	2
  21              		.global	Clock_1_Start
  22              		.thumb
  23              		.thumb_func
  24              		.type	Clock_1_Start, %function
  25              	Clock_1_Start:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC5\\Clock_1.c"
   1:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/Clock_1.c **** * File Name: Clock_1.c
   3:Generated_Source\PSoC5/Clock_1.c **** * Version 2.20
   4:Generated_Source\PSoC5/Clock_1.c **** *
   5:Generated_Source\PSoC5/Clock_1.c **** *  Description:
   6:Generated_Source\PSoC5/Clock_1.c **** *   This file provides the source code to the API for the clock component.
   7:Generated_Source\PSoC5/Clock_1.c **** *
   8:Generated_Source\PSoC5/Clock_1.c **** *  Note:
   9:Generated_Source\PSoC5/Clock_1.c **** *
  10:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  11:Generated_Source\PSoC5/Clock_1.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/Clock_1.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:Generated_Source\PSoC5/Clock_1.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:Generated_Source\PSoC5/Clock_1.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
  16:Generated_Source\PSoC5/Clock_1.c **** 
  17:Generated_Source\PSoC5/Clock_1.c **** #include <cydevice_trm.h>
  18:Generated_Source\PSoC5/Clock_1.c **** #include "Clock_1.h"
  19:Generated_Source\PSoC5/Clock_1.c **** 
  20:Generated_Source\PSoC5/Clock_1.c **** /* Clock Distribution registers. */
  21:Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:Generated_Source\PSoC5/Clock_1.c **** #define BCFG2_MASK               (0x80u)
  24:Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:Generated_Source\PSoC5/Clock_1.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:Generated_Source\PSoC5/Clock_1.c **** 
  27:Generated_Source\PSoC5/Clock_1.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:Generated_Source\PSoC5/Clock_1.c **** 
  29:Generated_Source\PSoC5/Clock_1.c **** 
  30:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 2


  31:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_Start
  32:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  33:Generated_Source\PSoC5/Clock_1.c **** *
  34:Generated_Source\PSoC5/Clock_1.c **** * Summary:
  35:Generated_Source\PSoC5/Clock_1.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:Generated_Source\PSoC5/Clock_1.c **** *  "Start on Reset" option is enabled in the DWR.
  37:Generated_Source\PSoC5/Clock_1.c **** *
  38:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
  39:Generated_Source\PSoC5/Clock_1.c **** *  None
  40:Generated_Source\PSoC5/Clock_1.c **** *
  41:Generated_Source\PSoC5/Clock_1.c **** * Returns:
  42:Generated_Source\PSoC5/Clock_1.c **** *  None
  43:Generated_Source\PSoC5/Clock_1.c **** *
  44:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
  45:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_Start(void) 
  46:Generated_Source\PSoC5/Clock_1.c **** {
  28              		.loc 1 46 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
  47:Generated_Source\PSoC5/Clock_1.c ****     /* Set the bit to enable the clock. */
  48:Generated_Source\PSoC5/Clock_1.c ****     Clock_1_CLKEN |= Clock_1_CLKEN_MASK;
  38              		.loc 1 48 0
  39 0004 094A     		ldr	r2, .L2
  40 0006 094B     		ldr	r3, .L2
  41 0008 1B78     		ldrb	r3, [r3]
  42 000a DBB2     		uxtb	r3, r3
  43 000c 43F00203 		orr	r3, r3, #2
  44 0010 DBB2     		uxtb	r3, r3
  45 0012 1370     		strb	r3, [r2]
  49:Generated_Source\PSoC5/Clock_1.c **** 	Clock_1_CLKSTBY |= Clock_1_CLKSTBY_MASK;
  46              		.loc 1 49 0
  47 0014 064A     		ldr	r2, .L2+4
  48 0016 064B     		ldr	r3, .L2+4
  49 0018 1B78     		ldrb	r3, [r3]
  50 001a DBB2     		uxtb	r3, r3
  51 001c 43F00203 		orr	r3, r3, #2
  52 0020 DBB2     		uxtb	r3, r3
  53 0022 1370     		strb	r3, [r2]
  50:Generated_Source\PSoC5/Clock_1.c **** }
  54              		.loc 1 50 0
  55 0024 00BF     		nop
  56 0026 BD46     		mov	sp, r7
  57              		.cfi_def_cfa_register 13
  58              		@ sp needed
  59 0028 80BC     		pop	{r7}
  60              		.cfi_restore 7
  61              		.cfi_def_cfa_offset 0
  62 002a 7047     		bx	lr
  63              	.L3:
  64              		.align	2
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 3


  65              	.L2:
  66 002c A2430040 		.word	1073759138
  67 0030 B2430040 		.word	1073759154
  68              		.cfi_endproc
  69              	.LFE0:
  70              		.size	Clock_1_Start, .-Clock_1_Start
  71              		.section	.text.Clock_1_Stop,"ax",%progbits
  72              		.align	2
  73              		.global	Clock_1_Stop
  74              		.thumb
  75              		.thumb_func
  76              		.type	Clock_1_Stop, %function
  77              	Clock_1_Stop:
  78              	.LFB1:
  51:Generated_Source\PSoC5/Clock_1.c **** 
  52:Generated_Source\PSoC5/Clock_1.c **** 
  53:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
  54:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_Stop
  55:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  56:Generated_Source\PSoC5/Clock_1.c **** *
  57:Generated_Source\PSoC5/Clock_1.c **** * Summary:
  58:Generated_Source\PSoC5/Clock_1.c **** *  Stops the clock and returns immediately. This API does not require the
  59:Generated_Source\PSoC5/Clock_1.c **** *  source clock to be running but may return before the hardware is actually
  60:Generated_Source\PSoC5/Clock_1.c **** *  disabled. If the settings of the clock are changed after calling this
  61:Generated_Source\PSoC5/Clock_1.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:Generated_Source\PSoC5/Clock_1.c **** *  glitch, use the StopBlock function.
  63:Generated_Source\PSoC5/Clock_1.c **** *
  64:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
  65:Generated_Source\PSoC5/Clock_1.c **** *  None
  66:Generated_Source\PSoC5/Clock_1.c **** *
  67:Generated_Source\PSoC5/Clock_1.c **** * Returns:
  68:Generated_Source\PSoC5/Clock_1.c **** *  None
  69:Generated_Source\PSoC5/Clock_1.c **** *
  70:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
  71:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_Stop(void) 
  72:Generated_Source\PSoC5/Clock_1.c **** {
  79              		.loc 1 72 0
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 1, uses_anonymous_args = 0
  83              		@ link register save eliminated.
  84 0000 80B4     		push	{r7}
  85              		.cfi_def_cfa_offset 4
  86              		.cfi_offset 7, -4
  87 0002 00AF     		add	r7, sp, #0
  88              		.cfi_def_cfa_register 7
  73:Generated_Source\PSoC5/Clock_1.c ****     /* Clear the bit to disable the clock. */
  74:Generated_Source\PSoC5/Clock_1.c ****     Clock_1_CLKEN &= (uint8)(~Clock_1_CLKEN_MASK);
  89              		.loc 1 74 0
  90 0004 094A     		ldr	r2, .L5
  91 0006 094B     		ldr	r3, .L5
  92 0008 1B78     		ldrb	r3, [r3]
  93 000a DBB2     		uxtb	r3, r3
  94 000c 23F00203 		bic	r3, r3, #2
  95 0010 DBB2     		uxtb	r3, r3
  96 0012 1370     		strb	r3, [r2]
  75:Generated_Source\PSoC5/Clock_1.c **** 	Clock_1_CLKSTBY &= (uint8)(~Clock_1_CLKSTBY_MASK);
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 4


  97              		.loc 1 75 0
  98 0014 064A     		ldr	r2, .L5+4
  99 0016 064B     		ldr	r3, .L5+4
 100 0018 1B78     		ldrb	r3, [r3]
 101 001a DBB2     		uxtb	r3, r3
 102 001c 23F00203 		bic	r3, r3, #2
 103 0020 DBB2     		uxtb	r3, r3
 104 0022 1370     		strb	r3, [r2]
  76:Generated_Source\PSoC5/Clock_1.c **** }
 105              		.loc 1 76 0
 106 0024 00BF     		nop
 107 0026 BD46     		mov	sp, r7
 108              		.cfi_def_cfa_register 13
 109              		@ sp needed
 110 0028 80BC     		pop	{r7}
 111              		.cfi_restore 7
 112              		.cfi_def_cfa_offset 0
 113 002a 7047     		bx	lr
 114              	.L6:
 115              		.align	2
 116              	.L5:
 117 002c A2430040 		.word	1073759138
 118 0030 B2430040 		.word	1073759154
 119              		.cfi_endproc
 120              	.LFE1:
 121              		.size	Clock_1_Stop, .-Clock_1_Stop
 122              		.section	.text.Clock_1_StopBlock,"ax",%progbits
 123              		.align	2
 124              		.global	Clock_1_StopBlock
 125              		.thumb
 126              		.thumb_func
 127              		.type	Clock_1_StopBlock, %function
 128              	Clock_1_StopBlock:
 129              	.LFB2:
  77:Generated_Source\PSoC5/Clock_1.c **** 
  78:Generated_Source\PSoC5/Clock_1.c **** 
  79:Generated_Source\PSoC5/Clock_1.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:Generated_Source\PSoC5/Clock_1.c **** 
  81:Generated_Source\PSoC5/Clock_1.c **** 
  82:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
  83:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_StopBlock
  84:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
  85:Generated_Source\PSoC5/Clock_1.c **** *
  86:Generated_Source\PSoC5/Clock_1.c **** * Summary:
  87:Generated_Source\PSoC5/Clock_1.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:Generated_Source\PSoC5/Clock_1.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:Generated_Source\PSoC5/Clock_1.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:Generated_Source\PSoC5/Clock_1.c **** *  Note that the source clock must be running or this API will never return as
  91:Generated_Source\PSoC5/Clock_1.c **** *  a stopped clock cannot be disabled.
  92:Generated_Source\PSoC5/Clock_1.c **** *
  93:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
  94:Generated_Source\PSoC5/Clock_1.c **** *  None
  95:Generated_Source\PSoC5/Clock_1.c **** *
  96:Generated_Source\PSoC5/Clock_1.c **** * Returns:
  97:Generated_Source\PSoC5/Clock_1.c **** *  None
  98:Generated_Source\PSoC5/Clock_1.c **** *
  99:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 5


 100:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_StopBlock(void) 
 101:Generated_Source\PSoC5/Clock_1.c **** {
 130              		.loc 1 101 0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 8
 133              		@ frame_needed = 1, uses_anonymous_args = 0
 134              		@ link register save eliminated.
 135 0000 80B4     		push	{r7}
 136              		.cfi_def_cfa_offset 4
 137              		.cfi_offset 7, -4
 138 0002 83B0     		sub	sp, sp, #12
 139              		.cfi_def_cfa_offset 16
 140 0004 00AF     		add	r7, sp, #0
 141              		.cfi_def_cfa_register 7
 102:Generated_Source\PSoC5/Clock_1.c ****     if ((Clock_1_CLKEN & Clock_1_CLKEN_MASK) != 0u)
 142              		.loc 1 102 0
 143 0006 224B     		ldr	r3, .L11
 144 0008 1B78     		ldrb	r3, [r3]
 145 000a DBB2     		uxtb	r3, r3
 146 000c 03F00203 		and	r3, r3, #2
 147 0010 002B     		cmp	r3, #0
 148 0012 37D0     		beq	.L10
 149              	.LBB2:
 103:Generated_Source\PSoC5/Clock_1.c ****     {
 104:Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 105:Generated_Source\PSoC5/Clock_1.c ****         uint16 oldDivider;
 106:Generated_Source\PSoC5/Clock_1.c **** 
 107:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = 0u;
 150              		.loc 1 107 0
 151 0014 1F4B     		ldr	r3, .L11+4
 152 0016 0022     		movs	r2, #0
 153 0018 1A70     		strb	r2, [r3]
 108:Generated_Source\PSoC5/Clock_1.c **** 
 109:Generated_Source\PSoC5/Clock_1.c ****         /* Clear all the mask bits except ours. */
 110:Generated_Source\PSoC5/Clock_1.c **** #if defined(Clock_1__CFG3)
 111:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_AMASK = Clock_1_CLKEN_MASK;
 112:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_DMASK = 0x00u;
 113:Generated_Source\PSoC5/Clock_1.c **** #else
 114:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_DMASK = Clock_1_CLKEN_MASK;
 154              		.loc 1 114 0
 155 001a 1F4B     		ldr	r3, .L11+8
 156 001c 0222     		movs	r2, #2
 157 001e 1A70     		strb	r2, [r3]
 115:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_AMASK = 0x00u;
 158              		.loc 1 115 0
 159 0020 1E4B     		ldr	r3, .L11+12
 160 0022 0022     		movs	r2, #0
 161 0024 1A70     		strb	r2, [r3]
 116:Generated_Source\PSoC5/Clock_1.c **** #endif /* Clock_1__CFG3 */
 117:Generated_Source\PSoC5/Clock_1.c **** 
 118:Generated_Source\PSoC5/Clock_1.c ****         /* Clear mask of bus clock. */
 119:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 162              		.loc 1 119 0
 163 0026 1E4A     		ldr	r2, .L11+16
 164 0028 1D4B     		ldr	r3, .L11+16
 165 002a 1B78     		ldrb	r3, [r3]
 166 002c DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 6


 167 002e 03F07F03 		and	r3, r3, #127
 168 0032 DBB2     		uxtb	r3, r3
 169 0034 1370     		strb	r3, [r2]
 120:Generated_Source\PSoC5/Clock_1.c **** 
 121:Generated_Source\PSoC5/Clock_1.c ****         oldDivider = CY_GET_REG16(Clock_1_DIV_PTR);
 170              		.loc 1 121 0
 171 0036 1B4B     		ldr	r3, .L11+20
 172 0038 1B88     		ldrh	r3, [r3]	@ movhi
 173 003a FB80     		strh	r3, [r7, #6]	@ movhi
 122:Generated_Source\PSoC5/Clock_1.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 174              		.loc 1 122 0
 175 003c 1A4A     		ldr	r2, .L11+24
 176 003e FB88     		ldrh	r3, [r7, #6]	@ movhi
 177 0040 1380     		strh	r3, [r2]	@ movhi
 123:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 178              		.loc 1 123 0
 179 0042 144B     		ldr	r3, .L11+4
 180 0044 0722     		movs	r2, #7
 181 0046 1A70     		strb	r2, [r3]
 124:Generated_Source\PSoC5/Clock_1.c **** 
 125:Generated_Source\PSoC5/Clock_1.c ****         /* Wait for clock to be disabled */
 126:Generated_Source\PSoC5/Clock_1.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 182              		.loc 1 126 0
 183 0048 00BF     		nop
 184              	.L9:
 185              		.loc 1 126 0 is_stmt 0 discriminator 1
 186 004a 124B     		ldr	r3, .L11+4
 187 004c 1B78     		ldrb	r3, [r3]
 188 004e DBB2     		uxtb	r3, r3
 189 0050 03F00103 		and	r3, r3, #1
 190 0054 002B     		cmp	r3, #0
 191 0056 F8D1     		bne	.L9
 127:Generated_Source\PSoC5/Clock_1.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:Generated_Source\PSoC5/Clock_1.c **** 
 129:Generated_Source\PSoC5/Clock_1.c ****         /* Clear the bit to disable the clock. */
 130:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKEN &= (uint8)(~Clock_1_CLKEN_MASK);
 192              		.loc 1 130 0 is_stmt 1
 193 0058 0D4A     		ldr	r2, .L11
 194 005a 0D4B     		ldr	r3, .L11
 195 005c 1B78     		ldrb	r3, [r3]
 196 005e DBB2     		uxtb	r3, r3
 197 0060 23F00203 		bic	r3, r3, #2
 198 0064 DBB2     		uxtb	r3, r3
 199 0066 1370     		strb	r3, [r2]
 131:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKSTBY &= (uint8)(~Clock_1_CLKSTBY_MASK);
 200              		.loc 1 131 0
 201 0068 104A     		ldr	r2, .L11+28
 202 006a 104B     		ldr	r3, .L11+28
 203 006c 1B78     		ldrb	r3, [r3]
 204 006e DBB2     		uxtb	r3, r3
 205 0070 23F00203 		bic	r3, r3, #2
 206 0074 DBB2     		uxtb	r3, r3
 207 0076 1370     		strb	r3, [r2]
 132:Generated_Source\PSoC5/Clock_1.c **** 
 133:Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 134:Generated_Source\PSoC5/Clock_1.c ****         /* Clear the disable bit */
 135:Generated_Source\PSoC5/Clock_1.c ****         CLK_DIST_LD = 0x00u;
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 7


 208              		.loc 1 135 0
 209 0078 064B     		ldr	r3, .L11+4
 210 007a 0022     		movs	r2, #0
 211 007c 1A70     		strb	r2, [r3]
 136:Generated_Source\PSoC5/Clock_1.c ****         CY_SET_REG16(Clock_1_DIV_PTR, oldDivider);
 212              		.loc 1 136 0
 213 007e 094A     		ldr	r2, .L11+20
 214 0080 FB88     		ldrh	r3, [r7, #6]	@ movhi
 215 0082 1380     		strh	r3, [r2]	@ movhi
 216              	.L10:
 217              	.LBE2:
 137:Generated_Source\PSoC5/Clock_1.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:Generated_Source\PSoC5/Clock_1.c ****     }
 139:Generated_Source\PSoC5/Clock_1.c **** }
 218              		.loc 1 139 0
 219 0084 00BF     		nop
 220 0086 0C37     		adds	r7, r7, #12
 221              		.cfi_def_cfa_offset 4
 222 0088 BD46     		mov	sp, r7
 223              		.cfi_def_cfa_register 13
 224              		@ sp needed
 225 008a 80BC     		pop	{r7}
 226              		.cfi_restore 7
 227              		.cfi_def_cfa_offset 0
 228 008c 7047     		bx	lr
 229              	.L12:
 230 008e 00BF     		.align	2
 231              	.L11:
 232 0090 A2430040 		.word	1073759138
 233 0094 01400040 		.word	1073758209
 234 0098 10400040 		.word	1073758224
 235 009c 14400040 		.word	1073758228
 236 00a0 08400040 		.word	1073758216
 237 00a4 84400040 		.word	1073758340
 238 00a8 02400040 		.word	1073758210
 239 00ac B2430040 		.word	1073759154
 240              		.cfi_endproc
 241              	.LFE2:
 242              		.size	Clock_1_StopBlock, .-Clock_1_StopBlock
 243              		.section	.text.Clock_1_StandbyPower,"ax",%progbits
 244              		.align	2
 245              		.global	Clock_1_StandbyPower
 246              		.thumb
 247              		.thumb_func
 248              		.type	Clock_1_StandbyPower, %function
 249              	Clock_1_StandbyPower:
 250              	.LFB3:
 140:Generated_Source\PSoC5/Clock_1.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:Generated_Source\PSoC5/Clock_1.c **** 
 142:Generated_Source\PSoC5/Clock_1.c **** 
 143:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 144:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_StandbyPower
 145:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 146:Generated_Source\PSoC5/Clock_1.c **** *
 147:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 148:Generated_Source\PSoC5/Clock_1.c **** *  Sets whether the clock is active in standby mode.
 149:Generated_Source\PSoC5/Clock_1.c **** *
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 8


 150:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 151:Generated_Source\PSoC5/Clock_1.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:Generated_Source\PSoC5/Clock_1.c **** *
 153:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 154:Generated_Source\PSoC5/Clock_1.c **** *  None
 155:Generated_Source\PSoC5/Clock_1.c **** *
 156:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 157:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_StandbyPower(uint8 state) 
 158:Generated_Source\PSoC5/Clock_1.c **** {
 251              		.loc 1 158 0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 8
 254              		@ frame_needed = 1, uses_anonymous_args = 0
 255              		@ link register save eliminated.
 256 0000 80B4     		push	{r7}
 257              		.cfi_def_cfa_offset 4
 258              		.cfi_offset 7, -4
 259 0002 83B0     		sub	sp, sp, #12
 260              		.cfi_def_cfa_offset 16
 261 0004 00AF     		add	r7, sp, #0
 262              		.cfi_def_cfa_register 7
 263 0006 0346     		mov	r3, r0
 264 0008 FB71     		strb	r3, [r7, #7]
 159:Generated_Source\PSoC5/Clock_1.c ****     if(state == 0u)
 265              		.loc 1 159 0
 266 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 267 000c 002B     		cmp	r3, #0
 268 000e 08D1     		bne	.L14
 160:Generated_Source\PSoC5/Clock_1.c ****     {
 161:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKSTBY &= (uint8)(~Clock_1_CLKSTBY_MASK);
 269              		.loc 1 161 0
 270 0010 0A4A     		ldr	r2, .L17
 271 0012 0A4B     		ldr	r3, .L17
 272 0014 1B78     		ldrb	r3, [r3]
 273 0016 DBB2     		uxtb	r3, r3
 274 0018 23F00203 		bic	r3, r3, #2
 275 001c DBB2     		uxtb	r3, r3
 276 001e 1370     		strb	r3, [r2]
 162:Generated_Source\PSoC5/Clock_1.c ****     }
 163:Generated_Source\PSoC5/Clock_1.c ****     else
 164:Generated_Source\PSoC5/Clock_1.c ****     {
 165:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_CLKSTBY |= Clock_1_CLKSTBY_MASK;
 166:Generated_Source\PSoC5/Clock_1.c ****     }
 167:Generated_Source\PSoC5/Clock_1.c **** }
 277              		.loc 1 167 0
 278 0020 07E0     		b	.L16
 279              	.L14:
 165:Generated_Source\PSoC5/Clock_1.c ****     }
 280              		.loc 1 165 0
 281 0022 064A     		ldr	r2, .L17
 282 0024 054B     		ldr	r3, .L17
 283 0026 1B78     		ldrb	r3, [r3]
 284 0028 DBB2     		uxtb	r3, r3
 285 002a 43F00203 		orr	r3, r3, #2
 286 002e DBB2     		uxtb	r3, r3
 287 0030 1370     		strb	r3, [r2]
 288              	.L16:
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 9


 289              		.loc 1 167 0
 290 0032 00BF     		nop
 291 0034 0C37     		adds	r7, r7, #12
 292              		.cfi_def_cfa_offset 4
 293 0036 BD46     		mov	sp, r7
 294              		.cfi_def_cfa_register 13
 295              		@ sp needed
 296 0038 80BC     		pop	{r7}
 297              		.cfi_restore 7
 298              		.cfi_def_cfa_offset 0
 299 003a 7047     		bx	lr
 300              	.L18:
 301              		.align	2
 302              	.L17:
 303 003c B2430040 		.word	1073759154
 304              		.cfi_endproc
 305              	.LFE3:
 306              		.size	Clock_1_StandbyPower, .-Clock_1_StandbyPower
 307              		.section	.text.Clock_1_SetDividerRegister,"ax",%progbits
 308              		.align	2
 309              		.global	Clock_1_SetDividerRegister
 310              		.thumb
 311              		.thumb_func
 312              		.type	Clock_1_SetDividerRegister, %function
 313              	Clock_1_SetDividerRegister:
 314              	.LFB4:
 168:Generated_Source\PSoC5/Clock_1.c **** 
 169:Generated_Source\PSoC5/Clock_1.c **** 
 170:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 171:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetDividerRegister
 172:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 173:Generated_Source\PSoC5/Clock_1.c **** *
 174:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 175:Generated_Source\PSoC5/Clock_1.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:Generated_Source\PSoC5/Clock_1.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:Generated_Source\PSoC5/Clock_1.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:Generated_Source\PSoC5/Clock_1.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:Generated_Source\PSoC5/Clock_1.c **** *
 180:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 181:Generated_Source\PSoC5/Clock_1.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:Generated_Source\PSoC5/Clock_1.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:Generated_Source\PSoC5/Clock_1.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:Generated_Source\PSoC5/Clock_1.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:Generated_Source\PSoC5/Clock_1.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:Generated_Source\PSoC5/Clock_1.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:Generated_Source\PSoC5/Clock_1.c **** *   cycle.
 188:Generated_Source\PSoC5/Clock_1.c **** *
 189:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 190:Generated_Source\PSoC5/Clock_1.c **** *  None
 191:Generated_Source\PSoC5/Clock_1.c **** *
 192:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 193:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:Generated_Source\PSoC5/Clock_1.c ****                                 
 195:Generated_Source\PSoC5/Clock_1.c **** {
 315              		.loc 1 195 0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 16
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 10


 318              		@ frame_needed = 1, uses_anonymous_args = 0
 319 0000 80B5     		push	{r7, lr}
 320              		.cfi_def_cfa_offset 8
 321              		.cfi_offset 7, -8
 322              		.cfi_offset 14, -4
 323 0002 84B0     		sub	sp, sp, #16
 324              		.cfi_def_cfa_offset 24
 325 0004 00AF     		add	r7, sp, #0
 326              		.cfi_def_cfa_register 7
 327 0006 0346     		mov	r3, r0
 328 0008 0A46     		mov	r2, r1
 329 000a FB80     		strh	r3, [r7, #6]	@ movhi
 330 000c 1346     		mov	r3, r2
 331 000e 7B71     		strb	r3, [r7, #5]
 196:Generated_Source\PSoC5/Clock_1.c ****     uint8 enabled;
 197:Generated_Source\PSoC5/Clock_1.c **** 
 198:Generated_Source\PSoC5/Clock_1.c ****     uint8 currSrc = Clock_1_GetSourceRegister();
 332              		.loc 1 198 0
 333 0010 FFF7FEFF 		bl	Clock_1_GetSourceRegister
 334 0014 0346     		mov	r3, r0
 335 0016 FB73     		strb	r3, [r7, #15]
 199:Generated_Source\PSoC5/Clock_1.c ****     uint16 oldDivider = Clock_1_GetDividerRegister();
 336              		.loc 1 199 0
 337 0018 FFF7FEFF 		bl	Clock_1_GetDividerRegister
 338 001c 0346     		mov	r3, r0
 339 001e BB81     		strh	r3, [r7, #12]	@ movhi
 200:Generated_Source\PSoC5/Clock_1.c **** 
 201:Generated_Source\PSoC5/Clock_1.c ****     if (clkDivider != oldDivider)
 340              		.loc 1 201 0
 341 0020 FA88     		ldrh	r2, [r7, #6]
 342 0022 BB89     		ldrh	r3, [r7, #12]
 343 0024 9A42     		cmp	r2, r3
 344 0026 00F08880 		beq	.L32
 202:Generated_Source\PSoC5/Clock_1.c ****     {
 203:Generated_Source\PSoC5/Clock_1.c ****         enabled = Clock_1_CLKEN & Clock_1_CLKEN_MASK;
 345              		.loc 1 203 0
 346 002a 464B     		ldr	r3, .L33
 347 002c 1B78     		ldrb	r3, [r3]
 348 002e DBB2     		uxtb	r3, r3
 349 0030 03F00203 		and	r3, r3, #2
 350 0034 FB72     		strb	r3, [r7, #11]
 204:Generated_Source\PSoC5/Clock_1.c **** 
 205:Generated_Source\PSoC5/Clock_1.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 351              		.loc 1 205 0
 352 0036 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 353 0038 002B     		cmp	r3, #0
 354 003a 20D1     		bne	.L21
 355              		.loc 1 205 0 is_stmt 0 discriminator 1
 356 003c BB89     		ldrh	r3, [r7, #12]
 357 003e 002B     		cmp	r3, #0
 358 0040 02D0     		beq	.L22
 359              		.loc 1 205 0 discriminator 2
 360 0042 FB88     		ldrh	r3, [r7, #6]
 361 0044 002B     		cmp	r3, #0
 362 0046 1AD1     		bne	.L21
 363              	.L22:
 206:Generated_Source\PSoC5/Clock_1.c ****         {
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 11


 207:Generated_Source\PSoC5/Clock_1.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:Generated_Source\PSoC5/Clock_1.c ****             if (oldDivider == 0u)
 364              		.loc 1 208 0 is_stmt 1
 365 0048 BB89     		ldrh	r3, [r7, #12]
 366 004a 002B     		cmp	r3, #0
 367 004c 0BD1     		bne	.L23
 209:Generated_Source\PSoC5/Clock_1.c ****             {
 210:Generated_Source\PSoC5/Clock_1.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:Generated_Source\PSoC5/Clock_1.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:Generated_Source\PSoC5/Clock_1.c ****                 /* divider is ignored while SSS is set.                                     */
 213:Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 368              		.loc 1 213 0
 369 004e 3E4A     		ldr	r2, .L33+4
 370 0050 FB88     		ldrh	r3, [r7, #6]	@ movhi
 371 0052 1380     		strh	r3, [r2]	@ movhi
 214:Generated_Source\PSoC5/Clock_1.c ****                 Clock_1_MOD_SRC &= (uint8)(~CYCLK_SSS);
 372              		.loc 1 214 0
 373 0054 3D4A     		ldr	r2, .L33+8
 374 0056 3D4B     		ldr	r3, .L33+8
 375 0058 1B78     		ldrb	r3, [r3]
 376 005a DBB2     		uxtb	r3, r3
 377 005c 23F04003 		bic	r3, r3, #64
 378 0060 DBB2     		uxtb	r3, r3
 379 0062 1370     		strb	r3, [r2]
 208:Generated_Source\PSoC5/Clock_1.c ****             {
 380              		.loc 1 208 0
 381 0064 69E0     		b	.L20
 382              	.L23:
 215:Generated_Source\PSoC5/Clock_1.c ****             }
 216:Generated_Source\PSoC5/Clock_1.c ****             else
 217:Generated_Source\PSoC5/Clock_1.c ****             {
 218:Generated_Source\PSoC5/Clock_1.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:Generated_Source\PSoC5/Clock_1.c ****                 /* it without bothering with the shadow load.                               */
 220:Generated_Source\PSoC5/Clock_1.c ****                 Clock_1_MOD_SRC |= CYCLK_SSS;
 383              		.loc 1 220 0
 384 0066 394A     		ldr	r2, .L33+8
 385 0068 384B     		ldr	r3, .L33+8
 386 006a 1B78     		ldrb	r3, [r3]
 387 006c DBB2     		uxtb	r3, r3
 388 006e 43F04003 		orr	r3, r3, #64
 389 0072 DBB2     		uxtb	r3, r3
 390 0074 1370     		strb	r3, [r2]
 221:Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 391              		.loc 1 221 0
 392 0076 344A     		ldr	r2, .L33+4
 393 0078 FB88     		ldrh	r3, [r7, #6]	@ movhi
 394 007a 1380     		strh	r3, [r2]	@ movhi
 208:Generated_Source\PSoC5/Clock_1.c ****             {
 395              		.loc 1 208 0
 396 007c 5DE0     		b	.L20
 397              	.L21:
 222:Generated_Source\PSoC5/Clock_1.c ****             }
 223:Generated_Source\PSoC5/Clock_1.c ****         }
 224:Generated_Source\PSoC5/Clock_1.c ****         else
 225:Generated_Source\PSoC5/Clock_1.c ****         {
 226:Generated_Source\PSoC5/Clock_1.c **** 			
 227:Generated_Source\PSoC5/Clock_1.c ****             if (enabled != 0u)
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 12


 398              		.loc 1 227 0
 399 007e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 400 0080 002B     		cmp	r3, #0
 401 0082 33D0     		beq	.L25
 228:Generated_Source\PSoC5/Clock_1.c ****             {
 229:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_LD = 0x00u;
 402              		.loc 1 229 0
 403 0084 324B     		ldr	r3, .L33+12
 404 0086 0022     		movs	r2, #0
 405 0088 1A70     		strb	r2, [r3]
 230:Generated_Source\PSoC5/Clock_1.c **** 
 231:Generated_Source\PSoC5/Clock_1.c ****                 /* Clear all the mask bits except ours. */
 232:Generated_Source\PSoC5/Clock_1.c **** #if defined(Clock_1__CFG3)
 233:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_AMASK = Clock_1_CLKEN_MASK;
 234:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_DMASK = 0x00u;
 235:Generated_Source\PSoC5/Clock_1.c **** #else
 236:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_DMASK = Clock_1_CLKEN_MASK;
 406              		.loc 1 236 0
 407 008a 324B     		ldr	r3, .L33+16
 408 008c 0222     		movs	r2, #2
 409 008e 1A70     		strb	r2, [r3]
 237:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_AMASK = 0x00u;
 410              		.loc 1 237 0
 411 0090 314B     		ldr	r3, .L33+20
 412 0092 0022     		movs	r2, #0
 413 0094 1A70     		strb	r2, [r3]
 238:Generated_Source\PSoC5/Clock_1.c **** #endif /* Clock_1__CFG3 */
 239:Generated_Source\PSoC5/Clock_1.c ****                 /* Clear mask of bus clock. */
 240:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 414              		.loc 1 240 0
 415 0096 314A     		ldr	r2, .L33+24
 416 0098 304B     		ldr	r3, .L33+24
 417 009a 1B78     		ldrb	r3, [r3]
 418 009c DBB2     		uxtb	r3, r3
 419 009e 03F07F03 		and	r3, r3, #127
 420 00a2 DBB2     		uxtb	r3, r3
 421 00a4 1370     		strb	r3, [r2]
 241:Generated_Source\PSoC5/Clock_1.c **** 
 242:Generated_Source\PSoC5/Clock_1.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:Generated_Source\PSoC5/Clock_1.c ****                 if (((Clock_1_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 422              		.loc 1 243 0
 423 00a6 294B     		ldr	r3, .L33+8
 424 00a8 1B78     		ldrb	r3, [r3]
 425 00aa DBB2     		uxtb	r3, r3
 426 00ac 03F00803 		and	r3, r3, #8
 427 00b0 002B     		cmp	r3, #0
 428 00b2 02D0     		beq	.L26
 429              		.loc 1 243 0 is_stmt 0 discriminator 1
 430 00b4 FB88     		ldrh	r3, [r7, #6]
 431 00b6 002B     		cmp	r3, #0
 432 00b8 18D1     		bne	.L25
 433              	.L26:
 244:Generated_Source\PSoC5/Clock_1.c ****                 {
 245:Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 246:Generated_Source\PSoC5/Clock_1.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 434              		.loc 1 246 0 is_stmt 1
 435 00ba 294A     		ldr	r2, .L33+28
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 13


 436 00bc BB89     		ldrh	r3, [r7, #12]	@ movhi
 437 00be 1380     		strh	r3, [r2]	@ movhi
 247:Generated_Source\PSoC5/Clock_1.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 438              		.loc 1 247 0
 439 00c0 234B     		ldr	r3, .L33+12
 440 00c2 0722     		movs	r2, #7
 441 00c4 1A70     		strb	r2, [r3]
 248:Generated_Source\PSoC5/Clock_1.c **** 
 249:Generated_Source\PSoC5/Clock_1.c ****                     /* Wait for clock to be disabled */
 250:Generated_Source\PSoC5/Clock_1.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 442              		.loc 1 250 0
 443 00c6 00BF     		nop
 444              	.L27:
 445              		.loc 1 250 0 is_stmt 0 discriminator 1
 446 00c8 214B     		ldr	r3, .L33+12
 447 00ca 1B78     		ldrb	r3, [r3]
 448 00cc DBB2     		uxtb	r3, r3
 449 00ce 03F00103 		and	r3, r3, #1
 450 00d2 002B     		cmp	r3, #0
 451 00d4 F8D1     		bne	.L27
 251:Generated_Source\PSoC5/Clock_1.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:Generated_Source\PSoC5/Clock_1.c **** 
 253:Generated_Source\PSoC5/Clock_1.c ****                     Clock_1_CLKEN &= (uint8)(~Clock_1_CLKEN_MASK);
 452              		.loc 1 253 0 is_stmt 1
 453 00d6 1B4A     		ldr	r2, .L33
 454 00d8 1A4B     		ldr	r3, .L33
 455 00da 1B78     		ldrb	r3, [r3]
 456 00dc DBB2     		uxtb	r3, r3
 457 00de 23F00203 		bic	r3, r3, #2
 458 00e2 DBB2     		uxtb	r3, r3
 459 00e4 1370     		strb	r3, [r2]
 254:Generated_Source\PSoC5/Clock_1.c **** 
 255:Generated_Source\PSoC5/Clock_1.c **** #if HAS_CLKDIST_LD_DISABLE
 256:Generated_Source\PSoC5/Clock_1.c ****                     /* Clear the disable bit */
 257:Generated_Source\PSoC5/Clock_1.c ****                     CLK_DIST_LD = 0x00u;
 460              		.loc 1 257 0
 461 00e6 1A4B     		ldr	r3, .L33+12
 462 00e8 0022     		movs	r2, #0
 463 00ea 1A70     		strb	r2, [r3]
 464              	.L25:
 258:Generated_Source\PSoC5/Clock_1.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:Generated_Source\PSoC5/Clock_1.c ****                 }
 260:Generated_Source\PSoC5/Clock_1.c ****             }
 261:Generated_Source\PSoC5/Clock_1.c **** 
 262:Generated_Source\PSoC5/Clock_1.c ****             /* Load divide value. */
 263:Generated_Source\PSoC5/Clock_1.c ****             if ((Clock_1_CLKEN & Clock_1_CLKEN_MASK) != 0u)
 465              		.loc 1 263 0
 466 00ec 154B     		ldr	r3, .L33
 467 00ee 1B78     		ldrb	r3, [r3]
 468 00f0 DBB2     		uxtb	r3, r3
 469 00f2 03F00203 		and	r3, r3, #2
 470 00f6 002B     		cmp	r3, #0
 471 00f8 13D0     		beq	.L28
 264:Generated_Source\PSoC5/Clock_1.c ****             {
 265:Generated_Source\PSoC5/Clock_1.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 472              		.loc 1 266 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 14


 473 00fa 194A     		ldr	r2, .L33+28
 474 00fc FB88     		ldrh	r3, [r7, #6]	@ movhi
 475 00fe 1380     		strh	r3, [r2]	@ movhi
 267:Generated_Source\PSoC5/Clock_1.c **** 
 268:Generated_Source\PSoC5/Clock_1.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 476              		.loc 1 268 0
 477 0100 134A     		ldr	r2, .L33+12
 478 0102 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 479 0104 002B     		cmp	r3, #0
 480 0106 01D0     		beq	.L29
 481              		.loc 1 268 0 is_stmt 0 discriminator 1
 482 0108 0323     		movs	r3, #3
 483 010a 00E0     		b	.L30
 484              	.L29:
 485              		.loc 1 268 0 discriminator 2
 486 010c 0123     		movs	r3, #1
 487              	.L30:
 488              		.loc 1 268 0 discriminator 4
 489 010e 1370     		strb	r3, [r2]
 269:Generated_Source\PSoC5/Clock_1.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 490              		.loc 1 269 0 is_stmt 1 discriminator 4
 491 0110 00BF     		nop
 492              	.L31:
 493              		.loc 1 269 0 is_stmt 0 discriminator 1
 494 0112 0F4B     		ldr	r3, .L33+12
 495 0114 1B78     		ldrb	r3, [r3]
 496 0116 DBB2     		uxtb	r3, r3
 497 0118 03F00103 		and	r3, r3, #1
 498 011c 002B     		cmp	r3, #0
 499 011e F8D1     		bne	.L31
 270:Generated_Source\PSoC5/Clock_1.c ****             }
 271:Generated_Source\PSoC5/Clock_1.c ****             else
 272:Generated_Source\PSoC5/Clock_1.c ****             {
 273:Generated_Source\PSoC5/Clock_1.c ****                 /* If the clock is disabled, set the divider directly */
 274:Generated_Source\PSoC5/Clock_1.c ****                 CY_SET_REG16(Clock_1_DIV_PTR, clkDivider);
 275:Generated_Source\PSoC5/Clock_1.c **** 				Clock_1_CLKEN |= enabled;
 276:Generated_Source\PSoC5/Clock_1.c ****             }
 277:Generated_Source\PSoC5/Clock_1.c ****         }
 278:Generated_Source\PSoC5/Clock_1.c ****     }
 279:Generated_Source\PSoC5/Clock_1.c **** }
 500              		.loc 1 279 0 is_stmt 1
 501 0120 0BE0     		b	.L32
 502              	.L28:
 274:Generated_Source\PSoC5/Clock_1.c **** 				Clock_1_CLKEN |= enabled;
 503              		.loc 1 274 0
 504 0122 094A     		ldr	r2, .L33+4
 505 0124 FB88     		ldrh	r3, [r7, #6]	@ movhi
 506 0126 1380     		strh	r3, [r2]	@ movhi
 275:Generated_Source\PSoC5/Clock_1.c ****             }
 507              		.loc 1 275 0
 508 0128 0649     		ldr	r1, .L33
 509 012a 064B     		ldr	r3, .L33
 510 012c 1B78     		ldrb	r3, [r3]
 511 012e DAB2     		uxtb	r2, r3
 512 0130 FB7A     		ldrb	r3, [r7, #11]
 513 0132 1343     		orrs	r3, r3, r2
 514 0134 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 15


 515 0136 0B70     		strb	r3, [r1]
 516              		.loc 1 279 0
 517 0138 FFE7     		b	.L32
 518              	.L20:
 519              	.L32:
 520 013a 00BF     		nop
 521 013c 1037     		adds	r7, r7, #16
 522              		.cfi_def_cfa_offset 8
 523 013e BD46     		mov	sp, r7
 524              		.cfi_def_cfa_register 13
 525              		@ sp needed
 526 0140 80BD     		pop	{r7, pc}
 527              	.L34:
 528 0142 00BF     		.align	2
 529              	.L33:
 530 0144 A2430040 		.word	1073759138
 531 0148 84400040 		.word	1073758340
 532 014c 86400040 		.word	1073758342
 533 0150 01400040 		.word	1073758209
 534 0154 10400040 		.word	1073758224
 535 0158 14400040 		.word	1073758228
 536 015c 08400040 		.word	1073758216
 537 0160 02400040 		.word	1073758210
 538              		.cfi_endproc
 539              	.LFE4:
 540              		.size	Clock_1_SetDividerRegister, .-Clock_1_SetDividerRegister
 541              		.section	.text.Clock_1_GetDividerRegister,"ax",%progbits
 542              		.align	2
 543              		.global	Clock_1_GetDividerRegister
 544              		.thumb
 545              		.thumb_func
 546              		.type	Clock_1_GetDividerRegister, %function
 547              	Clock_1_GetDividerRegister:
 548              	.LFB5:
 280:Generated_Source\PSoC5/Clock_1.c **** 
 281:Generated_Source\PSoC5/Clock_1.c **** 
 282:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 283:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetDividerRegister
 284:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 285:Generated_Source\PSoC5/Clock_1.c **** *
 286:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 287:Generated_Source\PSoC5/Clock_1.c **** *  Gets the clock divider register value.
 288:Generated_Source\PSoC5/Clock_1.c **** *
 289:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 290:Generated_Source\PSoC5/Clock_1.c **** *  None
 291:Generated_Source\PSoC5/Clock_1.c **** *
 292:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 293:Generated_Source\PSoC5/Clock_1.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:Generated_Source\PSoC5/Clock_1.c **** *  divide by 2, the return value will be 1.
 295:Generated_Source\PSoC5/Clock_1.c **** *
 296:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 297:Generated_Source\PSoC5/Clock_1.c **** uint16 Clock_1_GetDividerRegister(void) 
 298:Generated_Source\PSoC5/Clock_1.c **** {
 549              		.loc 1 298 0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 0
 552              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 16


 553              		@ link register save eliminated.
 554 0000 80B4     		push	{r7}
 555              		.cfi_def_cfa_offset 4
 556              		.cfi_offset 7, -4
 557 0002 00AF     		add	r7, sp, #0
 558              		.cfi_def_cfa_register 7
 299:Generated_Source\PSoC5/Clock_1.c ****     return CY_GET_REG16(Clock_1_DIV_PTR);
 559              		.loc 1 299 0
 560 0004 034B     		ldr	r3, .L37
 561 0006 1B88     		ldrh	r3, [r3]	@ movhi
 562 0008 9BB2     		uxth	r3, r3
 300:Generated_Source\PSoC5/Clock_1.c **** }
 563              		.loc 1 300 0
 564 000a 1846     		mov	r0, r3
 565 000c BD46     		mov	sp, r7
 566              		.cfi_def_cfa_register 13
 567              		@ sp needed
 568 000e 80BC     		pop	{r7}
 569              		.cfi_restore 7
 570              		.cfi_def_cfa_offset 0
 571 0010 7047     		bx	lr
 572              	.L38:
 573 0012 00BF     		.align	2
 574              	.L37:
 575 0014 84400040 		.word	1073758340
 576              		.cfi_endproc
 577              	.LFE5:
 578              		.size	Clock_1_GetDividerRegister, .-Clock_1_GetDividerRegister
 579              		.section	.text.Clock_1_SetModeRegister,"ax",%progbits
 580              		.align	2
 581              		.global	Clock_1_SetModeRegister
 582              		.thumb
 583              		.thumb_func
 584              		.type	Clock_1_SetModeRegister, %function
 585              	Clock_1_SetModeRegister:
 586              	.LFB6:
 301:Generated_Source\PSoC5/Clock_1.c **** 
 302:Generated_Source\PSoC5/Clock_1.c **** 
 303:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 304:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetModeRegister
 305:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 306:Generated_Source\PSoC5/Clock_1.c **** *
 307:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 308:Generated_Source\PSoC5/Clock_1.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:Generated_Source\PSoC5/Clock_1.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:Generated_Source\PSoC5/Clock_1.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:Generated_Source\PSoC5/Clock_1.c **** *  disabled before changing the mode.
 312:Generated_Source\PSoC5/Clock_1.c **** *
 313:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 314:Generated_Source\PSoC5/Clock_1.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:Generated_Source\PSoC5/Clock_1.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:Generated_Source\PSoC5/Clock_1.c **** *                 occur when the divider count reaches half of the divide
 318:Generated_Source\PSoC5/Clock_1.c **** *                 value.
 319:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:Generated_Source\PSoC5/Clock_1.c **** *                 is asserted for approximately half of its period. When
 321:Generated_Source\PSoC5/Clock_1.c **** *                 disabled, the output clock is asserted for one period of the
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 17


 322:Generated_Source\PSoC5/Clock_1.c **** *                 source clock.
 323:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:Generated_Source\PSoC5/Clock_1.c **** *                 be enabled for all synchronous clocks.
 325:Generated_Source\PSoC5/Clock_1.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:Generated_Source\PSoC5/Clock_1.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:Generated_Source\PSoC5/Clock_1.c **** *
 328:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 329:Generated_Source\PSoC5/Clock_1.c **** *  None
 330:Generated_Source\PSoC5/Clock_1.c **** *
 331:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 332:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetModeRegister(uint8 modeBitMask) 
 333:Generated_Source\PSoC5/Clock_1.c **** {
 587              		.loc 1 333 0
 588              		.cfi_startproc
 589              		@ args = 0, pretend = 0, frame = 8
 590              		@ frame_needed = 1, uses_anonymous_args = 0
 591              		@ link register save eliminated.
 592 0000 80B4     		push	{r7}
 593              		.cfi_def_cfa_offset 4
 594              		.cfi_offset 7, -4
 595 0002 83B0     		sub	sp, sp, #12
 596              		.cfi_def_cfa_offset 16
 597 0004 00AF     		add	r7, sp, #0
 598              		.cfi_def_cfa_register 7
 599 0006 0346     		mov	r3, r0
 600 0008 FB71     		strb	r3, [r7, #7]
 334:Generated_Source\PSoC5/Clock_1.c ****     Clock_1_MOD_SRC |= modeBitMask & (uint8)Clock_1_MODE_MASK;
 601              		.loc 1 334 0
 602 000a 0949     		ldr	r1, .L40
 603 000c 084B     		ldr	r3, .L40
 604 000e 1B78     		ldrb	r3, [r3]
 605 0010 DBB2     		uxtb	r3, r3
 606 0012 5AB2     		sxtb	r2, r3
 607 0014 97F90730 		ldrsb	r3, [r7, #7]
 608 0018 23F00703 		bic	r3, r3, #7
 609 001c 5BB2     		sxtb	r3, r3
 610 001e 1343     		orrs	r3, r3, r2
 611 0020 5BB2     		sxtb	r3, r3
 612 0022 DBB2     		uxtb	r3, r3
 613 0024 0B70     		strb	r3, [r1]
 335:Generated_Source\PSoC5/Clock_1.c **** }
 614              		.loc 1 335 0
 615 0026 00BF     		nop
 616 0028 0C37     		adds	r7, r7, #12
 617              		.cfi_def_cfa_offset 4
 618 002a BD46     		mov	sp, r7
 619              		.cfi_def_cfa_register 13
 620              		@ sp needed
 621 002c 80BC     		pop	{r7}
 622              		.cfi_restore 7
 623              		.cfi_def_cfa_offset 0
 624 002e 7047     		bx	lr
 625              	.L41:
 626              		.align	2
 627              	.L40:
 628 0030 86400040 		.word	1073758342
 629              		.cfi_endproc
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 18


 630              	.LFE6:
 631              		.size	Clock_1_SetModeRegister, .-Clock_1_SetModeRegister
 632              		.section	.text.Clock_1_ClearModeRegister,"ax",%progbits
 633              		.align	2
 634              		.global	Clock_1_ClearModeRegister
 635              		.thumb
 636              		.thumb_func
 637              		.type	Clock_1_ClearModeRegister, %function
 638              	Clock_1_ClearModeRegister:
 639              	.LFB7:
 336:Generated_Source\PSoC5/Clock_1.c **** 
 337:Generated_Source\PSoC5/Clock_1.c **** 
 338:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 339:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_ClearModeRegister
 340:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 341:Generated_Source\PSoC5/Clock_1.c **** *
 342:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 343:Generated_Source\PSoC5/Clock_1.c **** *  Clears flags that control the operating mode of the clock. This function
 344:Generated_Source\PSoC5/Clock_1.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:Generated_Source\PSoC5/Clock_1.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:Generated_Source\PSoC5/Clock_1.c **** *  disabled before changing the mode.
 347:Generated_Source\PSoC5/Clock_1.c **** *
 348:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 349:Generated_Source\PSoC5/Clock_1.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:Generated_Source\PSoC5/Clock_1.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:Generated_Source\PSoC5/Clock_1.c **** *                 occur when the divider count reaches half of the divide
 353:Generated_Source\PSoC5/Clock_1.c **** *                 value.
 354:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:Generated_Source\PSoC5/Clock_1.c **** *                 is asserted for approximately half of its period. When
 356:Generated_Source\PSoC5/Clock_1.c **** *                 disabled, the output clock is asserted for one period of the
 357:Generated_Source\PSoC5/Clock_1.c **** *                 source clock.
 358:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:Generated_Source\PSoC5/Clock_1.c **** *                 be enabled for all synchronous clocks.
 360:Generated_Source\PSoC5/Clock_1.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:Generated_Source\PSoC5/Clock_1.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:Generated_Source\PSoC5/Clock_1.c **** *
 363:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 364:Generated_Source\PSoC5/Clock_1.c **** *  None
 365:Generated_Source\PSoC5/Clock_1.c **** *
 366:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 367:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_ClearModeRegister(uint8 modeBitMask) 
 368:Generated_Source\PSoC5/Clock_1.c **** {
 640              		.loc 1 368 0
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 8
 643              		@ frame_needed = 1, uses_anonymous_args = 0
 644              		@ link register save eliminated.
 645 0000 80B4     		push	{r7}
 646              		.cfi_def_cfa_offset 4
 647              		.cfi_offset 7, -4
 648 0002 83B0     		sub	sp, sp, #12
 649              		.cfi_def_cfa_offset 16
 650 0004 00AF     		add	r7, sp, #0
 651              		.cfi_def_cfa_register 7
 652 0006 0346     		mov	r3, r0
 653 0008 FB71     		strb	r3, [r7, #7]
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 19


 369:Generated_Source\PSoC5/Clock_1.c ****     Clock_1_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(Clock_1_MODE_MASK));
 654              		.loc 1 369 0
 655 000a 0949     		ldr	r1, .L43
 656 000c 084B     		ldr	r3, .L43
 657 000e 1B78     		ldrb	r3, [r3]
 658 0010 DAB2     		uxtb	r2, r3
 659 0012 FB79     		ldrb	r3, [r7, #7]
 660 0014 DB43     		mvns	r3, r3
 661 0016 DBB2     		uxtb	r3, r3
 662 0018 43F00703 		orr	r3, r3, #7
 663 001c DBB2     		uxtb	r3, r3
 664 001e 1340     		ands	r3, r3, r2
 665 0020 DBB2     		uxtb	r3, r3
 666 0022 0B70     		strb	r3, [r1]
 370:Generated_Source\PSoC5/Clock_1.c **** }
 667              		.loc 1 370 0
 668 0024 00BF     		nop
 669 0026 0C37     		adds	r7, r7, #12
 670              		.cfi_def_cfa_offset 4
 671 0028 BD46     		mov	sp, r7
 672              		.cfi_def_cfa_register 13
 673              		@ sp needed
 674 002a 80BC     		pop	{r7}
 675              		.cfi_restore 7
 676              		.cfi_def_cfa_offset 0
 677 002c 7047     		bx	lr
 678              	.L44:
 679 002e 00BF     		.align	2
 680              	.L43:
 681 0030 86400040 		.word	1073758342
 682              		.cfi_endproc
 683              	.LFE7:
 684              		.size	Clock_1_ClearModeRegister, .-Clock_1_ClearModeRegister
 685              		.section	.text.Clock_1_GetModeRegister,"ax",%progbits
 686              		.align	2
 687              		.global	Clock_1_GetModeRegister
 688              		.thumb
 689              		.thumb_func
 690              		.type	Clock_1_GetModeRegister, %function
 691              	Clock_1_GetModeRegister:
 692              	.LFB8:
 371:Generated_Source\PSoC5/Clock_1.c **** 
 372:Generated_Source\PSoC5/Clock_1.c **** 
 373:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetModeRegister
 375:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 376:Generated_Source\PSoC5/Clock_1.c **** *
 377:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 378:Generated_Source\PSoC5/Clock_1.c **** *  Gets the clock mode register value.
 379:Generated_Source\PSoC5/Clock_1.c **** *
 380:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 381:Generated_Source\PSoC5/Clock_1.c **** *  None
 382:Generated_Source\PSoC5/Clock_1.c **** *
 383:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 384:Generated_Source\PSoC5/Clock_1.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:Generated_Source\PSoC5/Clock_1.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:Generated_Source\PSoC5/Clock_1.c **** *
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 20


 387:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 388:Generated_Source\PSoC5/Clock_1.c **** uint8 Clock_1_GetModeRegister(void) 
 389:Generated_Source\PSoC5/Clock_1.c **** {
 693              		.loc 1 389 0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 0
 696              		@ frame_needed = 1, uses_anonymous_args = 0
 697              		@ link register save eliminated.
 698 0000 80B4     		push	{r7}
 699              		.cfi_def_cfa_offset 4
 700              		.cfi_offset 7, -4
 701 0002 00AF     		add	r7, sp, #0
 702              		.cfi_def_cfa_register 7
 390:Generated_Source\PSoC5/Clock_1.c ****     return Clock_1_MOD_SRC & (uint8)(Clock_1_MODE_MASK);
 703              		.loc 1 390 0
 704 0004 044B     		ldr	r3, .L47
 705 0006 1B78     		ldrb	r3, [r3]
 706 0008 DBB2     		uxtb	r3, r3
 707 000a 23F00703 		bic	r3, r3, #7
 708 000e DBB2     		uxtb	r3, r3
 391:Generated_Source\PSoC5/Clock_1.c **** }
 709              		.loc 1 391 0
 710 0010 1846     		mov	r0, r3
 711 0012 BD46     		mov	sp, r7
 712              		.cfi_def_cfa_register 13
 713              		@ sp needed
 714 0014 80BC     		pop	{r7}
 715              		.cfi_restore 7
 716              		.cfi_def_cfa_offset 0
 717 0016 7047     		bx	lr
 718              	.L48:
 719              		.align	2
 720              	.L47:
 721 0018 86400040 		.word	1073758342
 722              		.cfi_endproc
 723              	.LFE8:
 724              		.size	Clock_1_GetModeRegister, .-Clock_1_GetModeRegister
 725              		.section	.text.Clock_1_SetSourceRegister,"ax",%progbits
 726              		.align	2
 727              		.global	Clock_1_SetSourceRegister
 728              		.thumb
 729              		.thumb_func
 730              		.type	Clock_1_SetSourceRegister, %function
 731              	Clock_1_SetSourceRegister:
 732              	.LFB9:
 392:Generated_Source\PSoC5/Clock_1.c **** 
 393:Generated_Source\PSoC5/Clock_1.c **** 
 394:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 395:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_SetSourceRegister
 396:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 397:Generated_Source\PSoC5/Clock_1.c **** *
 398:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 399:Generated_Source\PSoC5/Clock_1.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:Generated_Source\PSoC5/Clock_1.c **** *  changing the source. The old and new clock sources must be running.
 401:Generated_Source\PSoC5/Clock_1.c **** *
 402:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 403:Generated_Source\PSoC5/Clock_1.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 21


 404:Generated_Source\PSoC5/Clock_1.c **** *   following input sources:
 405:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_IMO
 407:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_XTALM
 408:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_ILO
 409:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_PLL
 410:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_XTALK
 411:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:Generated_Source\PSoC5/Clock_1.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:Generated_Source\PSoC5/Clock_1.c **** *   See the Technical Reference Manual for details on clock sources.
 414:Generated_Source\PSoC5/Clock_1.c **** *
 415:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 416:Generated_Source\PSoC5/Clock_1.c **** *  None
 417:Generated_Source\PSoC5/Clock_1.c **** *
 418:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 419:Generated_Source\PSoC5/Clock_1.c **** void Clock_1_SetSourceRegister(uint8 clkSource) 
 420:Generated_Source\PSoC5/Clock_1.c **** {
 733              		.loc 1 420 0
 734              		.cfi_startproc
 735              		@ args = 0, pretend = 0, frame = 16
 736              		@ frame_needed = 1, uses_anonymous_args = 0
 737 0000 80B5     		push	{r7, lr}
 738              		.cfi_def_cfa_offset 8
 739              		.cfi_offset 7, -8
 740              		.cfi_offset 14, -4
 741 0002 84B0     		sub	sp, sp, #16
 742              		.cfi_def_cfa_offset 24
 743 0004 00AF     		add	r7, sp, #0
 744              		.cfi_def_cfa_register 7
 745 0006 0346     		mov	r3, r0
 746 0008 FB71     		strb	r3, [r7, #7]
 421:Generated_Source\PSoC5/Clock_1.c ****     uint16 currDiv = Clock_1_GetDividerRegister();
 747              		.loc 1 421 0
 748 000a FFF7FEFF 		bl	Clock_1_GetDividerRegister
 749 000e 0346     		mov	r3, r0
 750 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 422:Generated_Source\PSoC5/Clock_1.c ****     uint8 oldSrc = Clock_1_GetSourceRegister();
 751              		.loc 1 422 0
 752 0012 FFF7FEFF 		bl	Clock_1_GetSourceRegister
 753 0016 0346     		mov	r3, r0
 754 0018 7B73     		strb	r3, [r7, #13]
 423:Generated_Source\PSoC5/Clock_1.c **** 
 424:Generated_Source\PSoC5/Clock_1.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 755              		.loc 1 424 0
 756 001a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 757 001c 002B     		cmp	r3, #0
 758 001e 1CD0     		beq	.L50
 759              		.loc 1 424 0 is_stmt 0 discriminator 1
 760 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 761 0022 002B     		cmp	r3, #0
 762 0024 19D1     		bne	.L50
 425:Generated_Source\PSoC5/Clock_1.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 763              		.loc 1 425 0 is_stmt 1
 764 0026 FB89     		ldrh	r3, [r7, #14]
 765 0028 002B     		cmp	r3, #0
 766 002a 16D1     		bne	.L50
 426:Generated_Source\PSoC5/Clock_1.c ****     {
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 22


 427:Generated_Source\PSoC5/Clock_1.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:Generated_Source\PSoC5/Clock_1.c ****         /* then set the source so we are consistent.                                */
 429:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC |= CYCLK_SSS;
 767              		.loc 1 429 0
 768 002c 244A     		ldr	r2, .L53
 769 002e 244B     		ldr	r3, .L53
 770 0030 1B78     		ldrb	r3, [r3]
 771 0032 DBB2     		uxtb	r3, r3
 772 0034 43F04003 		orr	r3, r3, #64
 773 0038 DBB2     		uxtb	r3, r3
 774 003a 1370     		strb	r3, [r2]
 430:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 775              		.loc 1 430 0
 776 003c 2049     		ldr	r1, .L53
 431:Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & (uint8)(~Clock_1_SRC_SEL_MSK)) | clkSource;
 777              		.loc 1 431 0
 778 003e 204B     		ldr	r3, .L53
 779 0040 1B78     		ldrb	r3, [r3]
 780 0042 DBB2     		uxtb	r3, r3
 430:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 781              		.loc 1 430 0
 782 0044 5BB2     		sxtb	r3, r3
 783 0046 23F00703 		bic	r3, r3, #7
 784 004a 5AB2     		sxtb	r2, r3
 785 004c 97F90730 		ldrsb	r3, [r7, #7]
 786 0050 1343     		orrs	r3, r3, r2
 787 0052 5BB2     		sxtb	r3, r3
 788 0054 DBB2     		uxtb	r3, r3
 789 0056 0B70     		strb	r3, [r1]
 790 0058 2DE0     		b	.L51
 791              	.L50:
 432:Generated_Source\PSoC5/Clock_1.c ****     }
 433:Generated_Source\PSoC5/Clock_1.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 792              		.loc 1 433 0
 793 005a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 794 005c 002B     		cmp	r3, #0
 795 005e 1CD1     		bne	.L52
 796              		.loc 1 433 0 is_stmt 0 discriminator 1
 797 0060 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 798 0062 002B     		cmp	r3, #0
 799 0064 19D0     		beq	.L52
 434:Generated_Source\PSoC5/Clock_1.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 800              		.loc 1 434 0 is_stmt 1
 801 0066 FB89     		ldrh	r3, [r7, #14]
 802 0068 002B     		cmp	r3, #0
 803 006a 16D1     		bne	.L52
 435:Generated_Source\PSoC5/Clock_1.c ****     {
 436:Generated_Source\PSoC5/Clock_1.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:Generated_Source\PSoC5/Clock_1.c ****         /* lock when we clear SSS.                                                  */
 438:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 804              		.loc 1 438 0
 805 006c 1449     		ldr	r1, .L53
 439:Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & (uint8)(~Clock_1_SRC_SEL_MSK)) | clkSource;
 806              		.loc 1 439 0
 807 006e 144B     		ldr	r3, .L53
 808 0070 1B78     		ldrb	r3, [r3]
 809 0072 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 23


 438:Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & (uint8)(~Clock_1_SRC_SEL_MSK)) | clkSource;
 810              		.loc 1 438 0
 811 0074 5BB2     		sxtb	r3, r3
 812 0076 23F00703 		bic	r3, r3, #7
 813 007a 5AB2     		sxtb	r2, r3
 814 007c 97F90730 		ldrsb	r3, [r7, #7]
 815 0080 1343     		orrs	r3, r3, r2
 816 0082 5BB2     		sxtb	r3, r3
 817 0084 DBB2     		uxtb	r3, r3
 818 0086 0B70     		strb	r3, [r1]
 440:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC &= (uint8)(~CYCLK_SSS);
 819              		.loc 1 440 0
 820 0088 0D4A     		ldr	r2, .L53
 821 008a 0D4B     		ldr	r3, .L53
 822 008c 1B78     		ldrb	r3, [r3]
 823 008e DBB2     		uxtb	r3, r3
 824 0090 23F04003 		bic	r3, r3, #64
 825 0094 DBB2     		uxtb	r3, r3
 826 0096 1370     		strb	r3, [r2]
 827 0098 0DE0     		b	.L51
 828              	.L52:
 441:Generated_Source\PSoC5/Clock_1.c ****     }
 442:Generated_Source\PSoC5/Clock_1.c ****     else
 443:Generated_Source\PSoC5/Clock_1.c ****     {
 444:Generated_Source\PSoC5/Clock_1.c ****         Clock_1_MOD_SRC =
 829              		.loc 1 444 0
 830 009a 0949     		ldr	r1, .L53
 445:Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & (uint8)(~Clock_1_SRC_SEL_MSK)) | clkSource;
 831              		.loc 1 445 0
 832 009c 084B     		ldr	r3, .L53
 833 009e 1B78     		ldrb	r3, [r3]
 834 00a0 DBB2     		uxtb	r3, r3
 444:Generated_Source\PSoC5/Clock_1.c ****             (Clock_1_MOD_SRC & (uint8)(~Clock_1_SRC_SEL_MSK)) | clkSource;
 835              		.loc 1 444 0
 836 00a2 5BB2     		sxtb	r3, r3
 837 00a4 23F00703 		bic	r3, r3, #7
 838 00a8 5AB2     		sxtb	r2, r3
 839 00aa 97F90730 		ldrsb	r3, [r7, #7]
 840 00ae 1343     		orrs	r3, r3, r2
 841 00b0 5BB2     		sxtb	r3, r3
 842 00b2 DBB2     		uxtb	r3, r3
 843 00b4 0B70     		strb	r3, [r1]
 844              	.L51:
 446:Generated_Source\PSoC5/Clock_1.c ****     }
 447:Generated_Source\PSoC5/Clock_1.c **** }
 845              		.loc 1 447 0
 846 00b6 00BF     		nop
 847 00b8 1037     		adds	r7, r7, #16
 848              		.cfi_def_cfa_offset 8
 849 00ba BD46     		mov	sp, r7
 850              		.cfi_def_cfa_register 13
 851              		@ sp needed
 852 00bc 80BD     		pop	{r7, pc}
 853              	.L54:
 854 00be 00BF     		.align	2
 855              	.L53:
 856 00c0 86400040 		.word	1073758342
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 24


 857              		.cfi_endproc
 858              	.LFE9:
 859              		.size	Clock_1_SetSourceRegister, .-Clock_1_SetSourceRegister
 860              		.section	.text.Clock_1_GetSourceRegister,"ax",%progbits
 861              		.align	2
 862              		.global	Clock_1_GetSourceRegister
 863              		.thumb
 864              		.thumb_func
 865              		.type	Clock_1_GetSourceRegister, %function
 866              	Clock_1_GetSourceRegister:
 867              	.LFB10:
 448:Generated_Source\PSoC5/Clock_1.c **** 
 449:Generated_Source\PSoC5/Clock_1.c **** 
 450:Generated_Source\PSoC5/Clock_1.c **** /*******************************************************************************
 451:Generated_Source\PSoC5/Clock_1.c **** * Function Name: Clock_1_GetSourceRegister
 452:Generated_Source\PSoC5/Clock_1.c **** ********************************************************************************
 453:Generated_Source\PSoC5/Clock_1.c **** *
 454:Generated_Source\PSoC5/Clock_1.c **** * Summary:
 455:Generated_Source\PSoC5/Clock_1.c **** *  Gets the input source of the clock.
 456:Generated_Source\PSoC5/Clock_1.c **** *
 457:Generated_Source\PSoC5/Clock_1.c **** * Parameters:
 458:Generated_Source\PSoC5/Clock_1.c **** *  None
 459:Generated_Source\PSoC5/Clock_1.c **** *
 460:Generated_Source\PSoC5/Clock_1.c **** * Returns:
 461:Generated_Source\PSoC5/Clock_1.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:Generated_Source\PSoC5/Clock_1.c **** *
 463:Generated_Source\PSoC5/Clock_1.c **** *******************************************************************************/
 464:Generated_Source\PSoC5/Clock_1.c **** uint8 Clock_1_GetSourceRegister(void) 
 465:Generated_Source\PSoC5/Clock_1.c **** {
 868              		.loc 1 465 0
 869              		.cfi_startproc
 870              		@ args = 0, pretend = 0, frame = 0
 871              		@ frame_needed = 1, uses_anonymous_args = 0
 872              		@ link register save eliminated.
 873 0000 80B4     		push	{r7}
 874              		.cfi_def_cfa_offset 4
 875              		.cfi_offset 7, -4
 876 0002 00AF     		add	r7, sp, #0
 877              		.cfi_def_cfa_register 7
 466:Generated_Source\PSoC5/Clock_1.c ****     return Clock_1_MOD_SRC & Clock_1_SRC_SEL_MSK;
 878              		.loc 1 466 0
 879 0004 044B     		ldr	r3, .L57
 880 0006 1B78     		ldrb	r3, [r3]
 881 0008 DBB2     		uxtb	r3, r3
 882 000a 03F00703 		and	r3, r3, #7
 883 000e DBB2     		uxtb	r3, r3
 467:Generated_Source\PSoC5/Clock_1.c **** }
 884              		.loc 1 467 0
 885 0010 1846     		mov	r0, r3
 886 0012 BD46     		mov	sp, r7
 887              		.cfi_def_cfa_register 13
 888              		@ sp needed
 889 0014 80BC     		pop	{r7}
 890              		.cfi_restore 7
 891              		.cfi_def_cfa_offset 0
 892 0016 7047     		bx	lr
 893              	.L58:
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 25


 894              		.align	2
 895              	.L57:
 896 0018 86400040 		.word	1073758342
 897              		.cfi_endproc
 898              	.LFE10:
 899              		.size	Clock_1_GetSourceRegister, .-Clock_1_GetSourceRegister
 900              		.text
 901              	.Letext0:
 902              		.file 2 "Generated_Source\\PSoC5/cytypes.h"
 903              		.section	.debug_info,"",%progbits
 904              	.Ldebug_info0:
 905 0000 57020000 		.4byte	0x257
 906 0004 0400     		.2byte	0x4
 907 0006 00000000 		.4byte	.Ldebug_abbrev0
 908 000a 04       		.byte	0x4
 909 000b 01       		.uleb128 0x1
 910 000c 26000000 		.4byte	.LASF37
 911 0010 0C       		.byte	0xc
 912 0011 28010000 		.4byte	.LASF38
 913 0015 78010000 		.4byte	.LASF39
 914 0019 00000000 		.4byte	.Ldebug_ranges0+0
 915 001d 00000000 		.4byte	0
 916 0021 00000000 		.4byte	.Ldebug_line0
 917 0025 02       		.uleb128 0x2
 918 0026 01       		.byte	0x1
 919 0027 06       		.byte	0x6
 920 0028 3D020000 		.4byte	.LASF0
 921 002c 02       		.uleb128 0x2
 922 002d 01       		.byte	0x1
 923 002e 08       		.byte	0x8
 924 002f 23020000 		.4byte	.LASF1
 925 0033 02       		.uleb128 0x2
 926 0034 02       		.byte	0x2
 927 0035 05       		.byte	0x5
 928 0036 1C000000 		.4byte	.LASF2
 929 003a 02       		.uleb128 0x2
 930 003b 02       		.byte	0x2
 931 003c 07       		.byte	0x7
 932 003d 88020000 		.4byte	.LASF3
 933 0041 02       		.uleb128 0x2
 934 0042 04       		.byte	0x4
 935 0043 05       		.byte	0x5
 936 0044 6F010000 		.4byte	.LASF4
 937 0048 02       		.uleb128 0x2
 938 0049 04       		.byte	0x4
 939 004a 07       		.byte	0x7
 940 004b C2020000 		.4byte	.LASF5
 941 004f 02       		.uleb128 0x2
 942 0050 08       		.byte	0x8
 943 0051 05       		.byte	0x5
 944 0052 4F010000 		.4byte	.LASF6
 945 0056 02       		.uleb128 0x2
 946 0057 08       		.byte	0x8
 947 0058 07       		.byte	0x7
 948 0059 49020000 		.4byte	.LASF7
 949 005d 03       		.uleb128 0x3
 950 005e 04       		.byte	0x4
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 26


 951 005f 05       		.byte	0x5
 952 0060 696E7400 		.ascii	"int\000"
 953 0064 02       		.uleb128 0x2
 954 0065 04       		.byte	0x4
 955 0066 07       		.byte	0x7
 956 0067 60020000 		.4byte	.LASF8
 957 006b 04       		.uleb128 0x4
 958 006c 17010000 		.4byte	.LASF9
 959 0070 02       		.byte	0x2
 960 0071 A1       		.byte	0xa1
 961 0072 2C000000 		.4byte	0x2c
 962 0076 04       		.uleb128 0x4
 963 0077 01010000 		.4byte	.LASF10
 964 007b 02       		.byte	0x2
 965 007c A2       		.byte	0xa2
 966 007d 3A000000 		.4byte	0x3a
 967 0081 02       		.uleb128 0x2
 968 0082 04       		.byte	0x4
 969 0083 04       		.byte	0x4
 970 0084 49010000 		.4byte	.LASF11
 971 0088 02       		.uleb128 0x2
 972 0089 08       		.byte	0x8
 973 008a 04       		.byte	0x4
 974 008b F9020000 		.4byte	.LASF12
 975 008f 02       		.uleb128 0x2
 976 0090 01       		.byte	0x1
 977 0091 08       		.byte	0x8
 978 0092 9B020000 		.4byte	.LASF13
 979 0096 05       		.uleb128 0x5
 980 0097 BD020000 		.4byte	.LASF14
 981 009b 02       		.byte	0x2
 982 009c 4B01     		.2byte	0x14b
 983 009e A2000000 		.4byte	0xa2
 984 00a2 06       		.uleb128 0x6
 985 00a3 6B000000 		.4byte	0x6b
 986 00a7 05       		.uleb128 0x5
 987 00a8 16000000 		.4byte	.LASF15
 988 00ac 02       		.byte	0x2
 989 00ad 4C01     		.2byte	0x14c
 990 00af B3000000 		.4byte	0xb3
 991 00b3 06       		.uleb128 0x6
 992 00b4 76000000 		.4byte	0x76
 993 00b8 07       		.uleb128 0x7
 994 00b9 00000000 		.4byte	.LASF16
 995 00bd 01       		.byte	0x1
 996 00be 2D       		.byte	0x2d
 997 00bf 00000000 		.4byte	.LFB0
 998 00c3 34000000 		.4byte	.LFE0-.LFB0
 999 00c7 01       		.uleb128 0x1
 1000 00c8 9C       		.byte	0x9c
 1001 00c9 07       		.uleb128 0x7
 1002 00ca D4020000 		.4byte	.LASF17
 1003 00ce 01       		.byte	0x1
 1004 00cf 47       		.byte	0x47
 1005 00d0 00000000 		.4byte	.LFB1
 1006 00d4 34000000 		.4byte	.LFE1-.LFB1
 1007 00d8 01       		.uleb128 0x1
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 27


 1008 00d9 9C       		.byte	0x9c
 1009 00da 08       		.uleb128 0x8
 1010 00db 5D010000 		.4byte	.LASF18
 1011 00df 01       		.byte	0x1
 1012 00e0 64       		.byte	0x64
 1013 00e1 00000000 		.4byte	.LFB2
 1014 00e5 B0000000 		.4byte	.LFE2-.LFB2
 1015 00e9 01       		.uleb128 0x1
 1016 00ea 9C       		.byte	0x9c
 1017 00eb 08010000 		.4byte	0x108
 1018 00ef 09       		.uleb128 0x9
 1019 00f0 14000000 		.4byte	.LBB2
 1020 00f4 70000000 		.4byte	.LBE2-.LBB2
 1021 00f8 0A       		.uleb128 0xa
 1022 00f9 B2020000 		.4byte	.LASF24
 1023 00fd 01       		.byte	0x1
 1024 00fe 69       		.byte	0x69
 1025 00ff 76000000 		.4byte	0x76
 1026 0103 02       		.uleb128 0x2
 1027 0104 91       		.byte	0x91
 1028 0105 76       		.sleb128 -10
 1029 0106 00       		.byte	0
 1030 0107 00       		.byte	0
 1031 0108 08       		.uleb128 0x8
 1032 0109 00030000 		.4byte	.LASF19
 1033 010d 01       		.byte	0x1
 1034 010e 9D       		.byte	0x9d
 1035 010f 00000000 		.4byte	.LFB3
 1036 0113 40000000 		.4byte	.LFE3-.LFB3
 1037 0117 01       		.uleb128 0x1
 1038 0118 9C       		.byte	0x9c
 1039 0119 2C010000 		.4byte	0x12c
 1040 011d 0B       		.uleb128 0xb
 1041 011e 03020000 		.4byte	.LASF21
 1042 0122 01       		.byte	0x1
 1043 0123 9D       		.byte	0x9d
 1044 0124 6B000000 		.4byte	0x6b
 1045 0128 02       		.uleb128 0x2
 1046 0129 91       		.byte	0x91
 1047 012a 77       		.sleb128 -9
 1048 012b 00       		.byte	0
 1049 012c 0C       		.uleb128 0xc
 1050 012d 6D020000 		.4byte	.LASF20
 1051 0131 01       		.byte	0x1
 1052 0132 C1       		.byte	0xc1
 1053 0133 00000000 		.4byte	.LFB4
 1054 0137 64010000 		.4byte	.LFE4-.LFB4
 1055 013b 01       		.uleb128 0x1
 1056 013c 9C       		.byte	0x9c
 1057 013d 88010000 		.4byte	0x188
 1058 0141 0B       		.uleb128 0xb
 1059 0142 1D010000 		.4byte	.LASF22
 1060 0146 01       		.byte	0x1
 1061 0147 C1       		.byte	0xc1
 1062 0148 76000000 		.4byte	0x76
 1063 014c 02       		.uleb128 0x2
 1064 014d 91       		.byte	0x91
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 28


 1065 014e 6E       		.sleb128 -18
 1066 014f 0B       		.uleb128 0xb
 1067 0150 08010000 		.4byte	.LASF23
 1068 0154 01       		.byte	0x1
 1069 0155 C1       		.byte	0xc1
 1070 0156 6B000000 		.4byte	0x6b
 1071 015a 02       		.uleb128 0x2
 1072 015b 91       		.byte	0x91
 1073 015c 6D       		.sleb128 -19
 1074 015d 0A       		.uleb128 0xa
 1075 015e 15030000 		.4byte	.LASF25
 1076 0162 01       		.byte	0x1
 1077 0163 C4       		.byte	0xc4
 1078 0164 6B000000 		.4byte	0x6b
 1079 0168 02       		.uleb128 0x2
 1080 0169 91       		.byte	0x91
 1081 016a 73       		.sleb128 -13
 1082 016b 0A       		.uleb128 0xa
 1083 016c AA020000 		.4byte	.LASF26
 1084 0170 01       		.byte	0x1
 1085 0171 C6       		.byte	0xc6
 1086 0172 6B000000 		.4byte	0x6b
 1087 0176 02       		.uleb128 0x2
 1088 0177 91       		.byte	0x91
 1089 0178 77       		.sleb128 -9
 1090 0179 0A       		.uleb128 0xa
 1091 017a B2020000 		.4byte	.LASF24
 1092 017e 01       		.byte	0x1
 1093 017f C7       		.byte	0xc7
 1094 0180 76000000 		.4byte	0x76
 1095 0184 02       		.uleb128 0x2
 1096 0185 91       		.byte	0x91
 1097 0186 74       		.sleb128 -12
 1098 0187 00       		.byte	0
 1099 0188 0D       		.uleb128 0xd
 1100 0189 CE000000 		.4byte	.LASF30
 1101 018d 01       		.byte	0x1
 1102 018e 2901     		.2byte	0x129
 1103 0190 76000000 		.4byte	0x76
 1104 0194 00000000 		.4byte	.LFB5
 1105 0198 18000000 		.4byte	.LFE5-.LFB5
 1106 019c 01       		.uleb128 0x1
 1107 019d 9C       		.byte	0x9c
 1108 019e 0E       		.uleb128 0xe
 1109 019f E1020000 		.4byte	.LASF27
 1110 01a3 01       		.byte	0x1
 1111 01a4 4C01     		.2byte	0x14c
 1112 01a6 00000000 		.4byte	.LFB6
 1113 01aa 34000000 		.4byte	.LFE6-.LFB6
 1114 01ae 01       		.uleb128 0x1
 1115 01af 9C       		.byte	0x9c
 1116 01b0 C4010000 		.4byte	0x1c4
 1117 01b4 0F       		.uleb128 0xf
 1118 01b5 31020000 		.4byte	.LASF28
 1119 01b9 01       		.byte	0x1
 1120 01ba 4C01     		.2byte	0x14c
 1121 01bc 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 29


 1122 01c0 02       		.uleb128 0x2
 1123 01c1 91       		.byte	0x91
 1124 01c2 77       		.sleb128 -9
 1125 01c3 00       		.byte	0
 1126 01c4 0E       		.uleb128 0xe
 1127 01c5 B4000000 		.4byte	.LASF29
 1128 01c9 01       		.byte	0x1
 1129 01ca 6F01     		.2byte	0x16f
 1130 01cc 00000000 		.4byte	.LFB7
 1131 01d0 34000000 		.4byte	.LFE7-.LFB7
 1132 01d4 01       		.uleb128 0x1
 1133 01d5 9C       		.byte	0x9c
 1134 01d6 EA010000 		.4byte	0x1ea
 1135 01da 0F       		.uleb128 0xf
 1136 01db 31020000 		.4byte	.LASF28
 1137 01df 01       		.byte	0x1
 1138 01e0 6F01     		.2byte	0x16f
 1139 01e2 6B000000 		.4byte	0x6b
 1140 01e6 02       		.uleb128 0x2
 1141 01e7 91       		.byte	0x91
 1142 01e8 77       		.sleb128 -9
 1143 01e9 00       		.byte	0
 1144 01ea 0D       		.uleb128 0xd
 1145 01eb E9000000 		.4byte	.LASF31
 1146 01ef 01       		.byte	0x1
 1147 01f0 8401     		.2byte	0x184
 1148 01f2 6B000000 		.4byte	0x6b
 1149 01f6 00000000 		.4byte	.LFB8
 1150 01fa 1C000000 		.4byte	.LFE8-.LFB8
 1151 01fe 01       		.uleb128 0x1
 1152 01ff 9C       		.byte	0x9c
 1153 0200 10       		.uleb128 0x10
 1154 0201 09020000 		.4byte	.LASF32
 1155 0205 01       		.byte	0x1
 1156 0206 A301     		.2byte	0x1a3
 1157 0208 00000000 		.4byte	.LFB9
 1158 020c C4000000 		.4byte	.LFE9-.LFB9
 1159 0210 01       		.uleb128 0x1
 1160 0211 9C       		.byte	0x9c
 1161 0212 44020000 		.4byte	0x244
 1162 0216 0F       		.uleb128 0xf
 1163 0217 A0020000 		.4byte	.LASF33
 1164 021b 01       		.byte	0x1
 1165 021c A301     		.2byte	0x1a3
 1166 021e 6B000000 		.4byte	0x6b
 1167 0222 02       		.uleb128 0x2
 1168 0223 91       		.byte	0x91
 1169 0224 6F       		.sleb128 -17
 1170 0225 11       		.uleb128 0x11
 1171 0226 0E000000 		.4byte	.LASF34
 1172 022a 01       		.byte	0x1
 1173 022b A501     		.2byte	0x1a5
 1174 022d 76000000 		.4byte	0x76
 1175 0231 02       		.uleb128 0x2
 1176 0232 91       		.byte	0x91
 1177 0233 76       		.sleb128 -10
 1178 0234 11       		.uleb128 0x11
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 30


 1179 0235 10010000 		.4byte	.LASF35
 1180 0239 01       		.byte	0x1
 1181 023a A601     		.2byte	0x1a6
 1182 023c 6B000000 		.4byte	0x6b
 1183 0240 02       		.uleb128 0x2
 1184 0241 91       		.byte	0x91
 1185 0242 75       		.sleb128 -11
 1186 0243 00       		.byte	0
 1187 0244 0D       		.uleb128 0xd
 1188 0245 1D030000 		.4byte	.LASF36
 1189 0249 01       		.byte	0x1
 1190 024a D001     		.2byte	0x1d0
 1191 024c 6B000000 		.4byte	0x6b
 1192 0250 00000000 		.4byte	.LFB10
 1193 0254 1C000000 		.4byte	.LFE10-.LFB10
 1194 0258 01       		.uleb128 0x1
 1195 0259 9C       		.byte	0x9c
 1196 025a 00       		.byte	0
 1197              		.section	.debug_abbrev,"",%progbits
 1198              	.Ldebug_abbrev0:
 1199 0000 01       		.uleb128 0x1
 1200 0001 11       		.uleb128 0x11
 1201 0002 01       		.byte	0x1
 1202 0003 25       		.uleb128 0x25
 1203 0004 0E       		.uleb128 0xe
 1204 0005 13       		.uleb128 0x13
 1205 0006 0B       		.uleb128 0xb
 1206 0007 03       		.uleb128 0x3
 1207 0008 0E       		.uleb128 0xe
 1208 0009 1B       		.uleb128 0x1b
 1209 000a 0E       		.uleb128 0xe
 1210 000b 55       		.uleb128 0x55
 1211 000c 17       		.uleb128 0x17
 1212 000d 11       		.uleb128 0x11
 1213 000e 01       		.uleb128 0x1
 1214 000f 10       		.uleb128 0x10
 1215 0010 17       		.uleb128 0x17
 1216 0011 00       		.byte	0
 1217 0012 00       		.byte	0
 1218 0013 02       		.uleb128 0x2
 1219 0014 24       		.uleb128 0x24
 1220 0015 00       		.byte	0
 1221 0016 0B       		.uleb128 0xb
 1222 0017 0B       		.uleb128 0xb
 1223 0018 3E       		.uleb128 0x3e
 1224 0019 0B       		.uleb128 0xb
 1225 001a 03       		.uleb128 0x3
 1226 001b 0E       		.uleb128 0xe
 1227 001c 00       		.byte	0
 1228 001d 00       		.byte	0
 1229 001e 03       		.uleb128 0x3
 1230 001f 24       		.uleb128 0x24
 1231 0020 00       		.byte	0
 1232 0021 0B       		.uleb128 0xb
 1233 0022 0B       		.uleb128 0xb
 1234 0023 3E       		.uleb128 0x3e
 1235 0024 0B       		.uleb128 0xb
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 31


 1236 0025 03       		.uleb128 0x3
 1237 0026 08       		.uleb128 0x8
 1238 0027 00       		.byte	0
 1239 0028 00       		.byte	0
 1240 0029 04       		.uleb128 0x4
 1241 002a 16       		.uleb128 0x16
 1242 002b 00       		.byte	0
 1243 002c 03       		.uleb128 0x3
 1244 002d 0E       		.uleb128 0xe
 1245 002e 3A       		.uleb128 0x3a
 1246 002f 0B       		.uleb128 0xb
 1247 0030 3B       		.uleb128 0x3b
 1248 0031 0B       		.uleb128 0xb
 1249 0032 49       		.uleb128 0x49
 1250 0033 13       		.uleb128 0x13
 1251 0034 00       		.byte	0
 1252 0035 00       		.byte	0
 1253 0036 05       		.uleb128 0x5
 1254 0037 16       		.uleb128 0x16
 1255 0038 00       		.byte	0
 1256 0039 03       		.uleb128 0x3
 1257 003a 0E       		.uleb128 0xe
 1258 003b 3A       		.uleb128 0x3a
 1259 003c 0B       		.uleb128 0xb
 1260 003d 3B       		.uleb128 0x3b
 1261 003e 05       		.uleb128 0x5
 1262 003f 49       		.uleb128 0x49
 1263 0040 13       		.uleb128 0x13
 1264 0041 00       		.byte	0
 1265 0042 00       		.byte	0
 1266 0043 06       		.uleb128 0x6
 1267 0044 35       		.uleb128 0x35
 1268 0045 00       		.byte	0
 1269 0046 49       		.uleb128 0x49
 1270 0047 13       		.uleb128 0x13
 1271 0048 00       		.byte	0
 1272 0049 00       		.byte	0
 1273 004a 07       		.uleb128 0x7
 1274 004b 2E       		.uleb128 0x2e
 1275 004c 00       		.byte	0
 1276 004d 3F       		.uleb128 0x3f
 1277 004e 19       		.uleb128 0x19
 1278 004f 03       		.uleb128 0x3
 1279 0050 0E       		.uleb128 0xe
 1280 0051 3A       		.uleb128 0x3a
 1281 0052 0B       		.uleb128 0xb
 1282 0053 3B       		.uleb128 0x3b
 1283 0054 0B       		.uleb128 0xb
 1284 0055 27       		.uleb128 0x27
 1285 0056 19       		.uleb128 0x19
 1286 0057 11       		.uleb128 0x11
 1287 0058 01       		.uleb128 0x1
 1288 0059 12       		.uleb128 0x12
 1289 005a 06       		.uleb128 0x6
 1290 005b 40       		.uleb128 0x40
 1291 005c 18       		.uleb128 0x18
 1292 005d 9742     		.uleb128 0x2117
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 32


 1293 005f 19       		.uleb128 0x19
 1294 0060 00       		.byte	0
 1295 0061 00       		.byte	0
 1296 0062 08       		.uleb128 0x8
 1297 0063 2E       		.uleb128 0x2e
 1298 0064 01       		.byte	0x1
 1299 0065 3F       		.uleb128 0x3f
 1300 0066 19       		.uleb128 0x19
 1301 0067 03       		.uleb128 0x3
 1302 0068 0E       		.uleb128 0xe
 1303 0069 3A       		.uleb128 0x3a
 1304 006a 0B       		.uleb128 0xb
 1305 006b 3B       		.uleb128 0x3b
 1306 006c 0B       		.uleb128 0xb
 1307 006d 27       		.uleb128 0x27
 1308 006e 19       		.uleb128 0x19
 1309 006f 11       		.uleb128 0x11
 1310 0070 01       		.uleb128 0x1
 1311 0071 12       		.uleb128 0x12
 1312 0072 06       		.uleb128 0x6
 1313 0073 40       		.uleb128 0x40
 1314 0074 18       		.uleb128 0x18
 1315 0075 9742     		.uleb128 0x2117
 1316 0077 19       		.uleb128 0x19
 1317 0078 01       		.uleb128 0x1
 1318 0079 13       		.uleb128 0x13
 1319 007a 00       		.byte	0
 1320 007b 00       		.byte	0
 1321 007c 09       		.uleb128 0x9
 1322 007d 0B       		.uleb128 0xb
 1323 007e 01       		.byte	0x1
 1324 007f 11       		.uleb128 0x11
 1325 0080 01       		.uleb128 0x1
 1326 0081 12       		.uleb128 0x12
 1327 0082 06       		.uleb128 0x6
 1328 0083 00       		.byte	0
 1329 0084 00       		.byte	0
 1330 0085 0A       		.uleb128 0xa
 1331 0086 34       		.uleb128 0x34
 1332 0087 00       		.byte	0
 1333 0088 03       		.uleb128 0x3
 1334 0089 0E       		.uleb128 0xe
 1335 008a 3A       		.uleb128 0x3a
 1336 008b 0B       		.uleb128 0xb
 1337 008c 3B       		.uleb128 0x3b
 1338 008d 0B       		.uleb128 0xb
 1339 008e 49       		.uleb128 0x49
 1340 008f 13       		.uleb128 0x13
 1341 0090 02       		.uleb128 0x2
 1342 0091 18       		.uleb128 0x18
 1343 0092 00       		.byte	0
 1344 0093 00       		.byte	0
 1345 0094 0B       		.uleb128 0xb
 1346 0095 05       		.uleb128 0x5
 1347 0096 00       		.byte	0
 1348 0097 03       		.uleb128 0x3
 1349 0098 0E       		.uleb128 0xe
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 33


 1350 0099 3A       		.uleb128 0x3a
 1351 009a 0B       		.uleb128 0xb
 1352 009b 3B       		.uleb128 0x3b
 1353 009c 0B       		.uleb128 0xb
 1354 009d 49       		.uleb128 0x49
 1355 009e 13       		.uleb128 0x13
 1356 009f 02       		.uleb128 0x2
 1357 00a0 18       		.uleb128 0x18
 1358 00a1 00       		.byte	0
 1359 00a2 00       		.byte	0
 1360 00a3 0C       		.uleb128 0xc
 1361 00a4 2E       		.uleb128 0x2e
 1362 00a5 01       		.byte	0x1
 1363 00a6 3F       		.uleb128 0x3f
 1364 00a7 19       		.uleb128 0x19
 1365 00a8 03       		.uleb128 0x3
 1366 00a9 0E       		.uleb128 0xe
 1367 00aa 3A       		.uleb128 0x3a
 1368 00ab 0B       		.uleb128 0xb
 1369 00ac 3B       		.uleb128 0x3b
 1370 00ad 0B       		.uleb128 0xb
 1371 00ae 27       		.uleb128 0x27
 1372 00af 19       		.uleb128 0x19
 1373 00b0 11       		.uleb128 0x11
 1374 00b1 01       		.uleb128 0x1
 1375 00b2 12       		.uleb128 0x12
 1376 00b3 06       		.uleb128 0x6
 1377 00b4 40       		.uleb128 0x40
 1378 00b5 18       		.uleb128 0x18
 1379 00b6 9642     		.uleb128 0x2116
 1380 00b8 19       		.uleb128 0x19
 1381 00b9 01       		.uleb128 0x1
 1382 00ba 13       		.uleb128 0x13
 1383 00bb 00       		.byte	0
 1384 00bc 00       		.byte	0
 1385 00bd 0D       		.uleb128 0xd
 1386 00be 2E       		.uleb128 0x2e
 1387 00bf 00       		.byte	0
 1388 00c0 3F       		.uleb128 0x3f
 1389 00c1 19       		.uleb128 0x19
 1390 00c2 03       		.uleb128 0x3
 1391 00c3 0E       		.uleb128 0xe
 1392 00c4 3A       		.uleb128 0x3a
 1393 00c5 0B       		.uleb128 0xb
 1394 00c6 3B       		.uleb128 0x3b
 1395 00c7 05       		.uleb128 0x5
 1396 00c8 27       		.uleb128 0x27
 1397 00c9 19       		.uleb128 0x19
 1398 00ca 49       		.uleb128 0x49
 1399 00cb 13       		.uleb128 0x13
 1400 00cc 11       		.uleb128 0x11
 1401 00cd 01       		.uleb128 0x1
 1402 00ce 12       		.uleb128 0x12
 1403 00cf 06       		.uleb128 0x6
 1404 00d0 40       		.uleb128 0x40
 1405 00d1 18       		.uleb128 0x18
 1406 00d2 9742     		.uleb128 0x2117
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 34


 1407 00d4 19       		.uleb128 0x19
 1408 00d5 00       		.byte	0
 1409 00d6 00       		.byte	0
 1410 00d7 0E       		.uleb128 0xe
 1411 00d8 2E       		.uleb128 0x2e
 1412 00d9 01       		.byte	0x1
 1413 00da 3F       		.uleb128 0x3f
 1414 00db 19       		.uleb128 0x19
 1415 00dc 03       		.uleb128 0x3
 1416 00dd 0E       		.uleb128 0xe
 1417 00de 3A       		.uleb128 0x3a
 1418 00df 0B       		.uleb128 0xb
 1419 00e0 3B       		.uleb128 0x3b
 1420 00e1 05       		.uleb128 0x5
 1421 00e2 27       		.uleb128 0x27
 1422 00e3 19       		.uleb128 0x19
 1423 00e4 11       		.uleb128 0x11
 1424 00e5 01       		.uleb128 0x1
 1425 00e6 12       		.uleb128 0x12
 1426 00e7 06       		.uleb128 0x6
 1427 00e8 40       		.uleb128 0x40
 1428 00e9 18       		.uleb128 0x18
 1429 00ea 9742     		.uleb128 0x2117
 1430 00ec 19       		.uleb128 0x19
 1431 00ed 01       		.uleb128 0x1
 1432 00ee 13       		.uleb128 0x13
 1433 00ef 00       		.byte	0
 1434 00f0 00       		.byte	0
 1435 00f1 0F       		.uleb128 0xf
 1436 00f2 05       		.uleb128 0x5
 1437 00f3 00       		.byte	0
 1438 00f4 03       		.uleb128 0x3
 1439 00f5 0E       		.uleb128 0xe
 1440 00f6 3A       		.uleb128 0x3a
 1441 00f7 0B       		.uleb128 0xb
 1442 00f8 3B       		.uleb128 0x3b
 1443 00f9 05       		.uleb128 0x5
 1444 00fa 49       		.uleb128 0x49
 1445 00fb 13       		.uleb128 0x13
 1446 00fc 02       		.uleb128 0x2
 1447 00fd 18       		.uleb128 0x18
 1448 00fe 00       		.byte	0
 1449 00ff 00       		.byte	0
 1450 0100 10       		.uleb128 0x10
 1451 0101 2E       		.uleb128 0x2e
 1452 0102 01       		.byte	0x1
 1453 0103 3F       		.uleb128 0x3f
 1454 0104 19       		.uleb128 0x19
 1455 0105 03       		.uleb128 0x3
 1456 0106 0E       		.uleb128 0xe
 1457 0107 3A       		.uleb128 0x3a
 1458 0108 0B       		.uleb128 0xb
 1459 0109 3B       		.uleb128 0x3b
 1460 010a 05       		.uleb128 0x5
 1461 010b 27       		.uleb128 0x27
 1462 010c 19       		.uleb128 0x19
 1463 010d 11       		.uleb128 0x11
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 35


 1464 010e 01       		.uleb128 0x1
 1465 010f 12       		.uleb128 0x12
 1466 0110 06       		.uleb128 0x6
 1467 0111 40       		.uleb128 0x40
 1468 0112 18       		.uleb128 0x18
 1469 0113 9642     		.uleb128 0x2116
 1470 0115 19       		.uleb128 0x19
 1471 0116 01       		.uleb128 0x1
 1472 0117 13       		.uleb128 0x13
 1473 0118 00       		.byte	0
 1474 0119 00       		.byte	0
 1475 011a 11       		.uleb128 0x11
 1476 011b 34       		.uleb128 0x34
 1477 011c 00       		.byte	0
 1478 011d 03       		.uleb128 0x3
 1479 011e 0E       		.uleb128 0xe
 1480 011f 3A       		.uleb128 0x3a
 1481 0120 0B       		.uleb128 0xb
 1482 0121 3B       		.uleb128 0x3b
 1483 0122 05       		.uleb128 0x5
 1484 0123 49       		.uleb128 0x49
 1485 0124 13       		.uleb128 0x13
 1486 0125 02       		.uleb128 0x2
 1487 0126 18       		.uleb128 0x18
 1488 0127 00       		.byte	0
 1489 0128 00       		.byte	0
 1490 0129 00       		.byte	0
 1491              		.section	.debug_aranges,"",%progbits
 1492 0000 6C000000 		.4byte	0x6c
 1493 0004 0200     		.2byte	0x2
 1494 0006 00000000 		.4byte	.Ldebug_info0
 1495 000a 04       		.byte	0x4
 1496 000b 00       		.byte	0
 1497 000c 0000     		.2byte	0
 1498 000e 0000     		.2byte	0
 1499 0010 00000000 		.4byte	.LFB0
 1500 0014 34000000 		.4byte	.LFE0-.LFB0
 1501 0018 00000000 		.4byte	.LFB1
 1502 001c 34000000 		.4byte	.LFE1-.LFB1
 1503 0020 00000000 		.4byte	.LFB2
 1504 0024 B0000000 		.4byte	.LFE2-.LFB2
 1505 0028 00000000 		.4byte	.LFB3
 1506 002c 40000000 		.4byte	.LFE3-.LFB3
 1507 0030 00000000 		.4byte	.LFB4
 1508 0034 64010000 		.4byte	.LFE4-.LFB4
 1509 0038 00000000 		.4byte	.LFB5
 1510 003c 18000000 		.4byte	.LFE5-.LFB5
 1511 0040 00000000 		.4byte	.LFB6
 1512 0044 34000000 		.4byte	.LFE6-.LFB6
 1513 0048 00000000 		.4byte	.LFB7
 1514 004c 34000000 		.4byte	.LFE7-.LFB7
 1515 0050 00000000 		.4byte	.LFB8
 1516 0054 1C000000 		.4byte	.LFE8-.LFB8
 1517 0058 00000000 		.4byte	.LFB9
 1518 005c C4000000 		.4byte	.LFE9-.LFB9
 1519 0060 00000000 		.4byte	.LFB10
 1520 0064 1C000000 		.4byte	.LFE10-.LFB10
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 36


 1521 0068 00000000 		.4byte	0
 1522 006c 00000000 		.4byte	0
 1523              		.section	.debug_ranges,"",%progbits
 1524              	.Ldebug_ranges0:
 1525 0000 00000000 		.4byte	.LFB0
 1526 0004 34000000 		.4byte	.LFE0
 1527 0008 00000000 		.4byte	.LFB1
 1528 000c 34000000 		.4byte	.LFE1
 1529 0010 00000000 		.4byte	.LFB2
 1530 0014 B0000000 		.4byte	.LFE2
 1531 0018 00000000 		.4byte	.LFB3
 1532 001c 40000000 		.4byte	.LFE3
 1533 0020 00000000 		.4byte	.LFB4
 1534 0024 64010000 		.4byte	.LFE4
 1535 0028 00000000 		.4byte	.LFB5
 1536 002c 18000000 		.4byte	.LFE5
 1537 0030 00000000 		.4byte	.LFB6
 1538 0034 34000000 		.4byte	.LFE6
 1539 0038 00000000 		.4byte	.LFB7
 1540 003c 34000000 		.4byte	.LFE7
 1541 0040 00000000 		.4byte	.LFB8
 1542 0044 1C000000 		.4byte	.LFE8
 1543 0048 00000000 		.4byte	.LFB9
 1544 004c C4000000 		.4byte	.LFE9
 1545 0050 00000000 		.4byte	.LFB10
 1546 0054 1C000000 		.4byte	.LFE10
 1547 0058 00000000 		.4byte	0
 1548 005c 00000000 		.4byte	0
 1549              		.section	.debug_line,"",%progbits
 1550              	.Ldebug_line0:
 1551 0000 A2010000 		.section	.debug_str,"MS",%progbits,1
 1551      02004400 
 1551      00000201 
 1551      FB0E0D00 
 1551      01010101 
 1552              	.LASF16:
 1553 0000 436C6F63 		.ascii	"Clock_1_Start\000"
 1553      6B5F315F 
 1553      53746172 
 1553      7400
 1554              	.LASF34:
 1555 000e 63757272 		.ascii	"currDiv\000"
 1555      44697600 
 1556              	.LASF15:
 1557 0016 72656731 		.ascii	"reg16\000"
 1557      3600
 1558              	.LASF2:
 1559 001c 73686F72 		.ascii	"short int\000"
 1559      7420696E 
 1559      7400
 1560              	.LASF37:
 1561 0026 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1561      43313120 
 1561      352E342E 
 1561      31203230 
 1561      31363036 
 1562 0059 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 37


 1562      20726576 
 1562      6973696F 
 1562      6E203233 
 1562      37373135 
 1563 008c 30202D66 		.ascii	"0 -ffunction-sections -ffat-lto-objects\000"
 1563      66756E63 
 1563      74696F6E 
 1563      2D736563 
 1563      74696F6E 
 1564              	.LASF29:
 1565 00b4 436C6F63 		.ascii	"Clock_1_ClearModeRegister\000"
 1565      6B5F315F 
 1565      436C6561 
 1565      724D6F64 
 1565      65526567 
 1566              	.LASF30:
 1567 00ce 436C6F63 		.ascii	"Clock_1_GetDividerRegister\000"
 1567      6B5F315F 
 1567      47657444 
 1567      69766964 
 1567      65725265 
 1568              	.LASF31:
 1569 00e9 436C6F63 		.ascii	"Clock_1_GetModeRegister\000"
 1569      6B5F315F 
 1569      4765744D 
 1569      6F646552 
 1569      65676973 
 1570              	.LASF10:
 1571 0101 75696E74 		.ascii	"uint16\000"
 1571      313600
 1572              	.LASF23:
 1573 0108 72657374 		.ascii	"restart\000"
 1573      61727400 
 1574              	.LASF35:
 1575 0110 6F6C6453 		.ascii	"oldSrc\000"
 1575      726300
 1576              	.LASF9:
 1577 0117 75696E74 		.ascii	"uint8\000"
 1577      3800
 1578              	.LASF22:
 1579 011d 636C6B44 		.ascii	"clkDivider\000"
 1579      69766964 
 1579      657200
 1580              	.LASF38:
 1581 0128 47656E65 		.ascii	"Generated_Source\\PSoC5\\Clock_1.c\000"
 1581      72617465 
 1581      645F536F 
 1581      75726365 
 1581      5C50536F 
 1582              	.LASF11:
 1583 0149 666C6F61 		.ascii	"float\000"
 1583      7400
 1584              	.LASF6:
 1585 014f 6C6F6E67 		.ascii	"long long int\000"
 1585      206C6F6E 
 1585      6720696E 
 1585      7400
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 38


 1586              	.LASF18:
 1587 015d 436C6F63 		.ascii	"Clock_1_StopBlock\000"
 1587      6B5F315F 
 1587      53746F70 
 1587      426C6F63 
 1587      6B00
 1588              	.LASF4:
 1589 016f 6C6F6E67 		.ascii	"long int\000"
 1589      20696E74 
 1589      00
 1590              	.LASF39:
 1591 0178 433A5C55 		.ascii	"C:\\Users\\HPz420\\Documents\\GitHub\\Doug Gillilan"
 1591      73657273 
 1591      5C48507A 
 1591      3432305C 
 1591      446F6375 
 1592 01a6 645C5265 		.ascii	"d\\Retro-Computers\\Z80\\PSOC\\PSOC_Design_Files\\N"
 1592      74726F2D 
 1592      436F6D70 
 1592      75746572 
 1592      735C5A38 
 1593 01d4 53445350 		.ascii	"SDSPI-master\\ComponentTest\\ComponentTest.cydsn\000"
 1593      492D6D61 
 1593      73746572 
 1593      5C436F6D 
 1593      706F6E65 
 1594              	.LASF21:
 1595 0203 73746174 		.ascii	"state\000"
 1595      6500
 1596              	.LASF32:
 1597 0209 436C6F63 		.ascii	"Clock_1_SetSourceRegister\000"
 1597      6B5F315F 
 1597      53657453 
 1597      6F757263 
 1597      65526567 
 1598              	.LASF1:
 1599 0223 756E7369 		.ascii	"unsigned char\000"
 1599      676E6564 
 1599      20636861 
 1599      7200
 1600              	.LASF28:
 1601 0231 6D6F6465 		.ascii	"modeBitMask\000"
 1601      4269744D 
 1601      61736B00 
 1602              	.LASF0:
 1603 023d 7369676E 		.ascii	"signed char\000"
 1603      65642063 
 1603      68617200 
 1604              	.LASF7:
 1605 0249 6C6F6E67 		.ascii	"long long unsigned int\000"
 1605      206C6F6E 
 1605      6720756E 
 1605      7369676E 
 1605      65642069 
 1606              	.LASF8:
 1607 0260 756E7369 		.ascii	"unsigned int\000"
 1607      676E6564 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 39


 1607      20696E74 
 1607      00
 1608              	.LASF20:
 1609 026d 436C6F63 		.ascii	"Clock_1_SetDividerRegister\000"
 1609      6B5F315F 
 1609      53657444 
 1609      69766964 
 1609      65725265 
 1610              	.LASF3:
 1611 0288 73686F72 		.ascii	"short unsigned int\000"
 1611      7420756E 
 1611      7369676E 
 1611      65642069 
 1611      6E7400
 1612              	.LASF13:
 1613 029b 63686172 		.ascii	"char\000"
 1613      00
 1614              	.LASF33:
 1615 02a0 636C6B53 		.ascii	"clkSource\000"
 1615      6F757263 
 1615      6500
 1616              	.LASF26:
 1617 02aa 63757272 		.ascii	"currSrc\000"
 1617      53726300 
 1618              	.LASF24:
 1619 02b2 6F6C6444 		.ascii	"oldDivider\000"
 1619      69766964 
 1619      657200
 1620              	.LASF14:
 1621 02bd 72656738 		.ascii	"reg8\000"
 1621      00
 1622              	.LASF5:
 1623 02c2 6C6F6E67 		.ascii	"long unsigned int\000"
 1623      20756E73 
 1623      69676E65 
 1623      6420696E 
 1623      7400
 1624              	.LASF17:
 1625 02d4 436C6F63 		.ascii	"Clock_1_Stop\000"
 1625      6B5F315F 
 1625      53746F70 
 1625      00
 1626              	.LASF27:
 1627 02e1 436C6F63 		.ascii	"Clock_1_SetModeRegister\000"
 1627      6B5F315F 
 1627      5365744D 
 1627      6F646552 
 1627      65676973 
 1628              	.LASF12:
 1629 02f9 646F7562 		.ascii	"double\000"
 1629      6C6500
 1630              	.LASF19:
 1631 0300 436C6F63 		.ascii	"Clock_1_StandbyPower\000"
 1631      6B5F315F 
 1631      5374616E 
 1631      64627950 
 1631      6F776572 
ARM GAS  C:\Users\HPz420\AppData\Local\Temp\cchCdHFa.s 			page 40


 1632              	.LASF25:
 1633 0315 656E6162 		.ascii	"enabled\000"
 1633      6C656400 
 1634              	.LASF36:
 1635 031d 436C6F63 		.ascii	"Clock_1_GetSourceRegister\000"
 1635      6B5F315F 
 1635      47657453 
 1635      6F757263 
 1635      65526567 
 1636              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
