"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/sim_rst_gen_v1_0_2
"C:\Program Files\ModelSim\win64/vmap" sim_rst_gen_v1_0_2 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/sim_rst_gen_v1_0_2
"C:\Program Files\ModelSim\win64/vlog"  -64 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work sim_rst_gen_v1_0_2 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/sim_rst_gen_v1_0_2/.cxl.verilog.sim_rst_gen_v1_0_2.sim_rst_gen_v1_0_2.nt64.cmf
