verilog work "fulladder1bit.v"
verilog work "ripple4bit.v"
