#-----------------------------------------------------------
# Vivado v2013.3
# SW Build 329390 on Wed Oct 16 18:28:36 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Wed Jul 23 21:46:28 2014
# Process ID: 8038
# Log file: /home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.runs/impl_1/MainDesign_wrapper.rdi
# Journal file: /home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.runs/impl_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source MainDesign_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/MainDesign_processing_system7_0_0.xdc] for cell 'MainDesign_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_processing_system7_0_0/MainDesign_processing_system7_0_0.xdc] for cell 'MainDesign_i/processing_system7_0/inst'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/MainDesign_axi_iic_0_0_board.xdc] for cell 'MainDesign_i/zed_hdmi_iic_0/U0'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_iic_0_0/MainDesign_axi_iic_0_0_board.xdc] for cell 'MainDesign_i/zed_hdmi_iic_0/U0'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0_board.xdc] for cell 'MainDesign_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0_board.xdc] for cell 'MainDesign_i/proc_sys_reset/U0'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc] for cell 'MainDesign_i/proc_sys_reset/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/proc_sys_reset/U0', returning the pins matched for query '[get_ports ext_reset_in]' of cell 'MainDesign_i/proc_sys_reset/U0'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_0/MainDesign_proc_sys_reset_0.xdc] for cell 'MainDesign_i/proc_sys_reset/U0'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_board.xdc] for cell 'MainDesign_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0_board.xdc] for cell 'MainDesign_i/clk_wiz_0/inst'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc] for cell 'MainDesign_i/clk_wiz_0/inst'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/clk_wiz_0/inst', returning the pins matched for query '[get_ports clk_in1]' of cell 'MainDesign_i/clk_wiz_0/inst'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/clk_wiz_0/inst', returning the pins matched for query '[get_ports clk_in1]' of cell 'MainDesign_i/clk_wiz_0/inst'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc:56]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc] for cell 'MainDesign_i/clk_wiz_0/inst'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0.xdc] for cell 'MainDesign_i/zed_hdmi_display/axi_vdma_0/U0'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0.xdc] for cell 'MainDesign_i/zed_hdmi_display/axi_vdma_0/U0'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1_board.xdc] for cell 'MainDesign_i/zed_hdmi_display/proc_sys_reset/U0'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1_board.xdc] for cell 'MainDesign_i/zed_hdmi_display/proc_sys_reset/U0'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc] for cell 'MainDesign_i/zed_hdmi_display/proc_sys_reset/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/zed_hdmi_display/proc_sys_reset/U0', returning the pins matched for query '[get_ports ext_reset_in]' of cell 'MainDesign_i/zed_hdmi_display/proc_sys_reset/U0'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc:55]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_proc_sys_reset_1/MainDesign_proc_sys_reset_1.xdc] for cell 'MainDesign_i/zed_hdmi_display/proc_sys_reset/U0'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_clk'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_clk'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_vsync'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_vsync'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_hsync'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_hsync'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_de'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_de'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[0]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[0]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[1]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[1]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[2]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[2]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[3]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[3]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[4]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[4]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[5]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[5]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[6]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[6]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[7]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[7]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[8]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[8]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[9]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[9]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[10]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[10]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[11]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[11]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[12]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[12]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[13]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[13]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[14]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[14]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[15]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[15]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_spdif'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_spdif'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:84]
WARNING: [Vivado 12-508] No pins matched 'tutorial_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:101]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_generated_clock constraint with option 'objects'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:101]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-627] No clocks matched 'hdmio_clk'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:107]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:107]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_clock_groups constraint with option 'group'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:107]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc]
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/axi_vdma_0/U0'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_axi_vdma_0_0/MainDesign_axi_vdma_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/axi_vdma_0/U0'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst', returning the pins matched for query '[get_ports vid_io_out_clk]' of cell 'MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc:2]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst', returning the pins matched for query '[get_ports aclk]' of cell 'MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc:3]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_axi4s_vid_out_0_0/MainDesign_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/MainDesign_v_cresample_0_1_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_cresample_0/U0'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_cresample_0_1/MainDesign_v_cresample_0_1_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_cresample_0/U0'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/MainDesign_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_rgb2ycrcb_0_0/MainDesign_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_rgb2ycrcb_0/U0'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_tc_0/U0'
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/zed_hdmi_display/v_tc_0/U0', returning the pins matched for query '[get_ports clk]' of cell 'MainDesign_i/zed_hdmi_display/v_tc_0/U0'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc:2]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
INFO: [Vivado 12-1399] There are no top level ports directly connected to pins of cell 'MainDesign_i/zed_hdmi_display/v_tc_0/U0', returning the pins matched for query '[get_ports s_axi_aclk]' of cell 'MainDesign_i/zed_hdmi_display/v_tc_0/U0'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc:3]
Resolution: The get_ports call is being converted to a get_pins call as there is no direct connection to a top level port. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_v_tc_0_0/MainDesign_v_tc_0_0_clocks.xdc] for cell 'MainDesign_i/zed_hdmi_display/v_tc_0/U0'
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.runs/impl_1/.Xil/Vivado-8038-agilehw-laptop/dcp/MainDesign_wrapper.xdc]
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.runs/impl_1/.Xil/Vivado-8038-agilehw-laptop/dcp/MainDesign_wrapper.xdc]
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances

link_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 872.445 ; gain = 412.496
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.71 . Memory (MB): peak = 874.445 ; gain = 2.000

Starting Logic Optimization Task
Logic Optimization | Checksum: 1f2bd82d
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: be22b94e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 875.445 ; gain = 1.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s).
INFO: [Opt 31-10] Eliminated 290 cells.
Phase 2 Constant Propagation | Checksum: 37c58fc7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 875.445 ; gain = 1.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1263 unconnected nets.
INFO: [Opt 31-11] Eliminated 395 unconnected cells.
Phase 3 Sweep | Checksum: 2803d4a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 875.445 ; gain = 1.000
Ending Logic Optimization Task | Checksum: 2803d4a4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 875.445 ; gain = 1.000
Implement Debug Cores | Checksum: 1f2bd82d

Starting Power Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 3 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending Power Optimization Task | Checksum: 2803d4a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 913.871 ; gain = 38.426
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 45 Warnings, 44 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 913.871 ; gain = 41.426
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 913.875 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 913.875 ; gain = 0.004
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 913.875 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 913.875 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: 6b572fd3

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.95 . Memory (MB): peak = 913.875 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 6b572fd3

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.98 . Memory (MB): peak = 913.875 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 6b572fd3

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.98 . Memory (MB): peak = 913.875 ; gain = 0.000

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: 14afd0422

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 913.875 ; gain = 0.000

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: 14afd0422

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 913.875 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[53] of IOStandard LVCMOS18
Phase 1.6 Implementation Feasibility check | Checksum: 14afd0422

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 913.875 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 14afd0422

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 913.875 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14afd0422

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 921.875 ; gain = 8.000

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: 1c2794919

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 924.281 ; gain = 10.406
Phase 1.9.1 Place Init Design | Checksum: 161ac4199

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 924.281 ; gain = 10.406
Phase 1.9 Build Placer Netlist Model | Checksum: 161ac4199

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 924.281 ; gain = 10.406

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 15300a0b7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 924.281 ; gain = 10.406
Phase 1.10 Constrain Clocks/Macros | Checksum: 15300a0b7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 924.281 ; gain = 10.406
Phase 1 Placer Initialization | Checksum: 15300a0b7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 924.281 ; gain = 10.406

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1746c8993

Time (s): cpu = 00:01:29 ; elapsed = 00:00:57 . Memory (MB): peak = 937.500 ; gain = 23.625

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1746c8993

Time (s): cpu = 00:01:29 ; elapsed = 00:00:57 . Memory (MB): peak = 937.500 ; gain = 23.625

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21de99681

Time (s): cpu = 00:01:35 ; elapsed = 00:01:01 . Memory (MB): peak = 942.914 ; gain = 29.039

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bc941ab4

Time (s): cpu = 00:01:35 ; elapsed = 00:01:01 . Memory (MB): peak = 942.914 ; gain = 29.039

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1df5b0b05

Time (s): cpu = 00:01:39 ; elapsed = 00:01:03 . Memory (MB): peak = 942.914 ; gain = 29.039

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1752cc2df

Time (s): cpu = 00:01:44 ; elapsed = 00:01:08 . Memory (MB): peak = 951.918 ; gain = 38.043

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1752cc2df

Time (s): cpu = 00:01:44 ; elapsed = 00:01:09 . Memory (MB): peak = 951.918 ; gain = 38.043
Phase 3 Detail Placement | Checksum: 1752cc2df

Time (s): cpu = 00:01:45 ; elapsed = 00:01:09 . Memory (MB): peak = 951.918 ; gain = 38.043

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization

Phase 4.1.1 Restore Best Placement
Phase 4.1.1 Restore Best Placement | Checksum: 79934fe8

Time (s): cpu = 00:02:01 ; elapsed = 00:01:23 . Memory (MB): peak = 956.324 ; gain = 42.449
Phase 4.1 Post Placement Timing Optimization | Checksum: 79934fe8

Time (s): cpu = 00:02:01 ; elapsed = 00:01:23 . Memory (MB): peak = 956.324 ; gain = 42.449

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 79934fe8

Time (s): cpu = 00:02:01 ; elapsed = 00:01:23 . Memory (MB): peak = 956.324 ; gain = 42.449

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: 79934fe8

Time (s): cpu = 00:02:01 ; elapsed = 00:01:23 . Memory (MB): peak = 956.324 ; gain = 42.449

Phase 4.3.2 Dump Critical Paths 
Phase 4.3.2 Dump Critical Paths  | Checksum: 79934fe8

Time (s): cpu = 00:02:01 ; elapsed = 00:01:24 . Memory (MB): peak = 956.324 ; gain = 42.449

Phase 4.3.3 Restore STA
Phase 4.3.3 Restore STA | Checksum: 79934fe8

Time (s): cpu = 00:02:02 ; elapsed = 00:01:24 . Memory (MB): peak = 956.324 ; gain = 42.449

Phase 4.3.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=-2.766 | TNS=-40.079|

Phase 4.3.4 Print Final WNS | Checksum: 79934fe8

Time (s): cpu = 00:02:12 ; elapsed = 00:01:29 . Memory (MB): peak = 959.730 ; gain = 45.855
Phase 4.3 Placer Reporting | Checksum: ffffffffeb3cf0c1

Time (s): cpu = 00:02:12 ; elapsed = 00:01:29 . Memory (MB): peak = 959.730 ; gain = 45.855

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 6c9dbcce

Time (s): cpu = 00:02:12 ; elapsed = 00:01:30 . Memory (MB): peak = 959.730 ; gain = 45.855
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6c9dbcce

Time (s): cpu = 00:02:12 ; elapsed = 00:01:30 . Memory (MB): peak = 959.730 ; gain = 45.855
Ending Placer Task | Checksum: a8e0cb4d

Time (s): cpu = 00:02:12 ; elapsed = 00:01:30 . Memory (MB): peak = 959.730 ; gain = 45.855
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 46 Warnings, 44 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:31 . Memory (MB): peak = 959.730 ; gain = 45.855
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.67 secs 

report_utilization: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.38 . Memory (MB): peak = 959.730 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.21 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 962.137 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 962.141 ; gain = 2.410
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: b78c6c2f

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1052.137 ; gain = 89.996
Phase 1 Build RT Design | Checksum: bbc46054

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1052.137 ; gain = 89.996

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bbc46054

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1052.141 ; gain = 90.000

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: bbc46054

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 1055.137 ; gain = 92.996

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 100cbd885

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 100cbd885

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 100cbd885

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1080.137 ; gain = 117.996
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 100cbd885

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1080.137 ; gain = 117.996
Phase 2.5 Update Timing | Checksum: 100cbd885

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1080.137 ; gain = 117.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.86  | TNS=-58.9  | WHS=-0.279 | THS=-180   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 100cbd885

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1080.137 ; gain = 117.996
Phase 2 Router Initialization | Checksum: 100cbd885

Time (s): cpu = 00:01:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 170e1fa1b

Time (s): cpu = 00:01:10 ; elapsed = 00:00:53 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 731
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 10e9362dc

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 10e9362dc

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 1080.137 ; gain = 117.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.38  | TNS=-266   | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 178d77cbb

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 178d77cbb

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 178d77cbb

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1080.137 ; gain = 117.996
Phase 4.1.4 GlobIterForTiming | Checksum: 178d77cbb

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1080.137 ; gain = 117.996
Phase 4.1 Global Iteration 0 | Checksum: 178d77cbb

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: cef7c40c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: cef7c40c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1080.137 ; gain = 117.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.38  | TNS=-266   | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: cef7c40c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 1080.137 ; gain = 117.996
Phase 4.2 Global Iteration 1 | Checksum: cef7c40c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 1080.137 ; gain = 117.996
Phase 4 Rip-up And Reroute | Checksum: cef7c40c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: cef7c40c

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 1080.137 ; gain = 117.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.38  | TNS=-259   | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1733e382e

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1733e382e

Time (s): cpu = 00:01:32 ; elapsed = 00:01:06 . Memory (MB): peak = 1080.137 ; gain = 117.996
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.38  | TNS=-125   | WHS=0.032  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 1733e382e

Time (s): cpu = 00:01:32 ; elapsed = 00:01:06 . Memory (MB): peak = 1080.137 ; gain = 117.996
Phase 6 Post Hold Fix | Checksum: 1733e382e

Time (s): cpu = 00:01:32 ; elapsed = 00:01:06 . Memory (MB): peak = 1080.137 ; gain = 117.996

Router Utilization Summary
  Global Vertical Wire Utilization    = 1.3849 %
  Global Horizontal Wire Utilization  = 1.62601 %
  Total Num Pips                      = 106762
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 1733e382e

Time (s): cpu = 00:01:33 ; elapsed = 00:01:07 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 12e7db0c4

Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 1080.137 ; gain = 117.996

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-5.378 | TNS=-125.315| WHS=0.032  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 12e7db0c4

Time (s): cpu = 00:01:44 ; elapsed = 00:01:14 . Memory (MB): peak = 1080.137 ; gain = 117.996
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 12e7db0c4

Time (s): cpu = 00:01:44 ; elapsed = 00:01:14 . Memory (MB): peak = 1080.137 ; gain = 117.996

Routing Is Done.

Time (s): cpu = 00:01:44 ; elapsed = 00:01:14 . Memory (MB): peak = 1080.137 ; gain = 117.996
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 46 Warnings, 45 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:15 . Memory (MB): peak = 1080.137 ; gain = 117.996
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.runs/impl_1/MainDesign_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1084.137 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1084.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 21:51:31 2014...
#-----------------------------------------------------------
# Vivado v2013.3
# SW Build 329390 on Wed Oct 16 18:28:36 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Wed Jul 23 21:51:43 2014
# Process ID: 8208
# Log file: /home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.runs/impl_1/MainDesign_wrapper.rdi
# Journal file: /home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.runs/impl_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source MainDesign_wrapper.tcl -notrace
Command: read_checkpoint MainDesign_wrapper_routed.dcp
INFO: [Vivado 12-3492] In future releases read_checkpoint will not automatically initialize a design.  Please use link_design to initialize a design after reading one or more checkpoint files.  Alternatively, to initialize a design with just this checkpoint file, the open_checkpoint command can be used.
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.runs/impl_1/.Xil/Vivado-8208-agilehw-laptop/dcp/MainDesign_wrapper_early.xdc]
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.runs/impl_1/.Xil/Vivado-8208-agilehw-laptop/dcp/MainDesign_wrapper_early.xdc]
Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.runs/impl_1/.Xil/Vivado-8208-agilehw-laptop/dcp/MainDesign_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/sources_1/bd/MainDesign/ip/MainDesign_clk_wiz_0_0/MainDesign_clk_wiz_0_0.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_clk'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_clk'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_vsync'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_vsync'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_hsync'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_hsync'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_de'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_de'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[0]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[0]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[1]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[1]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[2]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[2]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[3]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[3]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[4]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[4]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[5]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[5]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[6]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[6]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[7]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[7]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[8]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[8]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[9]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[9]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[10]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[10]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[11]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[11]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[12]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[12]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[13]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[13]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[14]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[14]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[15]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_data[15]'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_spdif'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'hdmio_io_spdif'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:84]
WARNING: [Vivado 12-508] No pins matched 'tutorial_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:101]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_generated_clock constraint with option 'objects'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:101]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-627] No clocks matched 'hdmio_clk'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:107]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:107]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_clock_groups constraint with option 'group'. [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc:107]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
Finished Parsing XDC File [/home/agilehw/agile-codev-platform/hw/Vivado/codev-hardware/codev-hardware.runs/impl_1/.Xil/Vivado-8208-agilehw-laptop/dcp/MainDesign_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.89 . Memory (MB): peak = 878.129 ; gain = 2.000
Restoring placement.
Restored 1971 out of 1971 XDEF sites from archive | CPU: 2.710000 secs | Memory: 10.631187 MB |
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances

INFO: [Project 1-484] Checkpoint was created with build 329390
read_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 882.129 ; gain = 422.195
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings, 11 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./MainDesign_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1125.938 ; gain = 243.809
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 21:53:31 2014...
