//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 al3515@EEWS104A-002 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Tue Mar 08 14:54:28 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\al3515\AppData\Local\Temp\log535623faed4.0"
# Loading options from registry.
set_working_dir H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1
project new -name multiplication
solution file add ./multiplication_source/multiplication.h
# /INPUTFILES/1
solution file add ./multiplication_source/tb_multiplication.cpp
# /INPUTFILES/2
solution file add ./multiplication_source/multiplication.cpp
# /INPUTFILES/3
go analyze
# Creating project directory 'H:\FPGA_Project\EIE-1stYear-project-FPGA\prj1\multiplication'. (PRJ-1)
# Moving session transcript to file "H:\FPGA_Project\EIE-1stYear-project-FPGA\prj1\catapult.log"
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj1\multiplication_source\multiplication.cpp} {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj1\multiplication_source\tb_multiplication.cpp} {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj1\multiplication_source\multiplication.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/multiplication_source/multiplication.cpp(23): $PROJECT_HOME/multiplication_source/multiplication.cpp(23): could not open source file "addition.h" (CRD-5)
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj1\multiplication_source\multiplication.cpp} {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj1\multiplication_source\tb_multiplication.cpp} {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj1\multiplication_source\multiplication.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/multiplication_source/multiplication.cpp(23): $PROJECT_HOME/multiplication_source/multiplication.cpp(23): could not open source file "addition.h" (CRD-5)
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Front End called with arguments: -- {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj1\multiplication_source\multiplication.cpp} {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj1\multiplication_source\tb_multiplication.cpp} {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj1\multiplication_source\multiplication.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/multiplication_source/multiplication.cpp(23): $PROJECT_HOME/multiplication_source/multiplication.cpp(23): could not open source file "addition.h" (CRD-5)
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
project load H:/FPGA_Project/EIE-1stYear-project-FPGA/prj1/addition/Catapult.ccs
# Moving session transcript to file "H:\FPGA_Project\EIE-1stYear-project-FPGA\prj1\addition\catapult.log"
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
quit -f
