
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036364                       # Number of seconds simulated
sim_ticks                                 36364219788                       # Number of ticks simulated
final_tick                               565928599725                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 261884                       # Simulator instruction rate (inst/s)
host_op_rate                                   330661                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2871836                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908132                       # Number of bytes of host memory used
host_seconds                                 12662.36                       # Real time elapsed on the host
sim_insts                                  3316065482                       # Number of instructions simulated
sim_ops                                    4186947782                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2159488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       595712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       468224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3228672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1277184                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1277184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16871                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4654                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3658                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25224                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9978                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9978                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59384967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16381817                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        59839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12875953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                88787055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        59839                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             144318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35121996                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35121996                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35121996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59384967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16381817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        59839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12875953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              123909052                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87204365                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30992509                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25421254                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014800                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13193126                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12098204                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163631                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87221                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32027497                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170157854                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30992509                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15261835                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36584158                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10808156                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7428797                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15670719                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807146                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84801251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.466272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48217093     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649158      4.30%     61.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198281      3.77%     64.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438883      4.06%     68.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3027105      3.57%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1578798      1.86%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027859      1.21%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701608      3.19%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962466     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84801251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355401                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951254                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33694040                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7009576                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34797320                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       545961                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8754345                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077484                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6699                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201835123                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51073                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8754345                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35356498                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3343567                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       962288                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33646246                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2738299                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195017774                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12409                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1714057                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748680                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          207                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270799963                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909418159                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909418159                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102540704                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33990                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17958                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7261785                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19253009                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030222                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240533                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3375926                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183925690                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33970                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147777510                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       284362                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61006490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186535569                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1926                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84801251                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742634                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906004                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30554957     36.03%     36.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17818364     21.01%     57.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12067287     14.23%     71.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7641893      9.01%     80.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7505437      8.85%     89.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4447154      5.24%     94.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3373183      3.98%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       741531      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       651445      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84801251                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082835     70.09%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203226     13.15%     83.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258846     16.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121583331     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014115      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15744945     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8419097      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147777510                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694611                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1544948                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010455                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382185577                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244967204                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143633271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149322458                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262882                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7040880                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          514                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1079                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2288549                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          568                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8754345                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2568335                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161670                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183959660                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       307411                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19253009                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030222                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17948                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6667                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1079                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232279                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2359378                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145200015                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14798676                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577491                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22982122                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585423                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8183446                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665054                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143778505                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143633271                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93713546                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261726671                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647088                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358059                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61541238                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040156                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76046906                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609821                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166218                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30731462     40.41%     40.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20451367     26.89%     67.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8377229     11.02%     78.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290690      5.64%     83.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3689212      4.85%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1815860      2.39%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2004868      2.64%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1011075      1.33%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3675143      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76046906                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3675143                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256334921                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376688946                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2403114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872044                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872044                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146732                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146732                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655592000                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197021188                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189271373                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87204365                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32050505                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26130250                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2140487                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13568642                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12530828                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3458546                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95026                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32061740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             176041625                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32050505                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15989374                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39114632                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11372955                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5318747                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15832783                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1042372                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85701220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46586588     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2584072      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4841601      5.65%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4819975      5.62%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2987972      3.49%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2382661      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1491904      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1393506      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18612941     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85701220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367533                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018725                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33438224                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5257139                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37569099                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       230909                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9205842                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5420562                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     211226825                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9205842                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35870422                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1023424                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       908897                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35320873                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3371756                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     203641616                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1401763                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1032182                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    285933502                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    950026089                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    950026089                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176904511                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109028967                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36256                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17419                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9382452                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18857707                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9612502                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120200                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3381107                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192024880                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152960957                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       297380                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64921074                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    198620912                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85701220                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784817                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896974                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29228598     34.11%     34.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18648584     21.76%     55.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12377558     14.44%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8081210      9.43%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8505512      9.92%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4117158      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3247943      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       739125      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       755532      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85701220                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         952974     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        182315     13.87%     86.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       179598     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127949183     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2055433      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17418      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14796798      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8142125      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152960957                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.754052                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1314887                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    393235401                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    256981144                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149472835                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154275844                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       477118                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7325260                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2071                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          353                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2306789                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9205842                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         523131                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        91358                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    192059720                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       385022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18857707                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9612502                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17419                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71448                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          353                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1338314                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1190463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2528777                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150941914                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14119836                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2019043                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22070574                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21400253                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7950738                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730899                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149519807                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149472835                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95281954                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        273444497                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714052                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348451                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103028748                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126858518                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65201591                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34836                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2166377                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76495378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658381                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150119                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28883148     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21494964     28.10%     65.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8932082     11.68%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4448096      5.81%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4443535      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1796475      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1805957      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       966123      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3724998      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76495378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103028748                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126858518                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18838147                       # Number of memory references committed
system.switch_cpus1.commit.loads             11532442                       # Number of loads committed
system.switch_cpus1.commit.membars              17418                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18310666                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114289784                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2616442                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3724998                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264830489                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          393332067                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1503145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103028748                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126858518                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103028748                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846408                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846408                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181463                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181463                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       678070327                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207636348                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      194029511                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34836                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87204365                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32715307                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26692778                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2184380                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13885945                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12892369                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3385487                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95997                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33914149                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             177750537                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32715307                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16277856                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38530519                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11393750                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5278875                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16512310                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       843726                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86914878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48384359     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3162282      3.64%     59.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4721452      5.43%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3284106      3.78%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2294801      2.64%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2243658      2.58%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1366540      1.57%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2904425      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18553255     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86914878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375157                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038322                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34872670                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5518714                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36796285                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       536161                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9191042                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5509058                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          319                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     212911269                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9191042                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36824815                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         507647                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2189442                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35340590                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2861337                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     206589351                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1194680                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       972386                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    289802083                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    961697959                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    961697959                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178425992                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111375989                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37177                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17786                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8485968                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18943981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9694319                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       115753                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3028983                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         192529123                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35510                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        153818479                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       305331                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64161999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196374655                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86914878                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769760                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916022                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31216817     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17297326     19.90%     55.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12614272     14.51%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8324316      9.58%     79.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8365120      9.62%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4027799      4.63%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3581092      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       671454      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       816682      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86914878                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         838829     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166097     14.09%     85.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173842     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    128664156     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1942063      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17724      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15120735      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8073801      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     153818479                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763885                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1178768                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007663                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    396035934                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    256727035                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    149562559                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154997247                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       482058                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7350106                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6427                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          404                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2321765                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9191042                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         262310                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50288                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    192564635                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       666503                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18943981                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9694319                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17786                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42650                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          404                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1332933                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1186488                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2519421                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    150989340                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14127639                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2829138                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22005196                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21456234                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7877557                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731442                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             149627084                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            149562559                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96909817                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        275352915                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715081                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351948                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103741593                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127876099                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64688728                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2201883                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77723836                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645262                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173443                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29859414     38.42%     38.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22198635     28.56%     66.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8390538     10.80%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4694815      6.04%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3980849      5.12%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1780160      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1702814      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1162025      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3954586      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77723836                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103741593                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127876099                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18966426                       # Number of memory references committed
system.switch_cpus2.commit.loads             11593872                       # Number of loads committed
system.switch_cpus2.commit.membars              17724                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18553474                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115121354                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2644815                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3954586                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           266334077                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          394326630                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 289487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103741593                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127876099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103741593                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840592                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840592                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189638                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189638                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       678130758                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      208068648                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      195677252                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35448                       # number of misc regfile writes
system.l20.replacements                         16881                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          676911                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27121                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.958925                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.805091                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.785908                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5814.753129                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4407.655871                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001348                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000370                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.567847                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.430435                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78999                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78999                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17759                       # number of Writeback hits
system.l20.Writeback_hits::total                17759                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78999                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78999                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78999                       # number of overall hits
system.l20.overall_hits::total                  78999                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16871                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16881                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16871                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16881                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16871                       # number of overall misses
system.l20.overall_misses::total                16881                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2195340807                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2196546002                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2195340807                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2196546002                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2195340807                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2196546002                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95870                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95880                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17759                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17759                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95870                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95880                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95870                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95880                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.175978                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176064                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.175978                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176064                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.175978                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176064                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130125.114516                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130119.424323                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130125.114516                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130119.424323                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130125.114516                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130119.424323                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4203                       # number of writebacks
system.l20.writebacks::total                     4203                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16871                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16881                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16871                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16881                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16871                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16881                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2036485123                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2037596414                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2036485123                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2037596414                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2036485123                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2037596414                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.175978                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176064                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.175978                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176064                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.175978                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176064                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120709.212436                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 120703.537350                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120709.212436                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 120703.537350                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120709.212436                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 120703.537350                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4669                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          373478                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14909                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.050506                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.090343                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.509493                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2184.324076                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7728.076088                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030771                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001222                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.213313                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.754695                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35479                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35479                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10662                       # number of Writeback hits
system.l21.Writeback_hits::total                10662                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35479                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35479                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35479                       # number of overall hits
system.l21.overall_hits::total                  35479                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4655                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4669                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4655                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4669                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4655                       # number of overall misses
system.l21.overall_misses::total                 4669                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1723536                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    601155836                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      602879372                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1723536                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    601155836                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       602879372                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1723536                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    601155836                       # number of overall miss cycles
system.l21.overall_miss_latency::total      602879372                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40134                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40148                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10662                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10662                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40134                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40148                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40134                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40148                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115986                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116295                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115986                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116295                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115986                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116295                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 123109.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 129141.962621                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 129123.874920                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 123109.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 129141.962621                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 129123.874920                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 123109.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 129141.962621                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 129123.874920                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3341                       # number of writebacks
system.l21.writebacks::total                     3341                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4655                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4669                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4655                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4669                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4655                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4669                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1592304                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    557291538                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    558883842                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1592304                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    557291538                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    558883842                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1592304                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    557291538                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    558883842                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115986                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116295                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115986                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116295                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115986                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116295                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       113736                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 119718.912567                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 119700.972799                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       113736                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 119718.912567                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 119700.972799                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       113736                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 119718.912567                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 119700.972799                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3675                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          336518                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15963                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.081125                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          691.716457                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    16.031370                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1750.146545                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.464810                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9825.640817                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056292                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001305                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.142427                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000363                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.799613                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30553                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30553                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10039                       # number of Writeback hits
system.l22.Writeback_hits::total                10039                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30553                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30553                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30553                       # number of overall hits
system.l22.overall_hits::total                  30553                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3658                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3675                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3658                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3675                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3658                       # number of overall misses
system.l22.overall_misses::total                 3675                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2579720                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    470131149                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      472710869                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2579720                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    470131149                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       472710869                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2579720                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    470131149                       # number of overall miss cycles
system.l22.overall_miss_latency::total      472710869                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34211                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34228                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10039                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10039                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34211                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34228                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34211                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34228                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.106925                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.107368                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.106925                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.107368                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.106925                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.107368                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 151748.235294                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128521.363860                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128628.807891                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 151748.235294                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128521.363860                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128628.807891                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 151748.235294                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128521.363860                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128628.807891                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2434                       # number of writebacks
system.l22.writebacks::total                     2434                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3658                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3675                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3658                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3675                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3658                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3675                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2418431                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    435663138                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    438081569                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2418431                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    435663138                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    438081569                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2418431                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    435663138                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    438081569                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.106925                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.107368                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.106925                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.107368                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.106925                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.107368                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 142260.647059                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119098.725533                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119205.869116                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 142260.647059                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119098.725533                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119205.869116                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 142260.647059                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119098.725533                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119205.869116                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997702                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015678369                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846687.943636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997702                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15670708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15670708                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15670708                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15670708                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15670708                       # number of overall hits
system.cpu0.icache.overall_hits::total       15670708                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15670719                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15670719                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15670719                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15670719                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15670719                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15670719                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95870                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191898367                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96126                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1996.321151                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496096                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503904                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11634011                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11634011                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17092                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17092                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19343431                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19343431                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19343431                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19343431                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357438                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357438                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357543                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357543                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357543                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357543                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14690210734                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14690210734                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7634391                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7634391                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14697845125                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14697845125                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14697845125                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14697845125                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11991449                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11991449                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19700974                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19700974                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19700974                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19700974                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029808                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029808                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018148                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018148                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018148                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018148                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41098.626151                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41098.626151                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 72708.485714                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72708.485714                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41107.909049                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41107.909049                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41107.909049                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41107.909049                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17759                       # number of writebacks
system.cpu0.dcache.writebacks::total            17759                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261568                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261568                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261673                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261673                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261673                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95870                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95870                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95870                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95870                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2868799044                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2868799044                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2868799044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2868799044                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2868799044                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2868799044                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007995                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007995                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004866                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004866                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004866                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004866                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29923.845249                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29923.845249                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29923.845249                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29923.845249                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29923.845249                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29923.845249                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997745                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018792640                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2200416.069114                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997745                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15832766                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15832766                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15832766                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15832766                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15832766                       # number of overall hits
system.cpu1.icache.overall_hits::total       15832766                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2360190                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2360190                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2360190                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2360190                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2360190                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2360190                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15832783                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15832783                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15832783                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15832783                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15832783                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15832783                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 138834.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 138834.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 138834.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 138834.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 138834.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 138834.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1761206                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1761206                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1761206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1761206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1761206                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1761206                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125800.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 125800.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 125800.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40133                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170180538                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40389                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4213.536805                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.875500                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.124500                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905764                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094236                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10774497                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10774497                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7271440                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7271440                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17419                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17419                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17418                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17418                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18045937                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18045937                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18045937                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18045937                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       103691                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       103691                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       103691                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        103691                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       103691                       # number of overall misses
system.cpu1.dcache.overall_misses::total       103691                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4655826928                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4655826928                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4655826928                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4655826928                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4655826928                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4655826928                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10878188                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10878188                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7271440                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7271440                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17418                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17418                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18149628                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18149628                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18149628                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18149628                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009532                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009532                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005713                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005713                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005713                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005713                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44900.974318                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44900.974318                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44900.974318                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44900.974318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44900.974318                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44900.974318                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10662                       # number of writebacks
system.cpu1.dcache.writebacks::total            10662                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63557                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63557                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63557                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63557                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40134                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40134                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40134                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40134                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40134                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40134                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    834969014                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    834969014                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    834969014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    834969014                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    834969014                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    834969014                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20804.530174                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20804.530174                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20804.530174                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20804.530174                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20804.530174                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20804.530174                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.031366                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022862856                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2209207.032397                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.031366                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025691                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740435                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16512291                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16512291                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16512291                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16512291                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16512291                       # number of overall hits
system.cpu2.icache.overall_hits::total       16512291                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2926554                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2926554                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2926554                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2926554                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2926554                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2926554                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16512310                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16512310                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16512310                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16512310                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16512310                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16512310                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154029.157895                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154029.157895                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154029.157895                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154029.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154029.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154029.157895                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2597041                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2597041                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2597041                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2597041                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2597041                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2597041                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 152767.117647                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 152767.117647                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 152767.117647                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 152767.117647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 152767.117647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 152767.117647                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34211                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165267405                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34467                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4794.946035                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.047920                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.952080                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902531                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097469                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10754119                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10754119                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7337106                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7337106                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17754                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17754                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17724                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17724                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18091225                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18091225                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18091225                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18091225                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        68851                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        68851                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        68851                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         68851                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        68851                       # number of overall misses
system.cpu2.dcache.overall_misses::total        68851                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2230221870                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2230221870                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2230221870                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2230221870                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2230221870                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2230221870                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10822970                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10822970                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7337106                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7337106                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17724                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17724                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18160076                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18160076                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18160076                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18160076                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006362                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006362                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003791                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003791                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32392.004038                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32392.004038                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32392.004038                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32392.004038                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32392.004038                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32392.004038                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10039                       # number of writebacks
system.cpu2.dcache.writebacks::total            10039                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34640                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34640                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34640                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34640                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34640                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34640                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34211                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34211                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34211                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34211                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34211                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34211                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    710848744                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    710848744                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    710848744                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    710848744                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    710848744                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    710848744                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20778.367893                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20778.367893                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20778.367893                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20778.367893                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20778.367893                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20778.367893                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
