{
    "@context": "https://api.researchmap.jp/researcher.jsonld",
    "@id": "https://api.researchmap.jp/read0013548?format=json",
    "@type": "researchers",
    "rm:user_id": "1000029333",
    "rm:creator_id": "1000029333",
    "rm:creator_type": "myself",
    "rm:created": "2011-07-26T15:00:00Z",
    "rm:modifier_id": "1000029333",
    "rm:modifier_type": "myself",
    "rm:modified": "2024-01-31T01:26:10Z",
    "permalink": "read0013548",
    "family_name": {
        "ja": "新實",
        "ja-Kana": "新実",
        "en": "NIIMI"
    },
    "given_name": {
        "ja": "治男",
        "ja-Kana": "治男",
        "en": "HARUO"
    },
    "display_name_kana": "disclosed",
    "nickname": {
        "ja": [
            "新実治男"
        ]
    },
    "display_nickname": "disclosed",
    "display_image": "disclosed",
    "contact_point": "niimi@cc.kyoto-su.ac.jp",
    "display_contact_point": "disclosed",
    "affiliations": [
        {
            "affiliation": {
                "ja": "京都産業大学",
                "en": "Kyoto Sangyo University"
            },
            "section": {
                "ja": "情報理工学部 情報理工学科",
                "en": "Faculty of Information Science and Engineering Department of Information Science and Engineering"
            },
            "job": {
                "ja": "教授",
                "en": "Professor"
            },
            "display_affiliation": "disclosed",
            "display_job": "disclosed",
            "rm:institution_code": "2541513001"
        }
    ],
    "degrees": [
        {
            "degree": {
                "ja": "工学博士",
                "en": "Doctor of Engineering"
            },
            "degree_institution": {
                "ja": "工学博士（京都大学）",
                "en": "Kyoto University"
            },
            "display_degree": "disclosed",
            "rm:institution_code": "0280000000"
        },
        {
            "degree": {
                "ja": "工学修士",
                "en": "Master of Engineering"
            },
            "degree_institution": {
                "ja": "工学修士（京都大学）",
                "en": "Kyoto University"
            },
            "display_degree": "disclosed",
            "rm:institution_code": "0280000000"
        }
    ],
    "display_profile": "disclosed",
    "display_url": "disclosed",
    "identifiers": {
        "j_global_id": [
            "200901025441962100"
        ]
    },
    "rm:erad_id_verified": false,
    "rm:orc_id_verified": false,
    "display_erad_id": "closed",
    "display_orc_id": "closed",
    "display_researcher_id": "disclosed",
    "display_j_global_id": "disclosed",
    "see_also": [
        {
            "label": "j_global",
            "@id": "https://jglobal.jst.go.jp/detail?JGLOBAL_ID=200901025441962100"
        }
    ],
    "@graph": [
        {
            "@id": "https://api.researchmap.jp/read0013548/research_areas",
            "@type": "research_areas",
            "@reverse": "https://api.researchmap.jp/read0013548",
            "total_items": 1,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_areas/6445270",
                    "@type": "research_areas",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_areas",
                    "rm:id": "6445270",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "1000029333",
                    "rm:modifier_type": "myself",
                    "rm:modified": "2022-06-29T09:15:39Z",
                    "discipline_number": "A289",
                    "item_number": "A60040",
                    "discipline": {
                        "ja": "情報通信",
                        "en": "Informatics"
                    },
                    "research_field": {
                        "ja": "計算機システム",
                        "en": "Computer systems"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0013548/education",
            "@type": "education",
            "@reverse": "https://api.researchmap.jp/read0013548",
            "total_items": 4,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0013548/education/14142739",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0013548/education",
                    "rm:id": "14142739",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "to_date": "1981",
                    "rm:institution_code": "9999999999",
                    "affiliation": {
                        "ja": "京都大学大学院"
                    },
                    "department": {
                        "ja": "工学研究科"
                    },
                    "course": {
                        "ja": "情報工学"
                    },
                    "address_country": "JPN"
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/education/14142737",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0013548/education",
                    "rm:id": "14142737",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "to_date": "1981",
                    "rm:institution_code": "0280000000",
                    "affiliation": {
                        "ja": "京都大学",
                        "en": "Kyoto University"
                    },
                    "department": {
                        "en": "Graduate School, Division of Engineering"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/education/14142740",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0013548/education",
                    "rm:id": "14142740",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "to_date": "1979",
                    "rm:institution_code": "0280505000",
                    "affiliation": {
                        "ja": "京都大学",
                        "en": "Kyoto University"
                    },
                    "department": {
                        "ja": "工学部",
                        "en": "Faculty of Engineering"
                    },
                    "course": {
                        "ja": "情報工学科"
                    },
                    "address_country": "JPN"
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/education/14142738",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0013548/education",
                    "rm:id": "14142738",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "to_date": "1979",
                    "rm:institution_code": "0280000000",
                    "affiliation": {
                        "ja": "京都大学",
                        "en": "Kyoto University"
                    },
                    "department": {
                        "en": "Faculty of Engineering"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0013548/committee_memberships",
            "@type": "committee_memberships",
            "@reverse": "https://api.researchmap.jp/read0013548",
            "total_items": 1,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0013548/committee_memberships/3949121",
                    "@type": "committee_memberships",
                    "@reverse": "https://api.researchmap.jp/read0013548/committee_memberships",
                    "rm:id": "3949121",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "committee_name": {
                        "ja": "京都大学大型計算機センター 計算機方式研究委員会委員"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0013548/misc",
            "@type": "misc",
            "@reverse": "https://api.researchmap.jp/read0013548",
            "total_items": 24,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202752",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202752",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-08-28T13:07:33Z",
                    "paper_title": {
                        "en": "Evaluation of a data preload mechanism for a linked list structure"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Shuji Yamamura"
                            },
                            {
                                "name": "Tadafumi Kadota"
                            },
                            {
                                "name": "Hiroaki Hirata"
                            },
                            {
                                "name": "Haruo Niimi"
                            },
                            {
                                "name": "Kiyoshi Shibayama"
                            }
                        ]
                    },
                    "description": {
                        "en": "The authors have been developing a data preload/prefetch scheme for a linked list structure. In this paper, results of evaluating this preload scheme with benchmark programs requiring frequent pointer operations are reported. This scheme is characterized by the fact that the pointer value of a linked list is preloaded and stored, and a mechanism of providing the pointer value without delay for subsequent instructions is installed inside the processor. While dramatic performance improvement is expected by preloading/prefetching of a pointer value in this scheme, it is feared that a speculative execution using a preloaded pointer value before an update may fail if the linked list structure is modified, which may influence the performance negatively. However, it has been confirmed that in actual programs, such a failure of speculative execution does not occur, so that no performance problem arises. The evaluation results have confirmed a maximum performance improvement of 24.3% and the efficacy of the scheme. © 2002 Scripta Technica, Syst. Comp. Jpn."
                    },
                    "publication_date": "2002-03",
                    "publication_name": {
                        "en": "Systems and Computers in Japan"
                    },
                    "volume": "33",
                    "number": "3",
                    "starting_page": "21",
                    "ending_page": "30",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1002/scj.1110"
                        ],
                        "issn": [
                            "0882-1666"
                        ],
                        "scopus_id": [
                            "0036500799"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1002/scj.1110",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202766",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202766",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "paper_title": {
                        "ja": "クラスタコンピュータにおける通信ライブラリの性能評価とそのオーバヘッドの低減"
                    },
                    "publication_date": "2002",
                    "publication_name": {
                        "ja": "京都産業大学先端科学技術研究所所報"
                    },
                    "volume": "1/1,29-47",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202765",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202765",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "paper_title": {
                        "ja": "超並列計算機向き負荷変化加速度を用いた負荷量予測型動的負荷分散方式の性能評価"
                    },
                    "publication_date": "2001",
                    "publication_name": {
                        "ja": "電子情報通信学会論文誌D-I"
                    },
                    "volume": "J84-D-I/11,1532-1541",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202764",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202764",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "paper_title": {
                        "ja": "連結リスト構造を対象としたデータプリロード方式の評価"
                    },
                    "publication_date": "2001",
                    "publication_name": {
                        "ja": "電子情報通信学会論文誌D-I"
                    },
                    "volume": "J84-D-I/2,136-145",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202763",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202763",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "paper_title": {
                        "ja": "超並列計算機のための負荷変化速度を考慮した動的負荷分散方式"
                    },
                    "publication_date": "2000",
                    "publication_name": {
                        "ja": "電子情報通信学会論文誌D-I"
                    },
                    "volume": "J83-D-I/9,936-945",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202762",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202762",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "paper_title": {
                        "ja": "線形リストを対象としたデータプリフェッチ機構"
                    },
                    "publication_date": "2000",
                    "publication_name": {
                        "ja": "並列処理シンポジウムJSPP2000論文集"
                    },
                    "volume": ",115-122",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202761",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202761",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "paper_title": {
                        "ja": "マルチスレッドプロセッサおよび1チッププロセッサのための命令キャッシュ構成・命令フェッチ方式の性能比較"
                    },
                    "publication_date": "1998",
                    "publication_name": {
                        "ja": "電子情報通信学会論文誌D-I"
                    },
                    "volume": "J81-D-I/6,718-727",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202759",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202759",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "paper_title": {
                        "ja": "マルチスレッドプロセッサおよび1チップマルチプロセッサのための命令キャッシュ構成・命令フェッチ方式の性能比較"
                    },
                    "publication_date": "1998",
                    "publication_name": {
                        "ja": "電子情報通信学会論文誌D-I"
                    },
                    "volume": "J81-D-I/6,718-727",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202760",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202760",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "paper_title": {
                        "ja": "分散メモリ型並より計算機向き階層化スレッドスケジューリング方式"
                    },
                    "publication_date": "1997",
                    "publication_name": {
                        "ja": "電子情報通信学会論文誌D-I"
                    },
                    "volume": "J80-D-I/7,615-623",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202758",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202758",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "paper_title": {
                        "ja": "分散メモリ型並列計算機向き階層化スレッドスケジューリング方式"
                    },
                    "publication_date": "1997",
                    "publication_name": {
                        "ja": "電子情報通信学会論文誌D-I"
                    },
                    "volume": "J80-D-I/7,615-623",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/38819142",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "38819142",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2022-07-18T07:03:32Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-07-18T07:03:32Z",
                    "paper_title": {
                        "ja": "メッセージ駆動スレッド方式による要素プロセッサアーキテクチャMDT - 1",
                        "en": "Message Driven Thread Architecture MDT - 1"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "柴田 幸茂"
                            },
                            {
                                "name": "平田 博章"
                            },
                            {
                                "name": "新実 治男"
                            },
                            {
                                "name": "柴山 潔"
                            }
                        ],
                        "en": [
                            {
                                "name": "SHIBATA Yukishige"
                            },
                            {
                                "name": "HIRATA Hiroaki"
                            },
                            {
                                "name": "NIIMI Haruo"
                            },
                            {
                                "name": "SHIBAYAMA Kiyoshi"
                            }
                        ]
                    },
                    "description": {
                        "ja": "分散メモリ型超並列計算機を指向した要素プロセッサアーキテクチャMDI?1を提案する．本アーキテクチャは，スレッドレベル並列処理において顕在化する同期および通信のオーバヘッドを削減・隠蔽することに目標としている．これを実現するために，メッセージの受信からスレッドの起動までをハードウェアで支援すると共に，キャッシュレジスタを導入することでスレッド切り換えのオーバヘッドを低減させる．This paper presents a Message Driven Thread - 1 (MDT-1) architecture for a processor element used in a massively parallel computer. This architecture aims at minimizing inter-processor synchronization and communication overheads. The processor implementing the MDT-1 architecture is facilitated with a fast context-switching mechanism which are supported by providing with a Cached Register and executing threads triggered by message receiving.",
                        "en": "This paper presents a Message Driven Thread-1 (MDT-1) architecture for a processor element used in a massively parallel computer. This architecture aims at minimizing inter-processor synchronization and communication overheads. The processor implementing the MDT-1 architecture is facilitated with a fast context-switching mechanism which are supported by providing with a Cached Register and executing threads triggered by message receiving."
                    },
                    "publisher": {
                        "ja": "一般社団法人情報処理学会",
                        "en": "Information Processing Society of Japan (IPSJ)"
                    },
                    "publication_date": "1996-08-27",
                    "publication_name": {
                        "ja": "情報処理学会研究報告計算機アーキテクチャ（ARC）",
                        "en": "IPSJ SIG Notes"
                    },
                    "volume": "1996",
                    "number": "80",
                    "starting_page": "233",
                    "ending_page": "238",
                    "languages": [
                        "jpn"
                    ],
                    "rm:is_open_access": false,
                    "identifiers": {
                        "issn": [
                            "0919-6072"
                        ],
                        "cinii_na_id": [
                            "110002775365"
                        ],
                        "cinii_nc_id": [
                            "AN10096105"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/110002775365",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_books",
                            "@id": "http://ci.nii.ac.jp/ncid/AN10096105",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://id.nii.ac.jp/1001/00024030/",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/38819134",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "38819134",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2022-07-18T07:03:31Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-07-18T07:03:31Z",
                    "paper_title": {
                        "ja": "並列オブジェクト指向システムにおけるオブジェクト管理方式",
                        "en": "A Parallel Object Management Scheme for Massively Parallel Computers"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "西野 秀昭"
                            },
                            {
                                "name": "平田 博章"
                            },
                            {
                                "name": "新實 治男"
                            },
                            {
                                "name": "柴山 潔"
                            }
                        ],
                        "en": [
                            {
                                "name": "NISHINO Hideaki"
                            },
                            {
                                "name": "HIRATA Hiroaki"
                            },
                            {
                                "name": "NIIMI Haruo"
                            },
                            {
                                "name": "SHIBAYAMA Kiyoshi"
                            }
                        ]
                    },
                    "description": {
                        "ja": "本稿では超並列計算機上での並列オブジェクト指向言語における，効率的なオブジェクトの管理方式を提案する．本方式では，各要素プロセッサ（以下P)の負荷とオブジェクト間のメッセージ通信遅延とを考慮して，仮想的なオブジェクト間の相対距離を導出し，動的にオブジェクトを最適なPEに配置する．本方式では，オブジェクトの動的再配置を効率よく行うため，関連性の高い複数のオブジェクをmoleculeと呼ばれる単位で管理する．また，molecule同士の併合および分割を行い，moleculeに属するオブジェクトの集合も動的に最適化する．This paper proposes a parallel object management scheme for parallel object-oriented languages on massively parallel computers. In this scheme, we define virtual distance between objects by taking account of load distribution amang processor elements and communication delays between objects, which is to be utilized to allocate each object to optimal location dynamically. For efficient dynamic re-allocation of objects, we manage much relevant objects as an unit called \"molecule\". Molecules themselves can be merged or subdivided dynamically, which will lead to an optimal allocation of objects.",
                        "en": "This paper proposes a parallel object management scheme for parallel object-oriented languages on massively parallel computers. In this scheme, we define virtual distance between objects by taking account of load distribution amang processor elements and communication delays between objects, which is to be utilized to allocate each object to optimal location dynamically. For efficient dynamic re-allocation of objects, we manage much relevant objects as an unit called \"molecule\". Molecules themselves can be merged or subdivided dynamically, which will lead to an optimal allocation of objects."
                    },
                    "publisher": {
                        "ja": "一般社団法人情報処理学会",
                        "en": "Information Processing Society of Japan (IPSJ)"
                    },
                    "publication_date": "1996-05-16",
                    "publication_name": {
                        "ja": "情報処理学会研究報告計算機アーキテクチャ（ARC）",
                        "en": "IPSJ SIG Notes"
                    },
                    "volume": "1996",
                    "number": "39",
                    "starting_page": "7",
                    "ending_page": "12",
                    "languages": [
                        "jpn"
                    ],
                    "rm:is_open_access": false,
                    "identifiers": {
                        "issn": [
                            "0919-6072"
                        ],
                        "cinii_na_id": [
                            "110002775319"
                        ],
                        "cinii_nc_id": [
                            "AN10096105"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/110002775319",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_books",
                            "@id": "http://ci.nii.ac.jp/ncid/AN10096105",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://id.nii.ac.jp/1001/00024035/",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/38820039",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "38820039",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2022-07-18T07:06:59Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-07-18T07:06:59Z",
                    "paper_title": {
                        "ja": "超並列計算機の要素プロセッサ向きメッセージ駆動スレッドアーキテクチャ",
                        "en": "Message Driven Thread Architecture for Massively Parallel Computers"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "柴田 幸茂"
                            },
                            {
                                "name": "平田 博章"
                            },
                            {
                                "name": "新実 治男"
                            },
                            {
                                "name": "柴山 潔"
                            }
                        ],
                        "en": [
                            {
                                "name": "SHIBATA Yukishige"
                            },
                            {
                                "name": "HIRATA Hiroaki"
                            },
                            {
                                "name": "NIIMI Haruo"
                            },
                            {
                                "name": "SHIBAYAMA Kiyoshi"
                            }
                        ]
                    },
                    "description": {
                        "ja": "分散メモリ型超並列計算機を指向した要素プロセッサアーキテクチャを提案する。本アーキテクチャは、超並列処理において顕在化する同期および通信のオーバヘッドを削減・隠蔽することに重点を置いている。メッセージ待ち合わせをハードウェアで高速処理するために新たにQ?Registerと呼ぶ双方向キュー機能を備えたレジスタを設け、さらに高速コンテキスト切換え機能を備えて、演算とメッセージ処理とのオーバラップ実行を図る。This paper presents a Message Driven Thread (MDT) architecture for a processor element used in a massively parallel computer. This architecture aims at minimizing inter-processor synchronization and communication overheads. The processor implementing the MDT architecture is facilitated with a fast context-switching mechanism and a Q-Register as a biderectional queue, allowing communication to overlap with computation.",
                        "en": "This paper presents a Message Driven Thread (MDT) architecture for a processor element used in a massively parallel computer. This architecture aims at minimizing inter-processor synchronization and communication overheads. The processor implementing the MDT architecture as facilitated with a fast context-switching mechanism and overheads. The processor implementing the MDT architecture is facilitated with a fast context-switching mechanism and a Q-Register as a biderectional queue, allowing communication to overlap with computation."
                    },
                    "publisher": {
                        "ja": "一般社団法人情報処理学会",
                        "en": "Information Processing Society of Japan (IPSJ)"
                    },
                    "publication_date": "1995-08-23",
                    "publication_name": {
                        "ja": "情報処理学会研究報告計算機アーキテクチャ（ARC）",
                        "en": "IPSJ SIG Notes"
                    },
                    "volume": "1995",
                    "number": "80",
                    "starting_page": "217",
                    "ending_page": "224",
                    "languages": [
                        "jpn"
                    ],
                    "rm:is_open_access": false,
                    "identifiers": {
                        "cinii_na_id": [
                            "110002775434"
                        ],
                        "cinii_nc_id": [
                            "AN10096105"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/110002775434",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_books",
                            "@id": "http://ci.nii.ac.jp/ncid/AN10096105",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://id.nii.ac.jp/1001/00024129/",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202757",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202757",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "paper_title": {
                        "ja": "並列処理用C++クラスライブラリの設計"
                    },
                    "publication_date": "1995",
                    "publication_name": {
                        "ja": "電子情報通信学会 論文誌D-I"
                    },
                    "volume": "J78-D-I/2,210-220",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/38843092",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "38843092",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2022-07-19T03:06:40Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-07-19T03:06:40Z",
                    "paper_title": {
                        "ja": "分散メモリ型並列計算機上の並列記号処理システム （並列処理支援ソフトウェアシステム）",
                        "en": "A Parallel Symbol Processing System on a Distributed Memory Parallel Computer"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "福居 宏和"
                            },
                            {
                                "name": "新實 治男"
                            },
                            {
                                "name": "柴山 潔"
                            }
                        ],
                        "en": [
                            {
                                "name": "Fukui Hirokazu"
                            },
                            {
                                "name": "Niimi Haruo"
                            },
                            {
                                "name": "Shibayama Kiyoshi"
                            }
                        ]
                    },
                    "description": {
                        "ja": "高並列計算機AP1000上にLispの方言の一つであるSchemeを核とした並列記号処理システムを作成した。各プロセッサに独立したメモリ空間を持つSchemeを実装し、複数のプロセッサで式を同時に評価させることで並列性を引き出す。また、並列に評価する単位を手続きとして、その並列に評価される手続きを「第1級」のオブジェクトとして扱えるようにし、Schemeの手続きと同様の形式で他のプロセッサに存在する手続きを呼び出すことを可能にした。We propose a parallel symbol processing system, to execute a parallel program described in Scheme, on the highly parallel computer AP1000. We implement a Scheme processor on each processor element with a local and independent memory space. Parallelism is extracted by evaluating expressions on multiprocessors concurrently. All procedures, which are evaluated in parallel, are treated as the \"first-class\" objects. And any procedure which exists in other processors can be called in the same manner as a local procedure in Scheme.",
                        "en": "We propose a parallel symbol processing system, to execute a parallel program described in Scheme, on the highly parallel computer AP1000. We implement a Scheme processor on each processor element with a local and independent memory space. Parallelism is extracted by evaluating expressions on multiprocessors concurrently. All procedures, which are evaluated in parallel, are treated as the \"first-class\" objects. And any procedure which exists in other processors can be called in the same manner as a local procedure in Scheme."
                    },
                    "publisher": {
                        "ja": "一般社団法人情報処理学会",
                        "en": "Information Processing Society of Japan (IPSJ)"
                    },
                    "publication_date": "1994-12-08",
                    "publication_name": {
                        "ja": "情報処理学会研究報告システムソフトウェアとオペレーティング・システム（OS）",
                        "en": "IPSJ SIG Notes"
                    },
                    "volume": "1994",
                    "number": "106",
                    "starting_page": "191",
                    "ending_page": "198",
                    "languages": [
                        "jpn"
                    ],
                    "rm:is_open_access": false,
                    "identifiers": {
                        "cinii_na_id": [
                            "110002941180"
                        ],
                        "cinii_nc_id": [
                            "AN10444176"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/110002941180",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_books",
                            "@id": "http://ci.nii.ac.jp/ncid/AN10444176",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://id.nii.ac.jp/1001/00026175/",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/38803257",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "38803257",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2022-07-18T06:00:10Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-07-18T06:00:10Z",
                    "paper_title": {
                        "ja": "超並列処理に関する実験支援システムの構築",
                        "en": "A Virtual Massively Parallel Processing Environment"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "窪田 飛"
                            },
                            {
                                "name": "新実 治男"
                            },
                            {
                                "name": "柴山 潔"
                            }
                        ]
                    },
                    "description": {
                        "ja": "超並列処理方式に関する研究が盛んになるにつれて、そのためのテストベッドの整備が重要となっている。超並列計算機がまだ高価で簡単には使用できない現状では、開発した超並列処理アルゴリズム、超並列プログラミング言語やその処理システム、および超並列オペレーティングシステム(OS)などの実マシン上での評価は難しい。また、超並列計算機アーキテクチャの開発においては、実験(試作・評価)を何回も繰り返すことが困難であり、設計したハードウェア/ソフトウェア・トレードオフの概略的な事前評価(アセスメント)を行う設計支援ツールが必要とされる。そこで我々は、超並列処理に関する教育/研究用実験支援システム[1]を構築することにした。"
                    },
                    "publication_date": "1993-09-27",
                    "publication_name": {
                        "ja": "全国大会講演論文集"
                    },
                    "volume": "47",
                    "starting_page": "77",
                    "ending_page": "78",
                    "languages": [
                        "jpn"
                    ],
                    "rm:is_open_access": false,
                    "identifiers": {
                        "cinii_na_id": [
                            "110002884992"
                        ],
                        "cinii_nc_id": [
                            "AN00349328"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/110002884992",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_books",
                            "@id": "http://ci.nii.ac.jp/ncid/AN00349328",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://id.nii.ac.jp/1001/00125030/",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/38819979",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "38819979",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2022-07-18T07:06:36Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-07-18T07:06:36Z",
                    "paper_title": {
                        "ja": "大学における計算機アーキテクチャの教育方法に関する考察",
                        "en": "Studies on Undergraduate Programs in Computer Architecture"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "柴山 潔"
                            },
                            {
                                "name": "新實 治男"
                            }
                        ],
                        "en": [
                            {
                                "name": "Shibayama Kiyoshi"
                            },
                            {
                                "name": "Niimi Haruo"
                            }
                        ]
                    },
                    "description": {
                        "ja": "情報工学 （コンピュータサイエンス） を教育対象とする大学の情報系学科の専門教育のうち、その基盤の一端を担うべきであるとされる計算機アーキテクチャ教育の実状とその重要性について、現場でその教育に関わる教官の立場から述べる。さらに、物作りを重視するアーキテクチャ教育の立場から、設計から実現に至る一貫した実験教育の重要性を指摘し、その実施方法について比較・考察する。それらの考察をもとに、アーキテクチャ教育における大学の役割について提言する。From a teaching staff's standpoint, we discuss some undergraduate programs in computer architecture which should play an essential and important part in Japanese undergraduate education in computer science. And, we point out that it is important for us to give consistently and systematically lectures and laboratory on hardware/software tradeoffs in computer architecture education.",
                        "en": "From a teaching staff's standpoint, we discuss some undergraduate programs in computer architecture which should play an essential and important part in Japanese undergraduate education in computer science. And, we point out that it is important for us to give consistently and systematically lectures and laboratory on hardware/ software tradeoffs in computer architecture education."
                    },
                    "publisher": {
                        "ja": "一般社団法人情報処理学会",
                        "en": "Information Processing Society of Japan (IPSJ)"
                    },
                    "publication_date": "1993-06-06",
                    "publication_name": {
                        "ja": "情報処理学会研究報告計算機アーキテクチャ（ARC）",
                        "en": "IPSJ SIG Notes"
                    },
                    "volume": "1993",
                    "number": "49",
                    "starting_page": "25",
                    "ending_page": "34",
                    "languages": [
                        "jpn"
                    ],
                    "rm:is_open_access": false,
                    "identifiers": {
                        "cinii_na_id": [
                            "110002775187"
                        ],
                        "cinii_nc_id": [
                            "AN10096105"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/110002775187",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_books",
                            "@id": "http://ci.nii.ac.jp/ncid/AN10096105",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://id.nii.ac.jp/1001/00024323/",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202756",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202756",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "paper_title": {
                        "ja": "低レベル並列処理計算機のためのマイクロプログラム最適化方式"
                    },
                    "publication_date": "1990",
                    "publication_name": {
                        "ja": "情報処理学会論文誌"
                    },
                    "volume": "31/2",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/38478159",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "38478159",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2022-07-12T04:15:17Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-07-12T04:15:17Z",
                    "paper_title": {
                        "ja": "3次元立体集合演算のための並列プロセッサ・システム",
                        "en": "A MULTIPROCESSOR SYSTEM FOR SET OPERATIONS OF 3 - DIMENSIONAL SOLID OBJECTS"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "新實 治男"
                            },
                            {
                                "name": "柴山 潔"
                            },
                            {
                                "name": "萩原 宏"
                            }
                        ]
                    },
                    "description": {
                        "ja": "3次元形状定義処理において最も多くの計算量を占める立体集合演算について、その処理を高速化するための並列処理アルゴリズム、およびその効率的実行のための並列プロセッサ・システムの構成方式を提案する。本方式では、立体構成面どうしの交差計算と交線生成に要する処理時間が全処理時間の大部分を占めることに注目し、この部分の処理を重点的に並列化することによって集合演算全体の高速化を図っている。そのために、2^N個のプロセッサを2分木状に接続し、プロセッサ間で最大N個のメモリを共有するとともに、すべての処理段階において、プロセッサ間でのメモリ・アクセス競合が起こり得ないようにした結合ネットワーク構造を考案した。This paper describes a parallel algorithm and a multiprocessor system organization for high-speed set operations of 3-dimensional solid objects. We focused that most of the processing time is spent to evaluate the intersections of faces and to create new edges. To increase the system's throughput, we propose a novel multiprocessor system organization provided with 2^N processing modules which are mutually connected in the form of a binary tree network. These processing modules share at most N memory planes which exclude different processing modules the simultaneous access. The efficiency of the proposed system is confirmed by software simulations."
                    },
                    "publication_date": "1989-10-19",
                    "publication_name": {
                        "ja": "情報処理学会研究報告グラフィクスとCAD（CG）"
                    },
                    "volume": "1989",
                    "number": "87",
                    "starting_page": "1",
                    "ending_page": "8",
                    "languages": [
                        "jpn"
                    ],
                    "rm:is_open_access": false,
                    "identifiers": {
                        "cinii_na_id": [
                            "170000034390"
                        ],
                        "cinii_nc_id": [
                            "AN10100541"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/170000034390",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_books",
                            "@id": "http://ci.nii.ac.jp/ncid/AN10100541",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://id.nii.ac.jp/1001/00039004/",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/misc/20202754",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0013548/misc",
                    "rm:id": "20202754",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2021-10-20T15:18:25Z",
                    "paper_title": {
                        "ja": "3次元形状モデリングにおける立体集合演算の並列処理方式",
                        "en": "A Parallel Processing of Set Operations for 3 - dimensional Solid Modeling"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "中島 康彦"
                            },
                            {
                                "name": "新實 治男"
                            },
                            {
                                "name": "柴山 潔"
                            },
                            {
                                "name": "萩原 宏"
                            }
                        ]
                    },
                    "description": {
                        "ja": "3次元形状のモデリング過程は 形状定義と図形表示の2つの処理からなる.本論文では 形状定義処理のうち 最も計算量の多い立体集合演算について 処理を高速化するための並列処理アルゴリズム およびこれを効率よく実行する並列プロセッサ・システムの構成方式を提案する本システムでは 立体を構成する面どうしの交差計算および交線生成に要する処理時間が全処理時間の大部分を占めることに注目し この処理を重点的に並列化することによって集合演算の高速化を図っている.また 全体のスループットの向上のためには 全プロセッサに対する立体データのブロードキャスト 処理結果の回収 立体の再構成といった処理を 相対的に短い時間で行う必要がある.そこで これらの処理にともなうデータ騒送を必要最小限に抑えるため 2＾N個のプロセッサを2分木状に接続し プロセッサ間で最大N個のメモリを共有するとともに すべての処理段階において プロセッサ間でのメモリ・アクセス競合が起こり得ないようにした結合ネットワーク構造 および並列処理方式を 新たに提案する.そして ソフトウェア・シミュレーションにより 1)本システムの並列処理方式が極めて有効であること;2)一定誤差の補償を含んだ浮動小数点数の比較演算 および3次元ベクトルのスカラ積・ベクトル積計算の専用ハードウェア化が性能向上に大きく貢献すること;を明らかにする."
                    },
                    "publisher": {
                        "ja": "一般社団法人情報処理学会",
                        "en": "Information Processing Society of Japan (IPSJ)"
                    },
                    "publication_date": "1989",
                    "publication_name": {
                        "ja": "情報処理学会論文誌",
                        "en": "IPSJ Journal"
                    },
                    "volume": "30/10",
                    "number": "10",
                    "starting_page": "1298",
                    "ending_page": "1308",
                    "languages": [
                        "jpn"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "issn": [
                            "1882-7764"
                        ],
                        "cinii_na_id": [
                            "110002724525"
                        ],
                        "cinii_nc_id": [
                            "AN00116647"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/110002724525",
                            "is_downloadable": false
                        },
                        {
                            "label": "cinii_books",
                            "@id": "http://ci.nii.ac.jp/ncid/AN00116647",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://id.nii.ac.jp/1001/00015152/",
                            "is_downloadable": false
                        }
                    ]
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0013548/books_etc",
            "@type": "books_etc",
            "@reverse": "https://api.researchmap.jp/read0013548",
            "total_items": 5,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0013548/books_etc/10929505",
                    "@type": "books_etc",
                    "@reverse": "https://api.researchmap.jp/read0013548/books_etc",
                    "rm:id": "10929505",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "book_title": {
                        "ja": "情報社会とコンピュータ"
                    },
                    "publisher": {
                        "ja": "昭晃堂,富田・藤井編著,第8章分担執筆"
                    },
                    "publication_date": "2005",
                    "referee": false,
                    "identifiers": {
                        "isbn": [
                            "9784785631536"
                        ]
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/books_etc/10929502",
                    "@type": "books_etc",
                    "@reverse": "https://api.researchmap.jp/read0013548/books_etc",
                    "rm:id": "10929502",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "book_title": {
                        "en": "Evaluation of a Data Preload Mechanism for a Linked List Structure"
                    },
                    "publisher": {
                        "en": "Systems and Computers in Japan"
                    },
                    "publication_date": "2002",
                    "referee": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/books_etc/10929503",
                    "@type": "books_etc",
                    "@reverse": "https://api.researchmap.jp/read0013548/books_etc",
                    "rm:id": "10929503",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "book_title": {
                        "ja": "新コンピュータサイエンス講座・情報工学実験・オペレーティングシステムの基礎"
                    },
                    "publisher": {
                        "ja": "オーム社,池田編,第4章分担執筆"
                    },
                    "publication_date": "1993",
                    "referee": false,
                    "identifiers": {
                        "isbn": [
                            "9784274129292"
                        ]
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/books_etc/10929504",
                    "@type": "books_etc",
                    "@reverse": "https://api.researchmap.jp/read0013548/books_etc",
                    "rm:id": "10929504",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "book_title": {
                        "ja": "知識情報処理ハンドブック"
                    },
                    "publisher": {
                        "ja": "オーム社,福村編,IV編第4章分担執筆"
                    },
                    "publication_date": "1988",
                    "referee": false,
                    "identifiers": {
                        "isbn": [
                            "9784274074332"
                        ]
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/books_etc/10929501",
                    "@type": "books_etc",
                    "@reverse": "https://api.researchmap.jp/read0013548/books_etc",
                    "rm:id": "10929501",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "book_title": {
                        "en": "A Parallel Processor System for Three-Dimensional Color Graphics"
                    },
                    "publisher": {
                        "en": "ACM Computer Graphics (SIGGRAPH\\'84)"
                    },
                    "publication_date": "1984",
                    "referee": false
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0013548/presentations",
            "@type": "presentations",
            "@reverse": "https://api.researchmap.jp/read0013548",
            "total_items": 3,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0013548/presentations/13551929",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0013548/presentations",
                    "rm:id": "13551929",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "presentation_title": {
                        "ja": "再帰的データ構造を対象としたループの並列投機実行方式"
                    },
                    "event": {
                        "ja": "情報処理学会 計算機アーキテクチャ研究会 ARC１３６―１"
                    },
                    "publication_date": "2000",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/presentations/13551928",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0013548/presentations",
                    "rm:id": "13551928",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "presentation_title": {
                        "ja": "線形リストを対象としたデータプリフェッチ機構"
                    },
                    "event": {
                        "ja": "情報処理学会 計算機アーキテクチャ研究会ARC１３９―１２"
                    },
                    "publication_date": "2000",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/presentations/13551927",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0013548/presentations",
                    "rm:id": "13551927",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "presentation_title": {
                        "ja": "ループの並列投機実行におけるデータ値予測の予備的評価"
                    },
                    "event": {
                        "ja": "情報処理学会 計算機アーキテクチャ研究会ARC１３９―２７"
                    },
                    "publication_date": "2000",
                    "invited": false,
                    "rm:is_open_access": false
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0013548/association_memberships",
            "@type": "association_memberships",
            "@reverse": "https://api.researchmap.jp/read0013548",
            "total_items": 4,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0013548/association_memberships/8223366",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0013548/association_memberships",
                    "rm:id": "8223366",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "academic_society_name": {
                        "ja": "IEEE.Computer Society"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/association_memberships/8223365",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0013548/association_memberships",
                    "rm:id": "8223365",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "academic_society_name": {
                        "ja": "ACM"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/association_memberships/8223364",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0013548/association_memberships",
                    "rm:id": "8223364",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "academic_society_name": {
                        "ja": "電子情報通信学会"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/association_memberships/8223363",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0013548/association_memberships",
                    "rm:id": "8223363",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "academic_society_name": {
                        "ja": "情報処理学会"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0013548/research_projects",
            "@type": "research_projects",
            "@reverse": "https://api.researchmap.jp/read0013548",
            "total_items": 20,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/45053231",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "45053231",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-30T14:50:41Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-30T14:50:41Z",
                    "research_project_title": {
                        "ja": "共有メモリ型並列プログラミングモデルの高並列クラスタ計算環境への適用",
                        "en": "Applying the Shared-Memory Parallel Programming Model to the Highly Parallel Cluster Computing Environment"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "新實 治男"
                            }
                        ],
                        "en": [
                            {
                                "name": "NIIMI Haruo"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会",
                        "en": "Japan Society for the Promotion of Science"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業",
                        "en": "Grants-in-Aid for Scientific Research"
                    },
                    "category": {
                        "ja": "基盤研究(C)",
                        "en": "Grant-in-Aid for Scientific Research (C)"
                    },
                    "institution_name": {
                        "ja": "京都産業大学",
                        "en": "Kyoto Sangyo University"
                    },
                    "from_date": "2005",
                    "to_date": "2007",
                    "overall_grant_amount": {
                        "total_cost": "3500000",
                        "direct_cost": "3200000",
                        "indirect_cost": "300000"
                    },
                    "description": {
                        "ja": "本研究の目的は,高並列クラスタ計算環境において,共有メモリ型並列プログラミングモデルを採用することにより,プログラミング時の負担軽減と,並列実行時の効率向上との両立を図ることにあった。\nまず,並列プログラムの実行評価実験を行うためのプラットホームとして,ノード8台から成る基礎的なクラスタシステムを構築した。また,共有メモリ型並列プログラミングモデルの代表としてはOpenMPを,一方の高並列クラスタ計算環境における並列プログラム実行方式の代表としてはMPI通信ライブラリを,それぞれ主たる検討対象として選定し,両者の比較対照研究を行った。そして,前者によって記述されたプログラムから,後者の分散メモリ型並列プログラムへの変換を自動的に行うトランスレータ(翻訳系)を開発することで,本研究の目的の達成を図ることとした。\nOpenMPとMPIの相違点は,「データ属性」に集約される。すなわち,前者では,スレッド間で共有する「sharedデータ」が存在し,それがプログラマの負担軽減の大きな要因となっている。ところがMPIでは,各プロスセスに固有の「privateデータ」のみしかなく,この差異をいかに吸収するかが最大の課題であった。\n共有メモリ型並列プログラミングモデルの例として,UPCについても検討したが,データ属性のデフォルトが「private」であることをはじめ,標準化や普及の度合いの点からもOpenMPを凌駕するには至らないとの結論に達した。\n本研究で開発したトランスレータを用いて数種類のOpemMPプログラムをMPIプログラムに変換し,その効果について評価した。その結果,局所性の高いプログラムについては,仮想分散共有メモリシステムによる実装方式よりも,高い並列実行効率を発揮させられることが確認できた。",
                        "en": "The aim of this study was to make them consistent in highly parallel cluster computing environments, one of which is to reduce parallel programming cost, and the other is to get enough efficiency in parallel execution, by employing shared-memory parallel programming paradigm.\nAt first, we built a cluster system consisting of eight nodes as a platform to carry out various experiments. And we studied OpenMP and MPI, the former is the representative of the shared-memory parallel programming model, while the latter is the most popular message passing library. We then planned to develop a translator which converts an OpneMP program to an MPI distributed-memory parallel program. The difference of OpenMP and MPI models is focused to each data attribute. In other words, in the former, there are shared data to be shared between threads, and that becomes the big factor to reduce the programmer's burden. On the other hand, in MPI, there are only private data which are local to each process, and it was the greatest problem how to manage this difference. We also examined the UPC as another example of the shared-memory parallel programming models, but, including the default data attribute being private, reached the conclusion that the UPC cannot surpass OpenMP from a point of the degree of standardization and the popularity.\nWe used the translator, which we developed in this study, to convert several kinds of OpenMP sample programs into MPI programs and evaluated their parallel execution efficiency. As a result, for the programs which have a high level locality, we could confirm that our translator showed enough performance on the parallel execution efficiency that was even higher than the virtual implementation methods of distributed-shared-memory systems."
                    },
                    "identifiers": {
                        "grant_number": [
                            "17500049"
                        ],
                        "national_grant_number": [
                            "JP17500049"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-17500049"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/44927221",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "44927221",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-30T11:57:04Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-30T11:57:04Z",
                    "research_project_title": {
                        "ja": "シンクロナイズド・マルチメディアを用いた並列プログラミング教育の研究",
                        "en": "Study on parallel programming education using synchronized multi-media"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "山崎 勝弘"
                            },
                            {
                                "name": "西村 俊和"
                            },
                            {
                                "name": "新實 治男"
                            },
                            {
                                "name": "大西 淳"
                            }
                        ],
                        "en": [
                            {
                                "name": "YAMAZAKI Katsuhiro"
                            },
                            {
                                "name": "NISHIMURA Toshikazu"
                            },
                            {
                                "name": "NIIMI Haruo"
                            },
                            {
                                "name": "OHNISHI Atsushi"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会",
                        "en": "Japan Society for the Promotion of Science"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業",
                        "en": "Grants-in-Aid for Scientific Research"
                    },
                    "category": {
                        "ja": "基盤研究(C)",
                        "en": "Grant-in-Aid for Scientific Research (C)"
                    },
                    "institution_name": {
                        "ja": "立命館大学",
                        "en": "Ritsumeikan University"
                    },
                    "from_date": "2002",
                    "to_date": "2003",
                    "overall_grant_amount": {
                        "total_cost": "3600000",
                        "direct_cost": "3600000"
                    },
                    "description": {
                        "ja": "本研究では、同期マルチメディアを用いた並列処理教材の作成、及びPCクラスタ上での各種問題の並列化を行った。\nボーリング、陸上競技、レジメ配布の3つのモデルを用いて、負荷分散、同期、パイプラインなどの並列処理の基礎的概念に対するアニメーションを作成し、それに静止画・音声・テキストを同期させて、初心者用の分かりやすい教材を作成した。また、小規模なストリーミング実験を行って、ダウンロード方式に対するストリーミングの有用性を実験的に確認した。これにより、同期マルチメディアを用いた並列処理教材が並列プログラミングの初心者教育には十分役立つことを確認した。\n次に、PC16台を高速ネットワーク(ミリネット)で接続し、クラスタシステムソフトウェア(SCore)を載せて、並列プログラミング環境を構築した。そして、PCクラスタ上で各種問題の並列化を行った。JPEG/JPEG2000エンコーダ、有限要素法によるカルマン渦、組織的ディザ法、画像の3次元グラフ表示、Nクイーン、3次スプライン補間、及びガウス・ジョルダン法などの並列化をOpenMPを用いて行い、並列化による速度向上を達成することができた。また、3次スプライン曲線やガウス・ザイデル法ではパイプライン処理が必要であり、このような場合にはMPIを用いた方が適切であることか分かった。",
                        "en": "This research developed teaching materials for parallel computing using synchronized multi-media, and parallelized several subjects on a PC cluster.\n1.We built animations for basic concepts of parallel computing, such as load balancing, synchronization and pipelining based on the models of bowling, athletics, and distribution of handouts. Then we developed teaching materials for primers by synchronizing figures, voices and texts with the animations. Moreover, we confirmed that streaming is more useful than down loading based on small-scale experiments of streaming. These experiments showed that teaching materials of parallel computing using synchronized multi-media are very useful for educating primers of parallel programming.\n2.We developed a parallel programming environment on a PC cluster in which 16 PCs are connected via fast network cards, called Myrinet, and cluster system software, called SCore, is installed. Several subjects such as JPEG/JPEG2000 encoders, the Kerman vortex using the finite element method, the systematic dither method, three dimensional drawing of images, n-queen problem, spline interpolation, and the Gauss-Jordan iteration method were parallelized using OpenMP on the PC cluster. We could get reasonable speedups for these subjects. Moreover, we confirmed that pipelining is essential for three dimensional spline curves and the Gauss-Jordan iteration method. Thus, MPI is more suitable for these programs."
                    },
                    "identifiers": {
                        "grant_number": [
                            "14580395"
                        ],
                        "national_grant_number": [
                            "JP14580395"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-14580395"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/44834347",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "44834347",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-30T09:54:43Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-30T09:54:43Z",
                    "research_project_title": {
                        "ja": "ヘテロジニアス型高度並列プログラムの開発支援環境に関する研究",
                        "en": "A Research on Program Developing Environments of Heterogeneously Highly Parallel Programs"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "新實 治男"
                            },
                            {
                                "name": "平田 博章"
                            }
                        ],
                        "en": [
                            {
                                "name": "NIIMI Haruo"
                            },
                            {
                                "name": "HIRATA Hiroaki"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会",
                        "en": "Japan Society for the Promotion of Science"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業",
                        "en": "Grants-in-Aid for Scientific Research"
                    },
                    "category": {
                        "ja": "基盤研究(B)",
                        "en": "Grant-in-Aid for Scientific Research (B)"
                    },
                    "institution_name": {
                        "ja": "京都産業大学",
                        "en": "Kyoto Sangyou University"
                    },
                    "from_date": "1999",
                    "to_date": "2001",
                    "overall_grant_amount": {
                        "total_cost": "13900000",
                        "direct_cost": "13900000"
                    },
                    "description": {
                        "ja": "本研究ではまず,LAN接続された複数のマシンによるヘテロジニアスな並列実行環境の構築を行った.既設のWS・PC群に加え,初年度には4-CPU搭載のSMPマシン(SPARCアーキテクチャ,Solaris搭載),次年度以降も数台のPC(x86アーキテクチャ,Linux搭載)を導入し,PVMやMPIといった並列処理用のメッセージパッシングライブラリを利用して,並列実行環境の動作検証を行った.\nこのような,各種の異なる性能レベル・アーキテクチャを有するマシンが混在するヘテロジニアスな並列実行環境において,主に性能重視の観点から,メッセージパッシングライブラリの標準仕様であるMPIを用いた並列プログラミングを行った.その際,データ分割とそれに伴うメッセージ通信パターンの特徴についての解析を行い,その過程を通して,同プログラミングパラダイムの有効性と妥当性について種々の角度からの考察を行った.しかし,MPIを利用してSPMD型の並列プログラミングを行うことは,性能を重視した場合には確かに有効であるものの,中規模以上のプログラムを作成する際の生産性が非常に低く,また,プログラムそのものの可読性も決して高いとは言えない.その一方で,論理共有型の並列プログラミングパラダイムの重要性がより明らかになり,その標準化に向けて,OpenMPの有用性と将来性に十分期待できることが判った.\n本研究ではまた,並列プログラムを構成する複数のプロセス間での負荷の均衡化・最適化のための負荷分散手法についても考察し,具体的な新方式の提案を行った.\nさらに,高度並列処理で問題となる複数プロセス間での通信オーバヘッドの削減についても考察し,最も標準的なプロトコルであるTCP/IP上で良い効率を発揮する新たな通信ライブラリを開発した.",
                        "en": "First of all, we have built the heterogeneous parallel processing environment consisting of four workstations (WS), one of which is an SMP machine with 4 processors, and ten personal computers (PC) interconnected via 100Mbps Ethernet. While the WSs employ SPARC processors and run Solaris operating system (OS), the PCs employ various models of Intel x86 family processors and run different kinds of Linux OS distributions. To verify this parallel processing environment, we installed PVM and MPI message passing libraries and developed some parallel programs utilizing these libraries.\nSince we primarily emphasized the performance aspects of parallel programs, we prefer the message-passing paradigm using MPI functions. Through the development of several SPMD (Single Program, Multiple Data-streams) parallel programs, we analyzed how the data should be distributed and how the derived communication patterns should be optimized, and investigated the effectiveness and the adequacy of this programming paradigm. These investigations convinced us that the SPMD parallel programming is efficient to a certain extent, however, the productivity of middle or large-scale SPMD programs is intolerably low and the readability of those is rather poor. On the other hand, we noticed effectiveness of the physically distributed, logically shared memory paradigm, especially OpenMP as the best candidate of the de facto standard of this paradigm.\nWe also proposed the novel schemes for dynamic load balancing (and/or optimizing) among many processes within a parallel program, which utilize some kinds of load information, such as the load growing rate and its acceleration. Finally, we have developed a new message passing library which can decrease the communication overheads within the TCP/IP protocol and some communication functions specified in the MPI. Simulation results showed that this new library can exhibit fairly good performance comparing to some existing MPI libraries."
                    },
                    "identifiers": {
                        "grant_number": [
                            "11480069"
                        ],
                        "national_grant_number": [
                            "JP11480069"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-11480069"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/44844621",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "44844621",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-30T10:07:05Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-30T10:07:05Z",
                    "research_project_title": {
                        "ja": "マルチレッド用事例ベース並列プログラミングの研究",
                        "en": "Study on Case-Based Parallel Programming for Multi-threads"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "山崎 勝弘"
                            },
                            {
                                "name": "新實 治男"
                            },
                            {
                                "name": "大西 淳"
                            }
                        ],
                        "en": [
                            {
                                "name": "YAMAZAKI Katsuhiro"
                            },
                            {
                                "name": "NIIMI Haruo"
                            },
                            {
                                "name": "ONISHI Atsushi"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会",
                        "en": "Japan Society for the Promotion of Science"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業",
                        "en": "Grants-in-Aid for Scientific Research"
                    },
                    "category": {
                        "ja": "基盤研究(C)",
                        "en": "Grant-in-Aid for Scientific Research (C)"
                    },
                    "institution_name": {
                        "ja": "立命館大学",
                        "en": "Ritsumeikan University"
                    },
                    "from_date": "1999",
                    "to_date": "2000",
                    "overall_grant_amount": {
                        "total_cost": "3600000",
                        "direct_cost": "3600000"
                    },
                    "description": {
                        "ja": "従来の事例ベース並列プログラミングの研究で、事例を修正して新規並列プログラムを作成する際、スレッド、同期に関する部分に比べて、タスク分割部分の再利用度が低いことが問題であった。本研究では、この問題を解決するために、タスク分割について並列アルゴリズムクラス毎に詳細な分類を行い、それを基にタスク分割の部品化を検討した。\nタスク分割の分類は、事例用に作成された並列プログラム22個を、4つの並列アルゴリズム毎に分析して行った。従来の3種類の分類(ブロック、サイクリック、コピー:分類レベル1)の他に、分割方法に関するより詳細な情報(単純/重複、固定/可変、分割数など)を示す分類レベル2、及び分類レベル2に応じて必要なデータを示す分類レベル3を新たに設けた。これらの分類の導入によって、事例検索の精度が上がり、より類似した事例を検索できるようになった。\nまた、並列プログラムの骨格以外の不要部分を削除し、削除部分には何の記述をすべきかのコメントを付加したプログラムスケルトンを自動抽出するプログラムを作成した。これによって、事例修正における手間が大幅に削減できた。\nさらに、PC16台をイサーネットで接続し、PCクラスタを構築した。その上にPVMを移植して、PVM並列プログラミングの実験を行った。現在、PC8台を高速ネットワークカード(Myrinet)で接続して、SCoreクラスタシステムソフトウエアをのせて、分散共有メモリ環境を構築中である。今までに、PC4台上にMyrinetとSCoreをのせて、簡単なOpenMP並列プログラムの動作を確認した。",
                        "en": "The major problem of our prevoius case-based parallel programming research was that the reusability of task division was low compared to threads and synchronization. In this research, task division was classified in detail based on parallel algorithm classes, and components of task division was investigated.\nTask division was classified by analysing 22 parallel programs developed for cases at every parallel algorithm class. In addition to previous three classes (block, cyclic and copy : level 1), level 2 which shows more minute information such as simple/duplicate, fixed/variable, and the number of division, as well as level 3 which shows necessary data based on level 2 were provided.\nThe precision of case retreival increased so that more similar cases could be retrieved by introducing these classifications. Moreover, an automatic detection program that deletes unnecessary lines except program skelteons, and inserts comments which show what should be described. Consequently, the labor of case adaptation greatly reduced.\nFuthermore, a PC cluster was developed by connecting 16 PCs with ethernet. PVM was installed on the cluster and an experiment of PVM parallel programming was tested. At present, 8 PCs are connected with fast network cards, Myrinet, and distributed shared memory environment is developed by installing cluster system software SCore. Simple OpenMP parallel programs were executed correctly on the 4 PC cluster with Myrinet and SCore."
                    },
                    "identifiers": {
                        "grant_number": [
                            "11680374"
                        ],
                        "national_grant_number": [
                            "JP11680374"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-11680374"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/44809527",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "44809527",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-30T09:26:53Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-30T09:26:53Z",
                    "research_project_title": {
                        "ja": "プロセッサ階層に関する研究",
                        "en": "A Research on Hierarchical Processor Architecture"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "柴山 潔"
                            },
                            {
                                "name": "新実 治男"
                            },
                            {
                                "name": "平田 博章"
                            }
                        ],
                        "en": [
                            {
                                "name": "SHIBAYAMA Kiyoshi"
                            },
                            {
                                "name": "NIIMI Haruo"
                            },
                            {
                                "name": "HIRATA Hiroaki"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会",
                        "en": "Japan Society for the Promotion of Science"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業",
                        "en": "Grants-in-Aid for Scientific Research"
                    },
                    "category": {
                        "ja": "基盤研究(B)",
                        "en": "Grant-in-Aid for Scientific Research (B)."
                    },
                    "institution_name": {
                        "ja": "京都工芸繊維大学",
                        "en": "Kyoto Institute of Technology"
                    },
                    "from_date": "1998",
                    "to_date": "2000",
                    "overall_grant_amount": {
                        "total_cost": "9200000",
                        "direct_cost": "9200000"
                    },
                    "description": {
                        "ja": "本研究では,プロセッサ-メモリ間転送路に焦点を絞って,それがプロセッサとメモリとの機能分担によって受ける影響を見直し,プロセッサ-転送路-メモリのアーキテクチャ上の関係を改良した.まず,処理機能を1点集中させているプロセッサ機能を「メモリや転送路の利用」という観点から実験的に解析した.このとき,プロセッサ機能を性能(動作速度)だけで評価するのではなく,メモリや転送路からの情報(命令やデータ)供給量(「アクセススループット」といってもよい)も定量的に評価して考察した.これは,プロセッサ機能を「動作速度」と「メモリや転送路とのアクセススループット」の両者によって評価することである.この2つの指標がトレードオフ関係になることを考えると,プロセッサも超高機能なものを唯一コンピュータシステム中に置くのではなく,処理機能をこの2つの指標で評価し,適切な性能(動作速度とアクセススループット)のプロセッサ機能に分割設定して,それを別々のプロセッサに分担させるのが望ましいことが分かった.このように,動作速度と対メモリのアクセススループットの性能が異なる数種のプロセッサ(及びその機能レベル)を本研究では「プロセッサ階層」と呼んでいる.\n本研究では,プロセッサ階層の具体的なアーキテクチャを提案した.具体的には,i)プロセッサ階層を評価(定義)する指標である動作速度と対メモリのアクセススループットによってプロセッサ機能を3種類程度に分割する;ii)それぞれのプロセッサアーキテクチャについて,それと整合するメモリアーキテクチャ(メモリ階層)を含めて,設計する;iii)設計したプロセッサ階層とメモリ階層との整合性について定量的に評価する;を行った.",
                        "en": "Today's computer system consists mainly of a processor, a memory module, and an I/O (communication) subsystem as hardware resources, connected with each other.\nA processor, which is a kernel processing the information has the two ways for acquiring data to operate. One is a memory access for loadins/storing data from/to memory of an internal resource on a computer system, and the other is a communication for sending/receiving data from/to the other external hardware. The inter-processor communication is an essential faculty to develop a parallel computer system, which is constructed with a number of processors connected with an interconnection network.\nA latency of the memory access and an inter-processor communication becomes a major factor of disturbing the improvement of total performance of computer systems. As the operating frequuency of microprocessors have highly increased, the relative cost of memory accesses has increased. On the other hand, although the recent high-speed network hardware enhances the data transfer rate in electric level, a large communication overhead in both of software and hardware, except the data transfer itself, is still disturbing the performance improvement of communications. Considering these states, we need to reconstruct the processor-memory architecture by investigating the optimal trade-off point among processor, memory, and communication. This research presents hierarchical processor architecture for high-speed memory access and inter-processor communication with two novel schemes."
                    },
                    "identifiers": {
                        "grant_number": [
                            "10480062"
                        ],
                        "national_grant_number": [
                            "JP10480062"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-10480062"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/44782951",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "44782951",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-30T08:54:50Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-30T08:54:50Z",
                    "research_project_title": {
                        "ja": "プロセッサ間通信機能をオンチップ化したメッセージフロープロセッサの試作",
                        "en": "Design of a Messageflow Processor with Chip-based Inter-processors Communication Function"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "柴山 潔"
                            },
                            {
                                "name": "中田 登志之"
                            },
                            {
                                "name": "新実 治男"
                            },
                            {
                                "name": "平田 博章"
                            },
                            {
                                "name": "北村 俊明"
                            }
                        ],
                        "en": [
                            {
                                "name": "SHIBAYAMA Kiyoshi"
                            },
                            {
                                "name": "NAKATA Toshiyuki"
                            },
                            {
                                "name": "NIIMI Haruo"
                            },
                            {
                                "name": "HIRATA Hiroaki"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会",
                        "en": "Japan Society for the Promotion of Science"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業",
                        "en": "Grants-in-Aid for Scientific Research"
                    },
                    "category": {
                        "ja": "基盤研究(B)",
                        "en": "Grant-in-Aid for Scientific Research (B)"
                    },
                    "institution_name": {
                        "ja": "京都工芸繊維大学",
                        "en": "KYOTO INSTITUTE OF TECHNOLOGY"
                    },
                    "from_date": "1997",
                    "to_date": "1999",
                    "overall_grant_amount": {
                        "total_cost": "11400000",
                        "direct_cost": "11400000"
                    },
                    "description": {
                        "ja": "(1)メッセージフロープロセッサを搭載したボードコンピュータの実装\n昨年度の成果であるプロセッサ間通信機能をオンチップ化したメッセージフロープロセッサチップを、同じく昨年度に設計したボードコンピュータのプロセッサ部品として、適用した。また、ハードウェア機構と基本ソフトウェア機能(OSとコンパイラ)とのトレードオフの改善度を評価するために、基本ソフトウェアまでも含めたボードコンピュータシステムを設計・評価した。この際、このメッセージフロープロセッサによるOS/コンパイラのハードウェアアーキテクチャ支援機能について特に評価することが必要であるとの知見を得た。\n(2)ボードコンピュータを用いたメッセージフロープロセッサの実際的評価\n昨年度に設計したボードコンピュータアーキテクチャの実際の応用への適用性を実際に評価し、試作したメッセージフロープロセッサチップの実用化価値について定量的な評価を加えた。特に、研究分担者の蓄積された研究成果がある図形/画像処理や科学技術計算、さらには、記号処理や人工知能(AI)まで応用範囲を広げて、試作したプロセッサチップの並列/分散処理コンピュータシステムへの問題適応能力を実用性の面から評価した。",
                        "en": "\"Active Messages (AM) \" has been proposed as an efficient message passing communication scheme for distributed memory parallel computers. AM is one of the best message passing communication schemes, and therefore AM has been implemented on several parallel computers to achieve the dramatic performance improvements. The novel feature of AM is that, in an inter-processor communication message, it is specified how the receiving processor should handle the message.\nIn this research, we present a new communication scheme which improves AM in both the performance and availability. We call our scheme \"Active Threaded Message (AT-Message) \". AT-Message is implemented by using two threads, which are independent control flows executed on each processor. One thread is for calculation, and the other for handling of received messages. These two threads are executed in parallel to achieve the low overhead communication. Furthermore, on designing AT-Message, we had investigated the optimal trade-off point between the software (such as a user program and an OS) and the hardware (such as a processor and a network controller), and we could succeed to realize both of safety and high-performance in the user-level communication of AT-Message. By employing AT-Message, we can construct an higher-performance and more easily-programmable massively parallel computer than the case employing original AM.\nIn this research, we also present a detailed design of the elementary processor architecture implementing AT-Message efficiently."
                    },
                    "identifiers": {
                        "grant_number": [
                            "09558031"
                        ],
                        "national_grant_number": [
                            "JP09558031"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-09558031"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/44791672",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "44791672",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-30T09:07:46Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-30T09:07:46Z",
                    "research_project_title": {
                        "ja": "事例ベース並列プログラミングの研究",
                        "en": "Study on Case Based Parallel Programing"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "山崎 勝弘"
                            },
                            {
                                "name": "新實 治男"
                            },
                            {
                                "name": "大西 淳"
                            }
                        ],
                        "en": [
                            {
                                "name": "YAMAZAKI Katsuhiro"
                            },
                            {
                                "name": "NIIMI Haruo"
                            },
                            {
                                "name": "ONISHI Atsushi"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会",
                        "en": "Japan Society for the Promotion of Science"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業",
                        "en": "Grants-in-Aid for Scientific Research"
                    },
                    "category": {
                        "ja": "基盤研究(C)",
                        "en": "Grant-in-Aid for Scientific Research (C)"
                    },
                    "institution_name": {
                        "ja": "立命館大学",
                        "en": "Ritsumeikan University"
                    },
                    "from_date": "1997",
                    "to_date": "1998",
                    "overall_grant_amount": {
                        "total_cost": "3200000",
                        "direct_cost": "3200000"
                    },
                    "description": {
                        "ja": "本研究では、仮想共有メモリ並列マシンKSR-1用の事例ベース並列プログラミングシステムを試作し、数種類の問題に対して、事例ベース並列プログラミングを実際に行って、その有効性を評価した。\n(1) 事例ベース並列プログラミングシステムの試作\n対象とする問題を解析して、その特徴を示すインデックスをユーザと対話的に作成する部分を詳細に検討し、試作した。また、類似事例の検索部、修正部を作成し、システム全体を完成させた。なお、事例ベースには現在までに、22個の事例が登録されている。\n(2) 事例ベース並列プログラミングの実験と評価\nナップサック問題、文字列照合(BM法)、ロンバーグ積分、ビジネル暗号、ランレングス圧縮、画像データの蓄積を対象として、事例ベース並列プログラミングの実験を行った。各々の問題に対して、類似事例を事例ベースから検索し、それを修正して目的の並列プログラムを作成した。\n次に、事例の再利用度をスレッド、同期、タスク分割、及び単位計算の観点から評価した。その結果、スレッドと同期は殆どがスケレトンから再利用でき、単位計算は逐次プログラムから抽出して利用できることが分かった。タスク分割については一部のみ再利用でき、その他はユーザによる修正・新規作成が必要であった。すなわち、並列プログラムの骨格部分(スレッド、同期)は類似事例を再利用でき、ユーザの負担を軽減できることが判明した。\n(3) 分散共有メモリ並列マシンExemplarへの並列プログラムの移植\n現在、KSR-1上で作成した並列プログラムをExemplar上へ移植している。全ての並列プログラムを移植した後、グラフ構造、サーチングなどの新たな並列プログラムを作成し、事例ベースを充実させていく予定である。さらに、Exemplar用のシステムを試作したい。",
                        "en": "This research developed a case-based parallel programming system on a virtual shared memory parallel machine KSR-1 and then evaluated the system by experimenting with case-based parallel programming for several problems.\n(1)Development of a case-based parallel programming system\nWe developed an indexing part which analyzes a given problem and makes indices that show the characteristics of a problem by talking with a user. Then, we developed a case retriever and a case adaptator. The case-base has 22 parallel programs.\n(2)Experimentation and evaluation of case-based parallel programming\nKnapsack problem, string pattern matching(the BM method), Romberg rule, Viginere cipher and run length compression were the target of the experimentation of case based parallel programming.\nA relevant case for each problem was retrieved by the system using the indices. A final parallel program was developed by adapting the skeleton of the relevant case by the user.\nWe evaluated the re-usability of the case in terms of threads, synchronization, task division and unit calculations, The results show that threads and synchronization are almost reused from skeletons, and unit calculations are extracted from serial programs. Although a part of task division can be reused from the skeletons, most of them should be adapted by the user. This concludes that the skeletal part of parallel programs can be reused from relevant cases so that the burden of parallel programming can be reduced."
                    },
                    "identifiers": {
                        "grant_number": [
                            "09680350"
                        ],
                        "national_grant_number": [
                            "JP09680350"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-09680350"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/44753545",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "44753545",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-30T08:17:50Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-30T08:17:50Z",
                    "research_project_title": {
                        "ja": "超並列コンピュータシステムのための仮想的なモデルアーキテクチャに関する研究",
                        "en": "A Research on a Virtual Model-Architecture for Massively Parallel Computer Systems"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "柴山 潔"
                            },
                            {
                                "name": "平田 博章"
                            },
                            {
                                "name": "新實 治男"
                            }
                        ],
                        "en": [
                            {
                                "name": "SHIBAYAMA Kiyoshi"
                            },
                            {
                                "name": "HIRATA Hiroaki"
                            },
                            {
                                "name": "NIIMI Haruo"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会",
                        "en": "Japan Society for the Promotion of Science"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業",
                        "en": "Grants-in-Aid for Scientific Research"
                    },
                    "category": {
                        "ja": "基盤研究(B)",
                        "en": "Grant-in-Aid for Scientific Research (B)"
                    },
                    "institution_name": {
                        "ja": "京都工芸繊維大学",
                        "en": "Kyoto Institute of Technology"
                    },
                    "from_date": "1996",
                    "to_date": "1997",
                    "overall_grant_amount": {
                        "total_cost": "5900000",
                        "direct_cost": "5900000"
                    },
                    "description": {
                        "ja": "1,概略的な事前評価方式の研究\n本研究で提示する仮想的なモデルアーキテクチャを利用した超並列処理用テストベッドでは、「緻密なシミュレーションによる厳密な定量的評価データよりも研究対象の概略的な見積りデータを示すこと」に重点を置いた。そのために、「『概略的な評価項目』とは具体的にどのような機能として示されるか?」、また「どのようにしてユーザに示すのか?」などについて明らかにした。さらには、評価機能の実現においては、実システムや実マシン独立な定量的評価なども統合的に実行可能な方式について考察を加えた。\n2,仮想的なモデルアーキテクチャの評価\nまず、平成8年度の研究成果である仮想的なモデルアーキテクチャと、それをモデルとして設計した種々のソフトウェア機能あるいはハードウェア機構を評価するユーザ(研究者)との、インタフェースを設計した。その上で、1,の各機能を可視化などによって、より使い易くしたシステムを一例として設計した。超並列コンピュータシステム用システムプログラムの開発/評価を支援するために、実行時のシステムの負荷状態を解析する機能、および超並列プログラムの開発(プログラミングやデバッグ)を効率的に行うことを可能にするプログラミング支援機能例を設計し、その過程を通じて、提示した仮想的なモデルアーキテクチャの評価を行った。また、並列プログラミング支援機能と問題適応化機能(動的可変性の度合)との関連付けについても考察した。",
                        "en": "On the side of the architects of massively parallel processors, it is difficult to manufacture by way of tried experiment and to access their own designing architectures repeatedly. Therefore, it is looked for an environment aiding to design and assess the hardware / software tradeoff.\nAnd, though required the experimental environment for the consistent education from algorithm to system programming and hardware architecture, a few institution can provide a massively parallel processing system.\nIn this research, we have provided a virtual massively parallel processing environment aiming at effective use for education and research. We have summarized requirements for this environment, and emphasized its adaptability to various problems. We have suggested a virtual model-architecture, consisting of clusters of multiple bus-based distributed shared memory architecture. We have also discussed implementation of the virtual massively parallel processor architecture which is the kernel of this environment. Finally, we have presented an experimental parallel programming system."
                    },
                    "identifiers": {
                        "grant_number": [
                            "08458069"
                        ],
                        "national_grant_number": [
                            "JP08458069"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-08458069"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/44727583",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "44727583",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-30T07:50:53Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-30T07:50:53Z",
                    "research_project_title": {
                        "ja": "超並列計算機用プロセッサコアの試作",
                        "en": "Design of a Processor Core for Massively Parallel Computers"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "柴山 潔"
                            },
                            {
                                "name": "中田 登志之"
                            },
                            {
                                "name": "小柳 滋"
                            },
                            {
                                "name": "平田 博章"
                            },
                            {
                                "name": "新實 治男"
                            }
                        ],
                        "en": [
                            {
                                "name": "SHIBAYAMA Kiyoshi"
                            },
                            {
                                "name": "NAKATA Toshiyuki"
                            },
                            {
                                "name": "OYANAGI Shigeru"
                            },
                            {
                                "name": "HIRATA Hiroaki"
                            },
                            {
                                "name": "NIIMI Haruo"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会",
                        "en": "Japan Society for the Promotion of Science"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業",
                        "en": "Grants-in-Aid for Scientific Research"
                    },
                    "category": {
                        "ja": "基盤研究(A)",
                        "en": "Grant-in-Aid for Scientific Research (A)"
                    },
                    "institution_name": {
                        "ja": "京都工芸繊維大学",
                        "en": "Kyoto Institute of Technology"
                    },
                    "from_date": "1995",
                    "to_date": "1996",
                    "overall_grant_amount": {
                        "total_cost": "3100000",
                        "direct_cost": "3100000"
                    },
                    "description": {
                        "ja": "(1)プロセッサコアの超並列計算機アーキテクチャ設計への適用・評価:今年度は、平成7年度に方式設計したプロセッサコアを主要部品とする超並列計算機のハードウェア/ソフトウェア・トレードオフすなわちアーキテクチャについて種々検討した。特に、超並列計算機システムにおける負荷分散制御の各種の方式について、メッセージ駆動スレッドアーキテクチャとの親和性を考察した。具体的には、スレッドスケジューリングの階層化方式や、オブジェクト指向パラダイムなどを導入することによって、効率のよい負荷分散制御が可能であることを示した。また、このプロセッサコアを相互に接続して超並列計算機を構築する上で、種々の特長を備えた新しい相互結合網の提案を行い、その評価を行った。\n(2)超並列計算機用プロセッサコアの論理設計:平成7年度に抽出したメモリ/通信機能のそれぞれを統合したプロセッサコアアーキテクチャについて、上記(1)で得られた種々の知見をもとに、さらに評価・検討を加え、その論理設計を行った。ここでは、簡潔性と均質性を最重要視し、各種の要素プロセッサ機能を簡素化/統合化することによって、従来の各機能を個別部品として組み合わせてシステムを構成する際に生じていたオーバヘッドを減少させることができた。\n(3)超並列計算機用プロセッサコアの実装: (2)で論理設計した超並列計算機用プロセッサコアの一部をFPGA素子上に実装する前段階としてのハードウェア記述言語による論理シミュレーションを行った。また、複数のFPGA素子を組み合わせるために、各素子の実装可能ゲート数および入出力ピン数の制限を考慮した、最適な論理分割を行うための検討を行った。",
                        "en": "Last fiscal year, we studied on the architectural design of our processor-core. Through this fiscal year, we have developed a massively parallel computer architecture which uses our processor-cores as key parts, while designing the processor-core for the implementation. In the development of a massively parallel computer, we verified the capability of the message-driven thread execution feature in our processor-core architecture to support dynamic load balancing schemes in massively parallel computers. By coupling the object-oriented paradigm with our hierarchical thread scheduling mechanism, we could succeed to balance the loads of processors in a massively parallel computer. We also proposed a novel interprocessor network architecture for massively parallel computers, and revealed its effectiveness through empirical evaluations.\nIn parallel with the development of the massively parallel computer architecture, we have refined the processor-core architecture. By simplifying and integrating carefully the functions essential to the processor-core, we could optimize the design of the processor-core. For example, we could dramatically eliminate the overhead which would arise if the processor-core would be composed as the combination of independent units implementing theis own functions.\nWe have designed the processor-core for the implementation using FPGA's. In the logic design phase of the processor-core, we used a hardware description language to describe the functions and behaviors of the processor-core, and verified the correctness of our design through logic simulations."
                    },
                    "identifiers": {
                        "grant_number": [
                            "07558156"
                        ],
                        "national_grant_number": [
                            "JP07558156"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-07558156"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/44667248",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "44667248",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-30T06:40:17Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-30T06:40:17Z",
                    "research_project_title": {
                        "ja": "粒度・粒質を問題に適応可能な超並列計算機アーキテクチャの研究"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "柴山 潔"
                            },
                            {
                                "name": "新實 治男"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業"
                    },
                    "category": {
                        "ja": "重点領域研究"
                    },
                    "institution_name": {
                        "ja": "京都工芸繊維大学"
                    },
                    "from_date": "1993",
                    "to_date": "1993",
                    "overall_grant_amount": {
                        "total_cost": "3500000",
                        "direct_cost": "3500000"
                    },
                    "description": {
                        "ja": "本研究では、重点領域研究(超並列処理)の「超並列ハードウェア・アーキテクチャの研究」班の計画研究を次の3点の重要課題に絞って補完することを目標とした。\n1.10^3個以上の要素プロセッサから構成される超並列計算機システムの問題適応性の向上。\n2.細粒度ハードウェア要素を組み合わせて種々の粒度に直接マッピングする機構の実現。\n3.コンパイラ/OS/ハードウェア構成のトレードオフを統合的に調整可能な計算モデルの構築。\n本研究の最終目標は、細粒度の均質なハードウェア要素(ビルディングブロック)をコンパイラやOSで静的かつ動的に組み合わせ・制御する方法によって、精疎が混交する処理粒度及び種々の処理粒質の超並列応用への超並列システムの適用性を格段に高めることであった。具体的には、「処理粒度・粒質を問題に適応可能な超並列計算機アーキテクチャの設計」を行うための超並列処理の種々の実験環境を仮想的に構築する方式について研究した。\nまず、「処理粒度可変方式」及び「処理粒質の問題への適応方式」についての研究の具体的な成果を基に、超並列システムにおけるコンパイラ/OS/ハードウェア構成のトレードオフを見直し、それらのトレードオフを柔軟に再構成できる統合的な超並列計算機アーキテクチャを設計する「仮想超並列処理環境」を汎用のワークステーション上に構築した。この際、コンパイラ/OS/ハードウェア構成のトレードオフを一貫して統合的に操作できる超並列計算モデルに基づいた統合アーキテクチャ設計法を用いた。"
                    },
                    "identifiers": {
                        "grant_number": [
                            "05219208"
                        ],
                        "national_grant_number": [
                            "JP05219208"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-05219208"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/44647631",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "44647631",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-30T06:18:50Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-30T06:18:50Z",
                    "research_project_title": {
                        "ja": "処理粒度・粒質を問題に適応可能な超並列計算機アーキテクチャの研究"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "柴山 潔"
                            },
                            {
                                "name": "新實 治男"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業"
                    },
                    "category": {
                        "ja": "重点領域研究"
                    },
                    "institution_name": {
                        "ja": "京都工芸繊維大学"
                    },
                    "from_date": "1992",
                    "to_date": "1992",
                    "overall_grant_amount": {
                        "total_cost": "3000000",
                        "direct_cost": "3000000"
                    },
                    "description": {
                        "ja": "本研究で得られた成果は以下の通りである。\n(1)処理粒度可変方式の研究:超並列問題の多種多様な論理的粒度に物理的粒度を整合性を失うこと無くマッピングさせるためのシステム構成方式について研究した。まず、物理的粒度を仮想化することによって粒度のマッピングにおける効率低下を防ぐアーキテクチャを構築した。次に、ハードウェア・アーキテクチャによって定まる処理フロー長や処理幅という物理的粒度の可変化方式について考察を加えた。処理粒度の制御は、従来、コンパイラによる静的解析情報及びOSによる動的解析情報のみに頼る方法で行われていた。本研究では、これらの解析情報をハードウェア要素によるシステムの動的再構成に適用する方式を提案した。\n(2)処理粒質の問題への適応方式の研究:超並列問題から静的/動的に内在する処理フローを抽出・解析し、その定性的属性(粒質)に沿った処理機構の動的再構成方式について研究した。具体的には、コントロール(命令)フローやデータフローの抽出であり、その依存関係に関する情報をハードウェア構成要素の動的割り付けに利用し、問題に最適なハードウェア要素のスケジューリングや負荷分散を行うことのできるアーキテクチャを構築している。論理的な命令フローやデータフローを物理的な処理ユニットやメモリユニットにダイレクトマッピングできる問題適応方式についても考察を加えた。"
                    },
                    "identifiers": {
                        "grant_number": [
                            "04235206"
                        ],
                        "national_grant_number": [
                            "JP04235206"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-04235206"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/44604665",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "44604665",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-30T05:38:35Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-30T05:38:35Z",
                    "research_project_title": {
                        "ja": "記号処理向き高並列計算機の開発",
                        "en": "Development of a symbol Manipulation-Oriented Highly Parallel Computer"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "柴山 潔"
                            },
                            {
                                "name": "萩原 宏"
                            },
                            {
                                "name": "萩原 宏"
                            },
                            {
                                "name": "井上 知子"
                            },
                            {
                                "name": "新實 治男"
                            },
                            {
                                "name": "柴山 潔"
                            }
                        ],
                        "en": [
                            {
                                "name": "SHIBAYAMA Kiyoshi"
                            },
                            {
                                "name": "HAGIWARA Hiroshi"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会",
                        "en": "Japan Society for the Promotion of Science"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業",
                        "en": "Grants-in-Aid for Scientific Research"
                    },
                    "category": {
                        "ja": "試験研究",
                        "en": "Grant-in-Aid for Developmental Scientific Research"
                    },
                    "institution_name": {
                        "ja": "京都大学",
                        "en": "Kyoto University"
                    },
                    "from_date": "1989",
                    "to_date": "1991",
                    "overall_grant_amount": {
                        "total_cost": "30000000",
                        "direct_cost": "30000000"
                    },
                    "description": {
                        "ja": "論理型言語など記号処理用言語自体に内在する並列性に着目し、これに適合した並列計算機ア-キテクチャを構成することによって、人工知能処理などの飛躍的な高速化を実現しようとする試みが各所で行われている。\n本研究では、記号処理向きの高並列計算機の開発研究を行っており、並列論理型言語の高速実行を目指した並列計算機KPRを開発した。KPRは記号処理向き高並列計算機として実用上充分な速度が得られることを目標としており、要素プロセッサ512台からなるマルチプロセッサシステムを最大構成規模として設計されている。本研究では、5台の処理ユニットからなるプロトタイプシステムを試作した。\n本研究成果は以下の通りである。\n1.記号処理用並列計算機システムにおけるソフトウェア/ハ-ドウェア・トレ-ドオフの調査:商用化されている記号処理用並列計算機システムのア-キテクチャ上の特色を問題適応化能力の点から評価し、記号処理における汎用列処理機能を抽出した。\n2.記号処理一般に対する問題適応能力を備えた記号処理用言語とその処理機能の設計:記号処理用の各種言語のパラダイムを融合し、特にその並列処理記述能力と問題適応能力に配慮した記号処理用言語を設計した。\n3.記号処理用高並列計算機の単位処理機能を実現するハ-ドウェア機構のプロトタイプシステムの開発:高並列計算機システムの全体のトレ-ドオフに注意して、記号処理用並列言語処理に向いた並列計算機の単位処理機能、すなわち要素プロセッサア-キテクチャを決定し、そのハ-ドウェア機構をプロトタイプシステムとして試作した。",
                        "en": "In this research, we develop the architecture of a logic programming language-oriented highly parallel computer, called KPR, which can execute a program written in a parallel logic programming language KPR-L.\nThe KPR is controlled on the basis of a new execution model named \"Parallel Reduction (PR) model\", where a logical process is allocated to a node of an AND/OR process graph and the resultant reduction (folding / unfolding) of this process graph is executed in parallel. This execution model is mainly implemented by the following processes : (i) \"Stream-process\" for realizing the AND-parallelism by a stream-pipeline processing method ; (ii) \"Or-processing for implementing OR-parallelism of a logic program.\nKPR is a heterogeneous-function distributed-processing system, where each process is executed on the specialized processor : (i) ARP(And Reduction Processor) for implementing a Stream-parallel processing strategy ; (ii) ORP (Or Reduction Processor) for executing four sets of unification operations in parallel. We have developed a prototype system of KPR which is composed of five units."
                    },
                    "identifiers": {
                        "grant_number": [
                            "01850075"
                        ],
                        "national_grant_number": [
                            "JP01850075"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-01850075"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/45472773",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "45472773",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-31T01:26:10Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-31T01:26:10Z",
                    "research_project_title": {
                        "ja": "階層型並列処理方式による高速3次元図形処理システムの開発",
                        "en": "Development of a High-speed 3-Dimensional Graphics System Utilizing Hierarchical Parallel Processing"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "萩原 宏"
                            },
                            {
                                "name": "井上 知子"
                            },
                            {
                                "name": "新實 治男"
                            },
                            {
                                "name": "柴山 潔"
                            }
                        ],
                        "en": [
                            {
                                "name": "HAGIWARA Hiroshi"
                            },
                            {
                                "name": "INOUE Tomoko"
                            },
                            {
                                "name": "NIIMI Haruo"
                            },
                            {
                                "name": "SHIBAYAMA Kiyoshi"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会",
                        "en": "Japan Society for the Promotion of Science"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業",
                        "en": "Grants-in-Aid for Scientific Research"
                    },
                    "category": {
                        "ja": "試験研究",
                        "en": "Grant-in-Aid for Developmental Scientific Research"
                    },
                    "institution_name": {
                        "ja": "京都大学",
                        "en": "Kyoto University"
                    },
                    "from_date": "1987",
                    "to_date": "1988",
                    "overall_grant_amount": {
                        "total_cost": "28400000",
                        "direct_cost": "28400000"
                    },
                    "description": {
                        "ja": "本研究では、階層型並列処理と要素プロセッサ・アーキテクチャの専用化によって、3次元図形表示処理および3次元形状定義処理の高速化を達成し、高品質な3次元ソリッド・モデル表示と実時間応答性能を兼備した、高機能図形情報処理システムの実現を図ってきた。具体的には以下のとおりである。\n1.3次元図形表示アルゴリズムとして幾つかのものを比較検討し、高速処理の観点からスキャンライン法を採用することに決定した。また、その並列処理方式を検討した結果、図形表示アルゴリズムを前半部、後半部の二つに分割し、その各々に並列処理を導入するのが効果的であると判断した。\n2.この二つの処理に最適な専用のプロセッサ・エレメント:SLP、PXPを設計・開発した。いずれも、水平型マイクロ命令制御方式を採用しており、各種の専用ハードウェアを柔軟に制御できるようになっている。\n3.この専用プロセッサ・エレメントのための3次元図形表示処理ファームウェアを開発した。スムーズ・シェーディング処理および付影処理と、スキャンライン・アルゴリズムとの融合を図り、新たな境界線平滑化処理方式、独自の負荷分散制御方式を組み込んでいる。また、ファームウェア開発の効率化のために、専用のアセンブリ言語を設計し、その処理系を開発した。\n4.SLP2台、PXP4台実装のプロトタイプを製作し、システムの性能評価実験を行った。その結果、現実的な規模の台数構成で、所期の目標を充分に達成する性能を発揮できるとの確証を得られた。\n5.図形表示処理のフロント・エンドとして、3次元形状定義処理の高速化のための、2分木構造の新たなマルチプロセッサ結合方式を考案した。これは、特に計算量の多い立体集合演算の部分の並列処理に適した構造である。実際に、各プロセッサ・エレメント、および結合ネットワークの構成要素の設計を行い、その有効性を確認した。",
                        "en": "This research is aiming at realizing a high-performance graphic information system whih can provide both high quality 3-dimensional solid modeling images and a real-time response time. To achieve this research goal, we utilized hierarchical parallel processings and system architectures with special purpose processor elements. The details are as follows.\n1. At first, we investigated seceral hidden-surface algorithms for 3-dimensional scenes, and chose the scan-line algorithm because of its high efficiency. We them found that they would be more effective to divide the algorithm into two succeeding processing stages, and to introduce parallel processing to each of the two respectively.\n2. We developed two types of special purpose processor elements, the SLP and the PXP. They are so designed to be suitable for each of the two prcessing stages, and are controlled by horizontal-type microinstructions respectively. This provides a flexible way to make the best use of their various special purpose hardware.\n3. We also deceloped the firmware for 3-dimensional graphics on the SLP and the PXP. The firmware combines the scan-line algorithm with the smooth-shading and the shadowing processes. It also introduces a novel anti-aliasing method and a unique load distribution method. To improve productivity of the firmware, we implemented high-level micro-assembly languages and their processing systems.\n4. We build a prototype machine with 2 SLP's and 4 pxp's to evaluate the capability of the system. The result showed that our aim can be achieved with a system of a practical size of configuration.\n5. Furthermore, we designed a binary tree-like structured multiprocessor system to speed up the solid definition process which is a front end process to the displaying process. We confirmed that this design is very efficient especially for the set operations between objects which inbolves the largest amount of computation."
                    },
                    "identifiers": {
                        "grant_number": [
                            "62850059"
                        ],
                        "national_grant_number": [
                            "JP62850059"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-62850059"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/45463938",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "45463938",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "ai:assign_based_internal_feeds",
                    "rm:creator_type": "ai",
                    "rm:created": "2024-01-31T01:13:28Z",
                    "rm:modifier_id": "ai:assign_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2024-01-31T01:13:28Z",
                    "research_project_title": {
                        "ja": "リダクション・マシンの並列処理方式に関する研究",
                        "en": "Research on Parallel Processing of a Reduction Machine"
                    },
                    "investigators": {
                        "ja": [
                            {
                                "name": "萩原 宏"
                            },
                            {
                                "name": "井上 知子"
                            },
                            {
                                "name": "新實 治男"
                            },
                            {
                                "name": "柴山 潔"
                            }
                        ],
                        "en": [
                            {
                                "name": "HAGIWARA Hiroshi"
                            },
                            {
                                "name": "INOUE Tomoko"
                            },
                            {
                                "name": "NIIMI Haruo"
                            },
                            {
                                "name": "SHIBAYAMA Kiyoshi"
                            }
                        ]
                    },
                    "offer_organization": {
                        "ja": "日本学術振興会",
                        "en": "Japan Society for the Promotion of Science"
                    },
                    "system_name": {
                        "ja": "科学研究費助成事業",
                        "en": "Grants-in-Aid for Scientific Research"
                    },
                    "category": {
                        "ja": "一般研究(B)",
                        "en": "Grant-in-Aid for General Scientific Research (B)"
                    },
                    "institution_name": {
                        "ja": "京都大学",
                        "en": "Kyoto University"
                    },
                    "from_date": "1987",
                    "to_date": "1988",
                    "overall_grant_amount": {
                        "total_cost": "7100000",
                        "direct_cost": "7100000"
                    },
                    "description": {
                        "ja": "本研究では、論理型プログラミングを支援する計算モデルとして新しく並列リダクション方式を提案し、それを用いて高度並列処理システムの要素プロセッサ/メモリを開発した。高度並列処理システムの構築においては、VLSI化された素子の組み合わせやプロセッサ間ネットワークなどというハードウェアが分担する機能と、問題そのものが本質的に備えている並列性を引き出すためにソフトウェアが分担する機能との、並列処理におけるトレードオフの決定が重要である。本研究では、ハードウェアやファームウェアが分担する並列処理単位をプロセス・グラフのリダクションと定め、その並列処理単位自体を高速化するために、それに対応する要素プロセッサ/メモリのハードウェア機構をさらに並列化することを試みた。また、リダクション・マシンの応用分野を拡大する問題適応化技術を確立するために、高度並列処理システムにおける各種のトレードオフについて、要素プロセッサを対象に具体例に基づき考察し、明らかにした。\n具体的な研究成果として次の6点を挙げることができる。\n1.知識情報処理の実行過程をプロセス・グラフのリダクションとする新しい高度並列処理方式を提案し、評価を加えた。\n2.リダクションにおけるハードウェア、ファームウェア、ソフトウェアのトレードオフを決定し、高度並列処理システムの単位要素機能を確定した。\n3.問題に内在する並列性をグラフの並列リダクション過程に変換する問題適応化方式を開発した。\n4.並列リダクション・マシンにおける要素プロセッサ・アーキテクチャを設計した。\n5.要素プロセッサ・ハードウェアを開発し、その高速化方式について検討した。\n6.単位要素を組み合わせて高度並列化を図る方式やそれを実現したシステムにおける各種トレードオフについて実験的に考察した。",
                        "en": "In this project, we developed the architecture of a multiprocessor system oriented to the logic programming language, called KPR, which can execute a program written in some paralled logic programming languages. The KPR system is controlled on the basis of a new computation model named \"Parallel Reduction (PR-) model\", which regards execution of a logic program as a combined process of searching assertions and traversing the corresponding AND/OR inference tree. On this PR-model, a logical process is allocated to a node of a process graph that is dynamically produced at execution time. And, the resultant reduction (folding / unfolding) of this AND/OR process graph is executed in parallel. This execution model was implemented by three kinds of porcesses as follows: (i) \"Or-process\" for implementing OR-parallelism of a logic program; (ii) \"Stream-process\" for realizing the AND-parallelsim by a stream-pipeline processing method; (iii) \"Database-process\"for managing an assertion database.\nKPR is a heterogeneous-function distributed-processing system, where each process is executed on the specilized processor. The inter-processor network of KPR is realized by a tree-structured topology, each leaf node of which represents a processor element. The processor element is a tightly-coupled processor pair, called ORP (Or Reduction Processor) and ARP (And Reduction Processor). An intermediate network node is called NNC (Network Node Unit) and is provided with a bus-switching mechanism, status flag registers and a shared memory for storing global environment data. Some DBP's (DataBase Processors) will be attached to some of NNU's and the SVP (Supervisory Processor) will be attached to the root NNU."
                    },
                    "identifiers": {
                        "grant_number": [
                            "62460126"
                        ],
                        "national_grant_number": [
                            "JP62460126"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "kaken",
                            "@id": "https://kaken.nii.ac.jp/grant/KAKENHI-PROJECT-62460126"
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/11317588",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "11317588",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "research_project_title": {
                        "ja": "事例ベ-ス並列プログラミングシステム"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/11317587",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "11317587",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "research_project_title": {
                        "ja": "高等教育におけるメディア教育・情報教育の高度化に関する研究"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/11317586",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "11317586",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:16Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:16Z",
                    "research_project_title": {
                        "ja": "並列処理システムの構成方式に関する研究"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/11317585",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "11317585",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "research_project_title": {
                        "en": "Parallel Programming System supported by Case-based Reasoning"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/11317584",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "11317584",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "research_project_title": {
                        "en": "(BLANK)"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0013548/research_projects/11317583",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0013548/research_projects",
                    "rm:id": "11317583",
                    "rm:user_id": "1000029333",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:creator_type": "institution",
                    "rm:created": "2016-06-01T17:45:15Z",
                    "rm:modifier_id": "client_id:dLyQ1c*CTvUYn@PE",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2016-06-01T17:45:15Z",
                    "research_project_title": {
                        "en": "Studies on Parallel Processing Systems"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                }
            ]
        }
    ]
}