Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.29 secs
 
--> Reading design: DrumHero.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DrumHero.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DrumHero"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : DrumHero
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\TransmisionDAC.v" into library work
Parsing module <TransmisionDAC>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\RandomTenBits.v" into library work
Parsing module <RandomFourBits>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Lrclk.v" into library work
Parsing module <Lrclk>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Tubo.v" into library work
Parsing module <Tubo>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Sonido.v" into library work
Parsing module <Sonido>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\SelectorM.v" into library work
Parsing module <SelectorM>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\RecorreRam.v" into library work
Parsing module <RecorreRam>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\PuntuacionTotal.v" into library work
Parsing module <PuntuacionTotal>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Puntuacion.v" into library work
Parsing module <Puntuacion>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Maquina_pintar.v" into library work
Parsing module <Maquina_pintar>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\MaquinaNivel1.v" into library work
Parsing module <MaquinaNivel1>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\ListaValores.v" into library work
Parsing module <ListaValores>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Filtro.v" into library work
Parsing module <Filtro>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\DoubleDabbing.v" into library work
Parsing module <DoubleDabbing>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\ControladorSiete.v" into library work
Parsing module <ControladorSiete>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\clock32pps.v" into library work
Parsing module <clock32pps>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Clock25.v" into library work
Parsing module <Clock25>.
Analyzing Verilog file "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\DrumHero.v" into library work
Parsing module <DrumHero>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\DrumHero.v" Line 127: Port posicionYS is not connected to this instance

Elaborating module <DrumHero>.

Elaborating module <Clock25>.

Elaborating module <MaquinaNivel1>.

Elaborating module <Maquina_pintar>.

Elaborating module <vga_sync>.

Elaborating module <ListaValores>.

Elaborating module <RandomFourBits>.

Elaborating module <Tubo>.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Tubo.v" Line 66: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <clock32pps>.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\clock32pps.v" Line 39: Result of 20-bit expression is truncated to fit in 19-bit target.

Elaborating module <Puntuacion>.
WARNING:HDLCompiler:604 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\DrumHero.v" Line 236: Module instantiation should have an instance name

Elaborating module <PuntuacionTotal>.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\PuntuacionTotal.v" Line 35: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <DoubleDabbing>.

Elaborating module <Filtro>.

Elaborating module <SelectorM>.

Elaborating module <ControladorSiete>.

Elaborating module <Sonido>.

Elaborating module <Lrclk>.

Elaborating module <TransmisionDAC>.
WARNING:HDLCompiler:604 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\DrumHero.v" Line 276: Module instantiation should have an instance name

Elaborating module <RecorreRam>.
WARNING:HDLCompiler:413 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\RecorreRam.v" Line 32: Result of 32-bit expression is truncated to fit in 26-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DrumHero>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\DrumHero.v".
        posicionBandaStatic = 410
        posicionInici1 = 0
        posicionInici2 = 94
        posicionInici3 = 188
        posicionInici4 = 282
        todosLosCubos = 31
INFO:Xst:3210 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\DrumHero.v" line 114: Output port <p_tick> of the instance <SincronizadorVga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\DrumHero.v" line 127: Output port <posicionYS> of the instance <tubo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\DrumHero.v" line 127: Output port <cubosHileraReg> of the instance <tubo1> is unconnected or connected to loadless signal.
    Summary:
	inferred   6 Multiplexer(s).
Unit <DrumHero> synthesized.

Synthesizing Unit <Clock25>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Clock25.v".
    Found 1-bit register for signal <clk25>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Clock25> synthesized.

Synthesizing Unit <MaquinaNivel1>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\MaquinaNivel1.v".
        Inicial = 0
        Jugando = 1
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <MaquinaNivel1> synthesized.

Synthesizing Unit <Maquina_pintar>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Maquina_pintar.v".
        Inicial = 0
        pintar = 1
        pintarBandaEstatica = 2
        pintarBanda1 = 3
        pintarBanda2 = 4
        pintarBanda3 = 5
        pintarBanda4 = 6
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Maquina_pintar> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\vga_sync.v".
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit register for signal <h_count_reg>.
    Found 1-bit register for signal <v_sync_reg>.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit adder for signal <h_count_reg[9]_GND_5_o_add_4_OUT> created at line 94.
    Found 10-bit adder for signal <v_count_reg[9]_GND_5_o_add_7_OUT> created at line 104.
    Found 10-bit comparator lessequal for signal <n0015> created at line 111
    Found 10-bit comparator lessequal for signal <n0017> created at line 111
    Found 10-bit comparator lessequal for signal <n0020> created at line 114
    Found 10-bit comparator lessequal for signal <n0022> created at line 114
    Found 10-bit comparator greater for signal <h_count_reg[9]_PWR_5_o_LessThan_15_o> created at line 117
    Found 10-bit comparator greater for signal <v_count_reg[9]_GND_5_o_LessThan_16_o> created at line 117
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <ListaValores>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\ListaValores.v".
    Found 16x5-bit Read Only RAM for signal <RandomSalida>
    Summary:
	inferred   1 RAM(s).
Unit <ListaValores> synthesized.

Synthesizing Unit <RandomFourBits>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\RandomTenBits.v".
    Found 4-bit register for signal <out>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <RandomFourBits> synthesized.

Synthesizing Unit <Tubo>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Tubo.v".
        cuadro1 = 80
        cuadro2 = 176
        cuadro3 = 272
        cuadro4 = 368
        cuadro5 = 464
        colorC1 = 224
        colorC2 = 28
        colorC3 = 252
        colorC4 = 3
        colorC5 = 248
        fondoT = 255
        puntofinal = 480
        tamano = 64
    Found 5-bit register for signal <cubosHileraReg>.
    Found 7-bit register for signal <PuntoFuga>.
    Found 1-bit register for signal <cuadrado1>.
    Found 1-bit register for signal <cuadrado2>.
    Found 1-bit register for signal <cuadrado3>.
    Found 1-bit register for signal <cuadrado4>.
    Found 1-bit register for signal <cuadrado5>.
    Found 10-bit register for signal <posicionYS>.
    Found 11-bit adder for signal <n0105[10:0]> created at line 67.
    Found 10-bit adder for signal <posicionYS[9]_GND_8_o_add_17_OUT> created at line 76.
    Found 10-bit comparator greater for signal <GND_8_o_presentX[9]_LessThan_15_o> created at line 75
    Found 10-bit comparator lessequal for signal <n0014> created at line 75
    Found 10-bit comparator greater for signal <posicionYS[9]_presentY[9]_LessThan_17_o> created at line 76
    Found 10-bit comparator lessequal for signal <n0020> created at line 76
    Found 10-bit comparator greater for signal <GND_8_o_presentX[9]_LessThan_20_o> created at line 78
    Found 10-bit comparator lessequal for signal <n0024> created at line 78
    Found 10-bit comparator greater for signal <GND_8_o_presentX[9]_LessThan_25_o> created at line 81
    Found 10-bit comparator lessequal for signal <n0030> created at line 81
    Found 10-bit comparator greater for signal <GND_8_o_presentX[9]_LessThan_30_o> created at line 84
    Found 10-bit comparator lessequal for signal <n0036> created at line 84
    Found 10-bit comparator greater for signal <GND_8_o_presentX[9]_LessThan_35_o> created at line 87
    Found 10-bit comparator lessequal for signal <n0042> created at line 87
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <Tubo> synthesized.

Synthesizing Unit <clock32pps>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\clock32pps.v".
    Found 19-bit register for signal <sigcontador>.
    Found 20-bit subtractor for signal <GND_9_o_GND_9_o_sub_4_OUT> created at line 38.
    Found 32-bit subtractor for signal <GND_9_o_GND_9_o_sub_6_OUT> created at line 38.
    Found 19-bit adder for signal <sigcontador[18]_GND_9_o_add_7_OUT> created at line 39.
    Found 18x1-bit multiplier for signal <PWR_9_o_nivel2_MuLt_2_OUT> created at line 38.
    Found 17x1-bit multiplier for signal <PWR_9_o_nivel3_MuLt_4_OUT> created at line 38.
    Found 32-bit comparator equal for signal <GND_9_o_GND_9_o_equal_7_o> created at line 38
    Found 32-bit comparator equal for signal <clk32SinStop> created at line 43
    Summary:
	inferred   2 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <clock32pps> synthesized.

Synthesizing Unit <Puntuacion>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Puntuacion.v".
    Found 1-bit register for signal <LineaLista<3>>.
    Found 1-bit register for signal <LineaLista<2>>.
    Found 1-bit register for signal <LineaLista<1>>.
    Found 1-bit register for signal <LineaLista<0>>.
    Found 4-bit register for signal <teclasPasadas>.
    Found 13-bit register for signal <puntuacion>.
    Found 4-bit adder for signal <teclasPasadas[3]_GND_12_o_add_13_OUT> created at line 67.
    Found 11-bit adder for signal <n0166> created at line 69.
    Found 11-bit adder for signal <n0169> created at line 71.
    Found 11-bit adder for signal <n0172> created at line 73.
    Found 11-bit adder for signal <n0175> created at line 75.
    Found 13-bit adder for signal <puntuacion[12]_GND_12_o_add_33_OUT> created at line 76.
    Found 8x5-bit Read Only RAM for signal <_n0273>
    Found 11-bit comparator greater for signal <GND_12_o_BUS_0006_LessThan_16_o> created at line 69
    Found 10-bit comparator greater for signal <posL1[9]_GND_12_o_LessThan_17_o> created at line 69
    Found 5-bit comparator equal for signal <linea1[4]_botonesBaq[4]_equal_18_o> created at line 69
    Found 11-bit comparator greater for signal <GND_12_o_BUS_0008_LessThan_21_o> created at line 71
    Found 10-bit comparator greater for signal <posL2[9]_GND_12_o_LessThan_22_o> created at line 71
    Found 5-bit comparator equal for signal <linea2[4]_botonesBaq[4]_equal_23_o> created at line 71
    Found 11-bit comparator greater for signal <GND_12_o_BUS_0010_LessThan_26_o> created at line 73
    Found 10-bit comparator greater for signal <posL3[9]_GND_12_o_LessThan_27_o> created at line 73
    Found 5-bit comparator equal for signal <linea3[4]_botonesBaq[4]_equal_28_o> created at line 73
    Found 11-bit comparator greater for signal <GND_12_o_BUS_0012_LessThan_31_o> created at line 75
    Found 10-bit comparator greater for signal <posL4[9]_GND_12_o_LessThan_32_o> created at line 75
    Found 5-bit comparator equal for signal <linea4[4]_botonesBaq[4]_equal_33_o> created at line 75
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <Puntuacion> synthesized.

Synthesizing Unit <PuntuacionTotal>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\PuntuacionTotal.v".
    Found 13-bit register for signal <puntuacionMaxima>.
    Found 8-bit register for signal <contador>.
    Found 8-bit adder for signal <contador[7]_GND_13_o_add_1_OUT> created at line 35.
    Found 13-bit comparator greater for signal <puntuacionMaxima[12]_puntuacionEntrada[12]_LessThan_6_o> created at line 39
    Found 8-bit comparator greater for signal <PWR_13_o_contador[7]_LessThan_10_o> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <PuntuacionTotal> synthesized.

Synthesizing Unit <DoubleDabbing>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\DoubleDabbing.v".
    Found 5-bit register for signal <contador>.
    Found 13-bit register for signal <EntradaTemp>.
    Found 29-bit register for signal <Registro>.
    Found 4-bit adder for signal <n0047> created at line 49.
    Found 4-bit adder for signal <Registro[24]_GND_14_o_add_7_OUT> created at line 50.
    Found 4-bit adder for signal <Registro[20]_GND_14_o_add_9_OUT> created at line 51.
    Found 4-bit adder for signal <Registro[16]_GND_14_o_add_11_OUT> created at line 52.
    Found 5-bit adder for signal <contador[4]_GND_14_o_add_12_OUT> created at line 55.
    Found 13-bit comparator equal for signal <n0000> created at line 39
    Found 4-bit comparator greater for signal <GND_14_o_Registro[28]_LessThan_5_o> created at line 49
    Found 4-bit comparator greater for signal <GND_14_o_Registro[24]_LessThan_7_o> created at line 50
    Found 4-bit comparator greater for signal <GND_14_o_Registro[20]_LessThan_9_o> created at line 51
    Found 4-bit comparator greater for signal <GND_14_o_Registro[16]_LessThan_11_o> created at line 52
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <DoubleDabbing> synthesized.

Synthesizing Unit <Filtro>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Filtro.v".
    Summary:
	inferred  10 Multiplexer(s).
Unit <Filtro> synthesized.

Synthesizing Unit <SelectorM>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\SelectorM.v".
        Primero = 400
        Segundo = 800
        Tercero = 1200
        Cuarto = 1600
    Found 4-bit register for signal <Activadores>.
    Found 11-bit register for signal <contador>.
    Found 11-bit adder for signal <contador[10]_GND_16_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
Unit <SelectorM> synthesized.

Synthesizing Unit <ControladorSiete>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\ControladorSiete.v".
    Found 16x7-bit Read Only RAM for signal <Salida>
    Summary:
	inferred   1 RAM(s).
Unit <ControladorSiete> synthesized.

Synthesizing Unit <Sonido>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Sonido.v".
    Summary:
	no macro.
Unit <Sonido> synthesized.

Synthesizing Unit <Lrclk>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\Lrclk.v".
    Found 1-bit register for signal <clk3>.
    Found 9-bit register for signal <contador>.
    Found 1-bit register for signal <clk2>.
    Found 9-bit adder for signal <contador[8]_GND_19_o_add_3_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <Lrclk> synthesized.

Synthesizing Unit <TransmisionDAC>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\TransmisionDAC.v".
    Found 16-bit register for signal <datos>.
    Found 4-bit register for signal <contBit>.
    Found 4-bit subtractor for signal <contBit[3]_GND_20_o_sub_4_OUT> created at line 36.
    Found 1-bit 16-to-1 multiplexer for signal <DataOut> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <TransmisionDAC> synthesized.

Synthesizing Unit <RecorreRam>.
    Related source file is "C:\Users\Sonia\Documents\GitHub\ProyectoFinalTaller-DH\ProyectoDrumsHero\RecorreRam.v".
    Found 26-bit register for signal <DireccionRAM>.
    Found 26-bit register for signal <DireccionTemp>.
    Found 27-bit adder for signal <n0019[26:0]> created at line 32.
    Found 26-bit comparator lessequal for signal <n0001> created at line 32
    Found 26-bit comparator greater for signal <n0007> created at line 33
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <RecorreRam> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x5-bit single-port Read Only RAM                    : 1
 16x7-bit single-port Read Only RAM                    : 1
 8x5-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 2
 17x1-bit multiplier                                   : 1
 18x1-bit multiplier                                   : 1
# Adders/Subtractors                                   : 31
 10-bit adder                                          : 7
 11-bit adder                                          : 10
 13-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit subtractor                                     : 1
 27-bit adder                                          : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 5
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 69
 1-bit register                                        : 36
 10-bit register                                       : 7
 11-bit register                                       : 1
 13-bit register                                       : 3
 16-bit register                                       : 1
 19-bit register                                       : 1
 26-bit register                                       : 2
 29-bit register                                       : 1
 4-bit register                                        : 4
 5-bit register                                        : 6
 7-bit register                                        : 5
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 89
 10-bit comparator greater                             : 36
 10-bit comparator lessequal                           : 34
 11-bit comparator greater                             : 4
 13-bit comparator equal                               : 1
 13-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 2
 4-bit comparator greater                              : 4
 5-bit comparator equal                                : 4
 8-bit comparator greater                              : 1
# Multiplexers                                         : 82
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 23
 10-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 15
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 31
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <cubosHileraReg_0> has a constant value of 1 in block <tubo1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cubosHileraReg_1> has a constant value of 1 in block <tubo1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cubosHileraReg_2> has a constant value of 1 in block <tubo1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cubosHileraReg_3> has a constant value of 1 in block <tubo1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cubosHileraReg_4> has a constant value of 1 in block <tubo1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ControladorSiete>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Salida> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Entrada>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Salida>        |          |
    -----------------------------------------------------------------------
Unit <ControladorSiete> synthesized (advanced).

Synthesizing (advanced) Unit <DoubleDabbing>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
Unit <DoubleDabbing> synthesized (advanced).

Synthesizing (advanced) Unit <ListaValores>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RandomSalida> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <RandomEntrada> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RandomSalida>  |          |
    -----------------------------------------------------------------------
Unit <ListaValores> synthesized (advanced).

Synthesizing (advanced) Unit <Lrclk>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
Unit <Lrclk> synthesized (advanced).

Synthesizing (advanced) Unit <Puntuacion>.
The following registers are absorbed into counter <teclasPasadas>: 1 register on signal <teclasPasadas>.
The following registers are absorbed into counter <puntuacion>: 1 register on signal <puntuacion>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0273> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 5-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <teclasPasadas<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Puntuacion> synthesized (advanced).

Synthesizing (advanced) Unit <PuntuacionTotal>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
Unit <PuntuacionTotal> synthesized (advanced).

Synthesizing (advanced) Unit <RecorreRam>.
The following registers are absorbed into accumulator <DireccionTemp>: 1 register on signal <DireccionTemp>.
Unit <RecorreRam> synthesized (advanced).

Synthesizing (advanced) Unit <SelectorM>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
Unit <SelectorM> synthesized (advanced).

Synthesizing (advanced) Unit <TransmisionDAC>.
The following registers are absorbed into counter <contBit>: 1 register on signal <contBit>.
Unit <TransmisionDAC> synthesized (advanced).

Synthesizing (advanced) Unit <clock32pps>.
The following registers are absorbed into counter <sigcontador>: 1 register on signal <sigcontador>.
	Multiplier <Mmult_PWR_9_o_nivel3_MuLt_4_OUT> in block <clock32pps> and adder/subtractor <Msub_GND_9_o_GND_9_o_sub_6_OUT> in block <clock32pps> are combined into a MAC<Maddsub_PWR_9_o_nivel3_MuLt_4_OUT>.
Unit <clock32pps> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <v_count_reg>: 1 register on signal <v_count_reg>.
The following registers are absorbed into counter <h_count_reg>: 1 register on signal <h_count_reg>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x5-bit single-port distributed Read Only RAM        : 1
 16x7-bit single-port distributed Read Only RAM        : 1
 8x5-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 1
 17x1-to-32-bit MAC                                    : 1
# Multipliers                                          : 1
 18x1-bit multiplier                                   : 1
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 5
 11-bit adder                                          : 9
 19-bit adder                                          : 1
 20-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 3
# Counters                                             : 10
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 13-bit up counter                                     : 1
 19-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 1
 26-bit up accumulator                                 : 1
# Registers                                            : 251
 Flip-Flops                                            : 251
# Comparators                                          : 89
 10-bit comparator greater                             : 36
 10-bit comparator lessequal                           : 34
 11-bit comparator greater                             : 4
 13-bit comparator equal                               : 1
 13-bit comparator greater                             : 1
 26-bit comparator greater                             : 1
 26-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 2
 4-bit comparator greater                              : 4
 5-bit comparator equal                                : 4
 8-bit comparator greater                              : 1
# Multiplexers                                         : 90
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 36
 19-bit 2-to-1 multiplexer                             : 1
 29-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 14
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 31
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <segundaEtapa/FSM_0> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 011
 0110  | 010
 0101  | 110
 0100  | 111
 0011  | 101
-------------------
WARNING:Xst:1293 - FF/Latch <DireccionTemp_0> has a constant value of 0 in block <RecorreRam>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <DireccionRAM_0> has a constant value of 0 in block <RecorreRam>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <DrumHero> ...

Optimizing unit <TransmisionDAC> ...

Optimizing unit <clock32pps> ...

Optimizing unit <Tubo> ...

Optimizing unit <Puntuacion> ...

Optimizing unit <RecorreRam> ...

Optimizing unit <Maquina_pintar> ...

Optimizing unit <vga_sync> ...

Optimizing unit <PuntuacionTotal> ...

Optimizing unit <DoubleDabbing> ...
WARNING:Xst:1293 - FF/Latch <tubo1/cubosHileraReg_4> has a constant value of 1 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tubo1/cubosHileraReg_3> has a constant value of 1 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tubo1/cubosHileraReg_2> has a constant value of 1 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tubo1/cubosHileraReg_1> has a constant value of 1 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tubo1/cubosHileraReg_0> has a constant value of 1 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tubo1/posicionYS_9> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tubo1/posicionYS_6> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tubo1/posicionYS_5> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tubo1/posicionYS_2> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tubo1/posicionYS_0> has a constant value of 0 in block <DrumHero>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ModuloMusica/lrclk/clk2> in Unit <DrumHero> is equivalent to the following FF/Latch, which will be removed : <ModuloMusica/lrclk/contador_4> 
INFO:Xst:2261 - The FF/Latch <tubo1/posicionYS_8> in Unit <DrumHero> is equivalent to the following 4 FFs/Latches, which will be removed : <tubo1/posicionYS_7> <tubo1/posicionYS_4> <tubo1/posicionYS_3> <tubo1/posicionYS_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DrumHero, actual ratio is 10.
FlipFlop primeraEtapa/state has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 357
 Flip-Flops                                            : 357

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DrumHero.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1266
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 102
#      LUT2                        : 59
#      LUT3                        : 89
#      LUT4                        : 167
#      LUT5                        : 89
#      LUT6                        : 310
#      MUXCY                       : 252
#      MUXF7                       : 4
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 173
# FlipFlops/Latches                : 357
#      FD                          : 128
#      FDC                         : 3
#      FDCE                        : 20
#      FDE                         : 15
#      FDE_1                       : 16
#      FDR                         : 110
#      FDR_1                       : 25
#      FDRE                        : 36
#      FDS                         : 4
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 87
#      IBUF                        : 24
#      OBUF                        : 63

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             357  out of  18224     1%  
 Number of Slice LUTs:                  834  out of   9112     9%  
    Number used as Logic:               834  out of   9112     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    893
   Number with an unused Flip Flop:     536  out of    893    60%  
   Number with an unused LUT:            59  out of    893     6%  
   Number of fully used LUT-FF pairs:   298  out of    893    33%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          88
 Number of bonded IOBs:                  88  out of    232    37%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock50/contador                   | BUFG                   | 286   |
clk                                | BUFGP                  | 1     |
ModuloMusica/lrclk/clk2            | BUFG                   | 20    |
ModuloMusica/lrclk/clk3            | BUFG                   | 50    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.911ns (Maximum Frequency: 144.695MHz)
   Minimum input arrival time before clock: 7.169ns
   Maximum output required time after clock: 9.980ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock50/contador'
  Clock period: 6.911ns (frequency: 144.695MHz)
  Total number of paths / destination ports: 48468 / 481
-------------------------------------------------------------------------
Delay:               6.911ns (Levels of Logic = 9)
  Source:            _i000013/contador_5 (FF)
  Destination:       CBD/Registro_28 (FF)
  Source Clock:      clock50/contador rising
  Destination Clock: clock50/contador rising

  Data Path: _i000013/contador_5 to CBD/Registro_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.931  _i000013/contador_5 (_i000013/contador_5)
     LUT4:I0->O            2   0.203   0.617  _i000013/PWR_13_o_standBy_AND_665_o_SW0 (N124)
     LUT6:I5->O           17   0.205   1.028  _i000013/PWR_13_o_standBy_AND_665_o (_i000013/PWR_13_o_standBy_AND_665_o)
     LUT6:I5->O            1   0.205   0.000  CBD/Mcompar_n0000_lut<0> (CBD/Mcompar_n0000_lut<0>)
     MUXCY:S->O            1   0.172   0.000  CBD/Mcompar_n0000_cy<0> (CBD/Mcompar_n0000_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CBD/Mcompar_n0000_cy<1> (CBD/Mcompar_n0000_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CBD/Mcompar_n0000_cy<2> (CBD/Mcompar_n0000_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CBD/Mcompar_n0000_cy<3> (CBD/Mcompar_n0000_cy<3>)
     MUXCY:CI->O          48   0.019   1.520  CBD/Mcompar_n0000_cy<4> (CBD/n0000)
     LUT4:I3->O           15   0.205   0.981  CBD/_n0082_inv1 (CBD/_n0082_inv)
     FDRE:CE                   0.322          CBD/Registro_14
    ----------------------------------------
    Total                      6.911ns (1.835ns logic, 5.076ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            clock50/contador (FF)
  Destination:       clock50/contador (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock50/contador to clock50/contador
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  clock50/contador (clock50/contador)
     INV:I->O              1   0.206   0.579  clock50/contador_INV_1_o1_INV_0 (clock50/contador_INV_1_o)
     FD:D                      0.102          clock50/contador
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ModuloMusica/lrclk/clk2'
  Clock period: 3.036ns (frequency: 329.424MHz)
  Total number of paths / destination ports: 74 / 20
-------------------------------------------------------------------------
Delay:               3.036ns (Levels of Logic = 1)
  Source:            ModuloMusica/transmi/contBit_0 (FF)
  Destination:       ModuloMusica/transmi/datos_15 (FF)
  Source Clock:      ModuloMusica/lrclk/clk2 falling
  Destination Clock: ModuloMusica/lrclk/clk2 falling

  Data Path: ModuloMusica/transmi/contBit_0 to ModuloMusica/transmi/datos_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              9   0.447   1.058  ModuloMusica/transmi/contBit_0 (ModuloMusica/transmi/contBit_0)
     LUT5:I2->O           16   0.205   1.004  ModuloMusica/transmi/_n0027_inv11 (ModuloMusica/transmi/_n0027_inv)
     FDE_1:CE                  0.322          ModuloMusica/transmi/datos_0
    ----------------------------------------
    Total                      3.036ns (0.974ns logic, 2.062ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ModuloMusica/lrclk/clk3'
  Clock period: 4.689ns (frequency: 213.251MHz)
  Total number of paths / destination ports: 2550 / 100
-------------------------------------------------------------------------
Delay:               4.689ns (Levels of Logic = 7)
  Source:            _i000015/DireccionTemp_6 (FF)
  Destination:       _i000015/DireccionTemp_25 (FF)
  Source Clock:      ModuloMusica/lrclk/clk3 falling
  Destination Clock: ModuloMusica/lrclk/clk3 falling

  Data Path: _i000015/DireccionTemp_6 to _i000015/DireccionTemp_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   1.089  _i000015/DireccionTemp_6 (_i000015/DireccionTemp_6)
     LUT5:I0->O            1   0.203   0.000  _i000015/Mcompar_DireccionTemp[25]_PWR_22_o_LessThan_2_o_lut<1> (_i000015/Mcompar_DireccionTemp[25]_PWR_22_o_LessThan_2_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  _i000015/Mcompar_DireccionTemp[25]_PWR_22_o_LessThan_2_o_cy<1> (_i000015/Mcompar_DireccionTemp[25]_PWR_22_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  _i000015/Mcompar_DireccionTemp[25]_PWR_22_o_LessThan_2_o_cy<2> (_i000015/Mcompar_DireccionTemp[25]_PWR_22_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  _i000015/Mcompar_DireccionTemp[25]_PWR_22_o_LessThan_2_o_cy<3> (_i000015/Mcompar_DireccionTemp[25]_PWR_22_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  _i000015/Mcompar_DireccionTemp[25]_PWR_22_o_LessThan_2_o_cy<4> (_i000015/Mcompar_DireccionTemp[25]_PWR_22_o_LessThan_2_o_cy<4>)
     MUXCY:CI->O           1   0.213   0.684  _i000015/Mcompar_DireccionTemp[25]_PWR_22_o_LessThan_2_o_cy<5> (_i000015/DireccionTemp[25]_PWR_22_o_LessThan_2_o)
     LUT2:I0->O           25   0.203   1.192  _i000015/DireccionTemp[25]_enable_AND_672_o_inv1 (_i000015/DireccionTemp[25]_enable_AND_672_o_inv)
     FDR:R                     0.430          _i000015/DireccionTemp_1
    ----------------------------------------
    Total                      4.689ns (1.725ns logic, 2.964ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ModuloMusica/lrclk/clk2'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            DataRAM<15> (PAD)
  Destination:       ModuloMusica/transmi/datos_15 (FF)
  Destination Clock: ModuloMusica/lrclk/clk2 falling

  Data Path: DataRAM<15> to ModuloMusica/transmi/datos_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  DataRAM_15_IBUF (DataRAM_15_IBUF)
     FDE_1:D                   0.102          ModuloMusica/transmi/datos_15
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock50/contador'
  Total number of paths / destination ports: 8185 / 132
-------------------------------------------------------------------------
Offset:              7.169ns (Levels of Logic = 6)
  Source:            boton4 (PAD)
  Destination:       puntuar/puntuacion_12 (FF)
  Destination Clock: clock50/contador rising

  Data Path: boton4 to puntuar/puntuacion_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.048  boton4_IBUF (boton4_IBUF)
     LUT6:I0->O            1   0.203   0.580  puntuar/GND_12_o_LineaLista[2]_AND_662_o1 (puntuar/GND_12_o_LineaLista[2]_AND_662_o1)
     LUT6:I5->O            1   0.205   0.580  puntuar/GND_12_o_LineaLista[2]_AND_662_o2 (puntuar/GND_12_o_LineaLista[2]_AND_662_o2)
     LUT6:I5->O            2   0.205   0.845  puntuar/GND_12_o_LineaLista[2]_AND_662_o4 (puntuar/GND_12_o_LineaLista[2]_AND_662_o)
     LUT3:I0->O            2   0.205   0.617  puntuar/_n034411 (puntuar/_n03441)
     LUT6:I5->O           13   0.205   0.932  puntuar/_n0344_inv (puntuar/_n0344_inv)
     FDRE:CE                   0.322          puntuar/puntuacion_0
    ----------------------------------------
    Total                      7.169ns (2.567ns logic, 4.602ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock50/contador'
  Total number of paths / destination ports: 1205 / 27
-------------------------------------------------------------------------
Offset:              9.980ns (Levels of Logic = 6)
  Source:            SincronizadorVga/h_count_reg_9 (FF)
  Destination:       rgb<7> (PAD)
  Source Clock:      clock50/contador rising

  Data Path: SincronizadorVga/h_count_reg_9 to rgb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            23   0.447   1.382  SincronizadorVga/h_count_reg_9 (SincronizadorVga/h_count_reg_9)
     LUT3:I0->O            1   0.205   0.924  SincronizadorVga/video_on_SW0 (N116)
     LUT6:I1->O           21   0.203   1.478  SincronizadorVga/video_on (LeerOEscribir)
     LUT6:I0->O            1   0.203   0.827  tubo5/pixel<6> (colorLinea4<5>)
     LUT6:I2->O            1   0.203   0.684  Mmux_rgb121 (Mmux_rgb12)
     LUT6:I4->O            3   0.203   0.650  Mmux_rgb122 (rgb_5_OBUF)
     OBUF:I->O                 2.571          rgb_5_OBUF (rgb<5>)
    ----------------------------------------
    Total                      9.980ns (4.035ns logic, 5.945ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ModuloMusica/lrclk/clk3'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            _i000015/DireccionRAM_25 (FF)
  Destination:       DireccionRAM<25> (PAD)
  Source Clock:      ModuloMusica/lrclk/clk3 falling

  Data Path: _i000015/DireccionRAM_25 to DireccionRAM<25>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            1   0.447   0.579  _i000015/DireccionRAM_25 (_i000015/DireccionRAM_25)
     OBUF:I->O                 2.571          DireccionRAM_25_OBUF (DireccionRAM<25>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            clock50/contador (FF)
  Destination:       SenalesRAM<2> (PAD)
  Source Clock:      clk rising

  Data Path: clock50/contador to SenalesRAM<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  clock50/contador (clock50/contador)
     OBUF:I->O                 2.571          SenalesRAM_2_OBUF (SenalesRAM<2>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ModuloMusica/lrclk/clk2'
  Total number of paths / destination ports: 27 / 1
-------------------------------------------------------------------------
Offset:              5.266ns (Levels of Logic = 4)
  Source:            ModuloMusica/transmi/contBit_0 (FF)
  Destination:       SDIN (PAD)
  Source Clock:      ModuloMusica/lrclk/clk2 falling

  Data Path: ModuloMusica/transmi/contBit_0 to SDIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              9   0.447   1.174  ModuloMusica/transmi/contBit_0 (ModuloMusica/transmi/contBit_0)
     LUT6:I1->O            1   0.203   0.000  ModuloMusica/transmi/Mmux_DataOut_4 (ModuloMusica/transmi/Mmux_DataOut_4)
     MUXF7:I1->O           1   0.140   0.000  ModuloMusica/transmi/Mmux_DataOut_3_f7 (ModuloMusica/transmi/Mmux_DataOut_3_f7)
     MUXF8:I1->O           1   0.152   0.579  ModuloMusica/transmi/Mmux_DataOut_2_f8 (SDIN_OBUF)
     OBUF:I->O                 2.571          SDIN_OBUF (SDIN)
    ----------------------------------------
    Total                      5.266ns (3.513ns logic, 1.753ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ModuloMusica/lrclk/clk2
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
ModuloMusica/lrclk/clk2|         |         |    3.036|         |
clock50/contador       |         |         |    5.742|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ModuloMusica/lrclk/clk3
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
ModuloMusica/lrclk/clk3|         |         |    4.689|         |
clock50/contador       |         |         |    3.947|         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.984|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock50/contador
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clock50/contador|    6.911|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 52.00 secs
Total CPU time to Xst completion: 52.74 secs
 
--> 

Total memory usage is 246444 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    8 (   0 filtered)

