-- generated by newgenasym Tue Jun 27 17:40:40 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity BAV99LT is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC;    
	\3\:       INOUT  STD_LOGIC);
end BAV99LT;
