<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Bookmarks</title><style type="text/css">.title
{
  font-family: Arial, Helvetica, sans-serif;
   font-size: 14px;
   font-weight: bold;
   color: #000000;
   text-decoration: none;
   margin: 1pt;
   text-align: left;
   position: fixed;
   white-space:nowrap;
   width: 10px;
   height: 10px;
   -webkit-transform:rotate(90deg);
   -moz-transform:rotate(90deg);
   -ms-transform: rotate(90deg);
   -o-transform: rotate(90deg);
   transform: rotate(90deg);
}
.data
{
   margin: 1pt;
   text-align: left;
   padding-top: 3pt;
   margin-left: 12pt;
}
a
{
   font-family: Arial, Helvetica, sans-serif;
   font-size: 14px;
   font-weight: normal;
   color: #0f0f0f;
   background-color: #a0a0a0;
   text-decoration: underline;
   cursor: pointer;
   margin: 1pt;
}
span
{
   margin: 1pt;
}
a
{
display: block;
}
</style></head><body><div class="title">Bookmarks</div><div class="data"><a target="content" href="content.htm#bookmark0" style="padding-left: 10pt;">Introduction</a><a target="content" href="content.htm#bookmark1" style="padding-left: 10pt;">Description</a><a target="content" href="content.htm#bookmark2" style="padding-left: 20pt;">Achronix Device Manager</a><a target="content" href="content.htm#bookmark3" style="padding-left: 20pt;">NAP Responder Module</a><a target="content" href="content.htm#bookmark4" style="padding-left: 30pt;">NAP Locations</a><a target="content" href="content.htm#bookmark5" style="padding-left: 20pt;">Direct Connect (DC) Interface</a><a target="content" href="content.htm#bookmark6" style="padding-left: 30pt;">DC Interface Logic Locations</a><a target="content" href="content.htm#bookmark7" style="padding-left: 20pt;">AXI Memory Channel</a><a target="content" href="content.htm#bookmark8" style="padding-left: 30pt;">Parameters</a><a target="content" href="content.htm#bookmark9" style="padding-left: 30pt;">Ports</a><a target="content" href="content.htm#bookmark10" style="padding-left: 30pt;">Registers</a><a target="content" href="content.htm#bookmark11" style="padding-left: 20pt;">AXI Packet Generator</a><a target="content" href="content.htm#bookmark12" style="padding-left: 30pt;">Parameters</a><a target="content" href="content.htm#bookmark13" style="padding-left: 30pt;">Ports</a><a target="content" href="content.htm#bookmark14" style="padding-left: 20pt;">AXI Packet Checker</a><a target="content" href="content.htm#bookmark15" style="padding-left: 30pt;">Parameters</a><a target="content" href="content.htm#bookmark16" style="padding-left: 30pt;">Ports</a><a target="content" href="content.htm#bookmark17" style="padding-left: 20pt;">AXI Performance Monitor</a><a target="content" href="content.htm#bookmark18" style="padding-left: 30pt;">Operating Modes</a><a target="content" href="content.htm#bookmark19" style="padding-left: 30pt;">Parameters</a><a target="content" href="content.htm#bookmark20" style="padding-left: 30pt;">Ports</a><a target="content" href="content.htm#bookmark21" style="padding-left: 30pt;">Calculations</a><a target="content" href="content.htm#bookmark22" style="padding-left: 30pt;">Clock Domain Considerations</a><a target="content" href="content.htm#bookmark23" style="padding-left: 30pt;">Instantiation</a><a target="content" href="content.htm#bookmark24" style="padding-left: 20pt;">Register Control&nbsp;Block</a><a target="content" href="content.htm#bookmark25" style="padding-left: 30pt;">Header Files</a><a target="content" href="content.htm#bookmark26" style="padding-left: 30pt;">Parameters</a><a target="content" href="content.htm#bookmark27" style="padding-left: 30pt;">Ports</a><a target="content" href="content.htm#bookmark28" style="padding-left: 30pt;">Instantiation</a><a target="content" href="content.htm#bookmark29" style="padding-left: 30pt;">Addressing</a><a target="content" href="content.htm#bookmark30" style="padding-left: 30pt;">Demo Tcl Script</a><a target="content" href="content.htm#bookmark31" style="padding-left: 30pt;">Access Functions</a><a target="content" href="content.htm#bookmark32" style="padding-left: 30pt;">Simulation</a><a target="content" href="content.htm#bookmark33" style="padding-left: 30pt;">Runtime JTAG</a><a target="content" href="content.htm#bookmark34" style="padding-left: 30pt;">Runtime PCIe</a><a target="content" href="content.htm#bookmark35" style="padding-left: 20pt;">Top-Level Register Map</a><a target="content" href="content.htm#bookmark36" style="padding-left: 20pt;">Test Structure Using the 2D NoC-GDDR6 Interface</a><a target="content" href="content.htm#bookmark37" style="padding-left: 30pt;">Addressing</a><a target="content" href="content.htm#bookmark38" style="padding-left: 20pt;">Test Structure Using the DC Interface</a><a target="content" href="content.htm#bookmark39" style="padding-left: 30pt;">Simulation</a><a target="content" href="content.htm#bookmark42" style="padding-left: 10pt;">Ports and Parameters</a><a target="content" href="content.htm#bookmark43" style="padding-left: 20pt;">Top-Level Parameters</a><a target="content" href="content.htm#bookmark44" style="padding-left: 20pt;">Memory Channel Parameters</a><a target="content" href="content.htm#bookmark45" style="padding-left: 20pt;">Top-Level Ports</a><a target="content" href="content.htm#bookmark48" style="padding-left: 10pt;">Design Considerations</a><a target="content" href="content.htm#bookmark49" style="padding-left: 20pt;">Clocking</a><a target="content" href="content.htm#bookmark50" style="padding-left: 20pt;">Clock Domains</a><a target="content" href="content.htm#bookmark51" style="padding-left: 20pt;">Resets</a><a target="content" href="content.htm#bookmark52" style="padding-left: 20pt;">GDDR6 Channel Assignments for 2D NoC and DC Interfaces</a><a target="content" href="content.htm#bookmark53" style="padding-left: 20pt;">BMC Interface Module</a><a target="content" href="content.htm#bookmark54" style="padding-left: 20pt;">Parameters</a><a target="content" href="content.htm#bookmark55" style="padding-left: 20pt;">Ports</a><a target="content" href="content.htm#bookmark56" style="padding-left: 20pt;">Number of GDDR6 Subsystems</a><a target="content" href="content.htm#bookmark57" style="padding-left: 20pt;">Continuous and Non-Continuous Transactions</a><a target="content" href="content.htm#bookmark58" style="padding-left: 20pt;">GDDR6 ACXIP Configurations</a><a target="content" href="content.htm#bookmark59" style="padding-left: 30pt;">VectorPath 815 Accelerator Card</a><a target="content" href="content.htm#bookmark60" style="padding-left: 20pt;">VectorPath 815 CLKIO and GPIO ACXIP Configurations</a><a target="content" href="content.htm#bookmark61" style="padding-left: 10pt;">Simulation Configuration</a><a target="content" href="content.htm#bookmark62" style="padding-left: 20pt;">Simulation Modes</a><a target="content" href="content.htm#bookmark63" style="padding-left: 20pt;">GDDR6 BFM (BFM Mode Only)</a><a target="content" href="content.htm#bookmark64" style="padding-left: 20pt;">GDDR6 Data Rate</a><a target="content" href="content.htm#bookmark65" style="padding-left: 10pt;">Installing the Design</a><a target="content" href="content.htm#bookmark66" style="padding-left: 20pt;">Downloading</a><a target="content" href="content.htm#bookmark67" style="padding-left: 20pt;">Packaging</a><a target="content" href="content.htm#bookmark68" style="padding-left: 20pt;">Operating System</a><a target="content" href="content.htm#bookmark69" style="padding-left: 30pt;">Linux</a><a target="content" href="content.htm#bookmark70" style="padding-left: 30pt;">Windows</a><a target="content" href="content.htm#bookmark71" style="padding-left: 20pt;">Tool Versions</a><a target="content" href="content.htm#bookmark72" style="padding-left: 20pt;">Environment Variables</a><a target="content" href="content.htm#bookmark73" style="padding-left: 30pt;">ACE_INSTALL_DIR</a><a target="content" href="content.htm#bookmark74" style="padding-left: 30pt;">SYNPLIFY_HOME</a><a target="content" href="content.htm#bookmark75" style="padding-left: 20pt;">Directory Structure</a><a target="content" href="content.htm#bookmark76" style="padding-left: 20pt;">Language Support</a><a target="content" href="content.htm#bookmark77" style="padding-left: 20pt;">Constraint Files</a><a target="content" href="content.htm#bookmark78" style="padding-left: 20pt;">I/O Ring Constraint Files</a><a target="content" href="content.htm#bookmark80" style="padding-left: 10pt;">Building the Design</a><a target="content" href="content.htm#bookmark81" style="padding-left: 20pt;">Prerequisites</a><a target="content" href="content.htm#bookmark82" style="padding-left: 20pt;">I/O Ring Files</a><a target="content" href="content.htm#bookmark83" style="padding-left: 30pt;">I/O Ring Batch Flow</a><a target="content" href="content.htm#bookmark84" style="padding-left: 30pt;">I/O Ring GUI Flow</a><a target="content" href="content.htm#bookmark85" style="padding-left: 30pt;">Changing Speed Grades</a><a target="content" href="content.htm#bookmark86" style="padding-left: 20pt;">Batch Flow</a><a target="content" href="content.htm#bookmark87" style="padding-left: 30pt;">ACE-Driven Integrated Synthesis (default)</a><a target="content" href="content.htm#bookmark88" style="padding-left: 30pt;">Standalone Synthesis in Synplify Pro</a><a target="content" href="content.htm#bookmark89" style="padding-left: 30pt;">Change Default Flow</a><a target="content" href="content.htm#bookmark90" style="padding-left: 30pt;">Makefile Options</a><a target="content" href="content.htm#bookmark91" style="padding-left: 30pt;">Constraint Files</a><a target="content" href="content.htm#bookmark92" style="padding-left: 20pt;">GUI Flow</a><a target="content" href="content.htm#bookmark93" style="padding-left: 20pt;">Timing Closure</a><a target="content" href="content.htm#bookmark94" style="padding-left: 20pt;">Device Setup</a><a target="content" href="content.htm#bookmark95" style="padding-left: 30pt;">Verilog Macro Defines</a><a target="content" href="content.htm#bookmark96" style="padding-left: 30pt;">GUI Flow</a><a target="content" href="content.htm#bookmark97" style="padding-left: 30pt;">Batch Flow</a><a target="content" href="content.htm#bookmark99" style="padding-left: 10pt;">Running the Design</a><a target="content" href="content.htm#bookmark100" style="padding-left: 20pt;">References</a><a target="content" href="content.htm#bookmark101" style="padding-left: 20pt;">Prerequisites</a><a target="content" href="content.htm#bookmark102" style="padding-left: 20pt;">Files and Directories</a><a target="content" href="content.htm#bookmark103" style="padding-left: 20pt;">Runtime</a><a target="content" href="content.htm#bookmark104" style="padding-left: 30pt;">Programming the Bitstream</a><a target="content" href="content.htm#bookmark105" style="padding-left: 30pt;">Running the Design</a><a target="content" href="content.htm#bookmark106" style="padding-left: 30pt;">Monitoring the Board Status</a><a target="content" href="content.htm#bookmark107" style="padding-left: 10pt;">Simulating the Design</a><a target="content" href="content.htm#bookmark108" style="padding-left: 20pt;">Supported Simulators</a><a target="content" href="content.htm#bookmark109" style="padding-left: 20pt;">Location</a><a target="content" href="content.htm#bookmark110" style="padding-left: 20pt;">Simulation Flows</a><a target="content" href="content.htm#bookmark111" style="padding-left: 30pt;">Standalone</a><a target="content" href="content.htm#bookmark112" style="padding-left: 30pt;">Full-Chip BFM</a><a target="content" href="content.htm#bookmark113" style="padding-left: 30pt;">Full-Chip RTL</a><a target="content" href="content.htm#bookmark114" style="padding-left: 20pt;">Build Options</a><a target="content" href="content.htm#bookmark115" style="padding-left: 20pt;">Prerequisites</a><a target="content" href="content.htm#bookmark116" style="padding-left: 20pt;">Auto File List Generation</a><a target="content" href="content.htm#bookmark117" style="padding-left: 20pt;">Files</a><a target="content" href="content.htm#bookmark118" style="padding-left: 30pt;">VCS Only</a><a target="content" href="content.htm#bookmark119" style="padding-left: 30pt;">QuestaSim and Riviera Only</a><a target="content" href="content.htm#bookmark120" style="padding-left: 20pt;">RTL Simulation Defines</a><a target="content" href="content.htm#bookmark121" style="padding-left: 30pt;">GDDR6 BFM Memory Size</a><a target="content" href="content.htm#bookmark122" style="padding-left: 20pt;">Runtime Programming Scripts</a><a target="content" href="content.htm#bookmark123" style="padding-left: 30pt;">Simulation Command Files</a><a target="content" href="content.htm#bookmark124" style="padding-left: 30pt;">Runtime Programming Scripts</a><a target="content" href="content.htm#bookmark125" style="padding-left: 30pt;">Simulation Command File Generation</a><a target="content" href="content.htm#bookmark126" style="padding-left: 30pt;">reg_lib_sim_generate</a><a target="content" href="content.htm#bookmark127" style="padding-left: 30pt;">Testbench Sequence</a><a target="content" href="content.htm#bookmark128" style="padding-left: 20pt;">Running the Simulation</a><a target="content" href="content.htm#bookmark129" style="padding-left: 30pt;">VCS</a><a target="content" href="content.htm#bookmark130" style="padding-left: 30pt;">QuestaSim and Riviera</a><a target="content" href="content.htm#bookmark131" style="padding-left: 30pt;">QuestaSim and Riviera Non-Makefile Flow</a><a target="content" href="content.htm#bookmark132" style="padding-left: 30pt;">Results Verification</a><a target="content" href="content.htm#bookmark133" style="padding-left: 20pt;">Changing Devices In Simulation</a><a target="content" href="content.htm#bookmark134" style="padding-left: 30pt;">Verilog Macro Defines</a><a target="content" href="content.htm#bookmark135" style="padding-left: 30pt;">Changes Required</a><a target="content" href="content.htm#bookmark136" style="padding-left: 10pt;">Device Simulation Model</a><a target="content" href="content.htm#bookmark137" style="padding-left: 20pt;">Description</a><a target="content" href="content.htm#bookmark138" style="padding-left: 20pt;">Selecting the Required DSM</a><a target="content" href="content.htm#bookmark139" style="padding-left: 30pt;">DSM Utility Package</a><a target="content" href="content.htm#bookmark140" style="padding-left: 30pt;">Device-Specific Simulation Files</a><a target="content" href="content.htm#bookmark141" style="padding-left: 30pt;">Instantiate DSM Utility Package</a><a target="content" href="content.htm#bookmark142" style="padding-left: 20pt;">Version Control</a><a target="content" href="content.htm#bookmark143" style="padding-left: 30pt;">require_version( ) Task</a><a target="content" href="content.htm#bookmark144" style="padding-left: 20pt;">Example Design</a><a target="content" href="content.htm#bookmark145" style="padding-left: 30pt;">set_verbosity( ) Task</a><a target="content" href="content.htm#bookmark146" style="padding-left: 20pt;">Chip Status Output</a><a target="content" href="content.htm#bookmark147" style="padding-left: 20pt;">Bind Macros</a><a target="content" href="content.htm#bookmark148" style="padding-left: 20pt;">Direct-Connect Interfaces</a><a target="content" href="content.htm#bookmark149" style="padding-left: 30pt;">Suggested Flows</a><a target="content" href="content.htm#bookmark150" style="padding-left: 30pt;">DSM DC Interfaces</a><a target="content" href="content.htm#bookmark151" style="padding-left: 30pt;">Direct Connect to DSM Interfaces</a><a target="content" href="content.htm#bookmark152" style="padding-left: 30pt;">Port Binding File to DSM Interfaces</a><a target="content" href="content.htm#bookmark153" style="padding-left: 30pt;">Dual-Mode Connections to DSM Interfaces</a><a target="content" href="content.htm#bookmark154" style="padding-left: 20pt;">Clock Frequencies</a><a target="content" href="content.htm#bookmark155" style="padding-left: 20pt;">Configuration</a><a target="content" href="content.htm#bookmark156" style="padding-left: 30pt;">Startup Sequence</a><a target="content" href="content.htm#bookmark157" style="padding-left: 30pt;">fcu.configure() Task</a><a target="content" href="content.htm#bookmark158" style="padding-left: 30pt;">Configuration File Format</a><a target="content" href="content.htm#bookmark159" style="padding-left: 30pt;">Address Width</a><a target="content" href="content.htm#bookmark160" style="padding-left: 30pt;">Parallel Configuration</a><a target="content" href="content.htm#bookmark161" style="padding-left: 20pt;">SystemVerilog Interfaces</a><a target="content" href="content.htm#bookmark167" style="padding-left: 10pt;">Environment Variables</a><a target="content" href="content.htm#bookmark168" style="padding-left: 20pt;">ACE_INSTALL_DIR</a><a target="content" href="content.htm#bookmark169" style="padding-left: 20pt;">ACX_DEVICE_INSTALL_DIR</a><a target="content" href="content.htm#bookmark170" style="padding-left: 10pt;">Revision History</a><a target="content" href="content.htm#bookmark171" style="padding-left: 10pt;">Achronix Semiconductor Corporation</a><a target="content" href="content.htm#bookmark172" style="padding-left: 20pt;">Notice of Disclaimer</a></div></body></html>
